Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec 28 22:29:51 2024
| Host         : chabess running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GAME_timing_summary_routed.rpt -pb GAME_timing_summary_routed.pb -rpx GAME_timing_summary_routed.rpx -warn_on_violation
| Design       : GAME
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.352       -4.560                     38                 7077        0.109        0.000                      0                 7077        3.000        0.000                       0                  1425  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
bclk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_bclk    {0.000 5.000}      10.000          100.000         
  clk_out2_bclk    {0.000 10.000}     20.000          50.000          
  clkfbout_bclk    {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_bclk         -0.352       -4.560                     38                 5469        0.109        0.000                      0                 5469        3.750        0.000                       0                  1006  
  clk_out2_bclk         13.735        0.000                      0                  252        0.128        0.000                      0                  252        9.500        0.000                       0                    70  
  clkfbout_bclk                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin              0.637        0.000                      0                 1355        0.163        0.000                      0                 1355        4.020        0.000                       0                   345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin    clk_out1_bclk        1.030        0.000                      0                   24        0.700        0.000                      0                   24  
clk_out1_bclk  sys_clk_pin          3.908        0.000                      0                   20        0.521        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)         clk_out1_bclk                 
(none)         clk_out2_bclk                 
(none)         clkfbout_bclk                 
(none)         sys_clk_pin                   
(none)                        clk_out1_bclk  
(none)                        clk_out2_bclk  
(none)                        sys_clk_pin    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bclk/inst/clk_in1
  To Clock:  bclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bclk
  To Clock:  clk_out1_bclk

Setup :           38  Failing Endpoints,  Worst Slack       -0.352ns,  Total Violation       -4.560ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 core/state_str/add_block_inst/levelRAM_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/state_str/reset_state_inst/state_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        10.091ns  (logic 2.697ns (26.727%)  route 7.394ns (73.273%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.699     1.701    core/state_str/add_block_inst/clk_out1
    SLICE_X78Y116        FDRE                                         r  core/state_str/add_block_inst/levelRAM_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518     2.219 r  core/state_str/add_block_inst/levelRAM_a_reg[5]/Q
                         net (fo=542, routed)         1.700     3.919    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X77Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96/O
                         net (fo=1, routed)           0.000     4.043    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96_n_0
    SLICE_X77Y111        MUXF7 (Prop_muxf7_I0_O)      0.212     4.255 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     4.255    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49_n_0
    SLICE_X77Y111        MUXF8 (Prop_muxf8_I1_O)      0.094     4.349 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.686     5.035    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.316     5.351 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.351    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X77Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.568 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     5.997    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.299     6.296 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           1.182     7.478    core/state_str/add_block_inst/spo[1]
    SLICE_X71Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.602 r  core/state_str/add_block_inst/state_addr_reg[2]_i_1/O
                         net (fo=2, routed)           0.574     8.176    core/state_str/add_block_inst/in4[2]
    SLICE_X65Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.300 r  core/state_str/add_block_inst/stateRAM_i_6/O
                         net (fo=384, routed)         1.390     9.690    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/A2
    SLICE_X66Y106        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     9.814 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/SP.HIGH/O
                         net (fo=1, routed)           0.000     9.814    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/SPO1
    SLICE_X66Y106        MUXF7 (Prop_muxf7_I1_O)      0.247    10.061 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/F7.SP/O
                         net (fo=1, routed)           0.786    10.847    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28_n_1
    SLICE_X67Y114        LUT3 (Prop_lut3_I2_O)        0.298    11.145 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0/O
                         net (fo=4, routed)           0.647    11.792    core/state_str/reset_state_inst/state_reg_reg[31]_1[12]
    SLICE_X68Y116        FDRE                                         r  core/state_str/reset_state_inst/state_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.492    11.495    core/state_str/reset_state_inst/clk_out1
    SLICE_X68Y116        FDRE                                         r  core/state_str/reset_state_inst/state_reg_reg[28]/C
                         clock pessimism              0.077    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X68Y116        FDRE (Setup_fdre_C_D)       -0.058    11.440    core/state_str/reset_state_inst/state_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 core/state_str/add_block_inst/levelRAM_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/state_str/add_block_inst/state_type_temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        10.083ns  (logic 2.697ns (26.748%)  route 7.386ns (73.252%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.699     1.701    core/state_str/add_block_inst/clk_out1
    SLICE_X78Y116        FDRE                                         r  core/state_str/add_block_inst/levelRAM_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518     2.219 r  core/state_str/add_block_inst/levelRAM_a_reg[5]/Q
                         net (fo=542, routed)         1.700     3.919    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X77Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96/O
                         net (fo=1, routed)           0.000     4.043    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96_n_0
    SLICE_X77Y111        MUXF7 (Prop_muxf7_I0_O)      0.212     4.255 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     4.255    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49_n_0
    SLICE_X77Y111        MUXF8 (Prop_muxf8_I1_O)      0.094     4.349 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.686     5.035    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.316     5.351 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.351    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X77Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.568 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     5.997    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.299     6.296 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           1.182     7.478    core/state_str/add_block_inst/spo[1]
    SLICE_X71Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.602 r  core/state_str/add_block_inst/state_addr_reg[2]_i_1/O
                         net (fo=2, routed)           0.574     8.176    core/state_str/add_block_inst/in4[2]
    SLICE_X65Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.300 r  core/state_str/add_block_inst/stateRAM_i_6/O
                         net (fo=384, routed)         1.477     9.777    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/A2
    SLICE_X62Y107        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     9.901 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/SP.HIGH/O
                         net (fo=1, routed)           0.000     9.901    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/SPO1
    SLICE_X62Y107        MUXF7 (Prop_muxf7_I1_O)      0.247    10.148 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/F7.SP/O
                         net (fo=1, routed)           0.833    10.981    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30_n_1
    SLICE_X63Y120        LUT3 (Prop_lut3_I2_O)        0.298    11.279 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[30]_INST_0/O
                         net (fo=4, routed)           0.505    11.784    core/state_str/add_block_inst/state_type_temp_reg[31]_1[30]
    SLICE_X63Y122        FDRE                                         r  core/state_str/add_block_inst/state_type_temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.484    11.487    core/state_str/add_block_inst/clk_out1
    SLICE_X63Y122        FDRE                                         r  core/state_str/add_block_inst/state_type_temp_reg[30]/C
                         clock pessimism              0.077    11.564    
                         clock uncertainty           -0.074    11.490    
    SLICE_X63Y122        FDRE (Setup_fdre_C_D)       -0.058    11.432    core/state_str/add_block_inst/state_type_temp_reg[30]
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                         -11.784    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.342ns  (required time - arrival time)
  Source:                 core/state_str/add_block_inst/levelRAM_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/state_str/score_inst/state_type_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        10.085ns  (logic 2.697ns (26.743%)  route 7.388ns (73.257%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.699     1.701    core/state_str/add_block_inst/clk_out1
    SLICE_X78Y116        FDRE                                         r  core/state_str/add_block_inst/levelRAM_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518     2.219 r  core/state_str/add_block_inst/levelRAM_a_reg[5]/Q
                         net (fo=542, routed)         1.700     3.919    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X77Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96/O
                         net (fo=1, routed)           0.000     4.043    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96_n_0
    SLICE_X77Y111        MUXF7 (Prop_muxf7_I0_O)      0.212     4.255 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     4.255    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49_n_0
    SLICE_X77Y111        MUXF8 (Prop_muxf8_I1_O)      0.094     4.349 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.686     5.035    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.316     5.351 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.351    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X77Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.568 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     5.997    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.299     6.296 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           1.182     7.478    core/state_str/add_block_inst/spo[1]
    SLICE_X71Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.602 r  core/state_str/add_block_inst/state_addr_reg[2]_i_1/O
                         net (fo=2, routed)           0.574     8.176    core/state_str/add_block_inst/in4[2]
    SLICE_X65Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.300 r  core/state_str/add_block_inst/stateRAM_i_6/O
                         net (fo=384, routed)         1.477     9.777    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/A2
    SLICE_X62Y107        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     9.901 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/SP.HIGH/O
                         net (fo=1, routed)           0.000     9.901    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/SPO1
    SLICE_X62Y107        MUXF7 (Prop_muxf7_I1_O)      0.247    10.148 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/F7.SP/O
                         net (fo=1, routed)           0.833    10.981    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30_n_1
    SLICE_X63Y120        LUT3 (Prop_lut3_I2_O)        0.298    11.279 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[30]_INST_0/O
                         net (fo=4, routed)           0.507    11.786    core/state_str/score_inst/state_type_reg_reg[31]_0[30]
    SLICE_X65Y122        FDRE                                         r  core/state_str/score_inst/state_type_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.485    11.488    core/state_str/score_inst/clk_out1
    SLICE_X65Y122        FDRE                                         r  core/state_str/score_inst/state_type_reg_reg[30]/C
                         clock pessimism              0.077    11.565    
                         clock uncertainty           -0.074    11.491    
    SLICE_X65Y122        FDRE (Setup_fdre_C_D)       -0.047    11.444    core/state_str/score_inst/state_type_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         11.444    
                         arrival time                         -11.786    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 core/state_str/add_block_inst/levelRAM_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/state_str/reset_state_inst/state_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 2.697ns (26.774%)  route 7.376ns (73.226%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.699     1.701    core/state_str/add_block_inst/clk_out1
    SLICE_X78Y116        FDRE                                         r  core/state_str/add_block_inst/levelRAM_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518     2.219 r  core/state_str/add_block_inst/levelRAM_a_reg[5]/Q
                         net (fo=542, routed)         1.700     3.919    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X77Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96/O
                         net (fo=1, routed)           0.000     4.043    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96_n_0
    SLICE_X77Y111        MUXF7 (Prop_muxf7_I0_O)      0.212     4.255 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     4.255    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49_n_0
    SLICE_X77Y111        MUXF8 (Prop_muxf8_I1_O)      0.094     4.349 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.686     5.035    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.316     5.351 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.351    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X77Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.568 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     5.997    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.299     6.296 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           1.182     7.478    core/state_str/add_block_inst/spo[1]
    SLICE_X71Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.602 r  core/state_str/add_block_inst/state_addr_reg[2]_i_1/O
                         net (fo=2, routed)           0.574     8.176    core/state_str/add_block_inst/in4[2]
    SLICE_X65Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.300 r  core/state_str/add_block_inst/stateRAM_i_6/O
                         net (fo=384, routed)         1.477     9.777    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/A2
    SLICE_X62Y107        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     9.901 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/SP.HIGH/O
                         net (fo=1, routed)           0.000     9.901    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/SPO1
    SLICE_X62Y107        MUXF7 (Prop_muxf7_I1_O)      0.247    10.148 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/F7.SP/O
                         net (fo=1, routed)           0.833    10.981    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30_n_1
    SLICE_X63Y120        LUT3 (Prop_lut3_I2_O)        0.298    11.279 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[30]_INST_0/O
                         net (fo=4, routed)           0.495    11.774    core/state_str/reset_state_inst/state_reg_reg[31]_1[14]
    SLICE_X62Y122        FDRE                                         r  core/state_str/reset_state_inst/state_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.484    11.487    core/state_str/reset_state_inst/clk_out1
    SLICE_X62Y122        FDRE                                         r  core/state_str/reset_state_inst/state_reg_reg[30]/C
                         clock pessimism              0.077    11.564    
                         clock uncertainty           -0.074    11.490    
    SLICE_X62Y122        FDRE (Setup_fdre_C_D)       -0.045    11.445    core/state_str/reset_state_inst/state_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         11.445    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 core/state_str/add_block_inst/levelRAM_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/state_str/score_inst/state_type_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        9.963ns  (logic 2.697ns (27.071%)  route 7.266ns (72.929%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.699     1.701    core/state_str/add_block_inst/clk_out1
    SLICE_X78Y116        FDRE                                         r  core/state_str/add_block_inst/levelRAM_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518     2.219 r  core/state_str/add_block_inst/levelRAM_a_reg[5]/Q
                         net (fo=542, routed)         1.700     3.919    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X77Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96/O
                         net (fo=1, routed)           0.000     4.043    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96_n_0
    SLICE_X77Y111        MUXF7 (Prop_muxf7_I0_O)      0.212     4.255 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     4.255    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49_n_0
    SLICE_X77Y111        MUXF8 (Prop_muxf8_I1_O)      0.094     4.349 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.686     5.035    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.316     5.351 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.351    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X77Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.568 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     5.997    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.299     6.296 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           1.182     7.478    core/state_str/add_block_inst/spo[1]
    SLICE_X71Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.602 r  core/state_str/add_block_inst/state_addr_reg[2]_i_1/O
                         net (fo=2, routed)           0.574     8.176    core/state_str/add_block_inst/in4[2]
    SLICE_X65Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.300 r  core/state_str/add_block_inst/stateRAM_i_6/O
                         net (fo=384, routed)         1.390     9.690    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/A2
    SLICE_X66Y106        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     9.814 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/SP.HIGH/O
                         net (fo=1, routed)           0.000     9.814    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/SPO1
    SLICE_X66Y106        MUXF7 (Prop_muxf7_I1_O)      0.247    10.061 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/F7.SP/O
                         net (fo=1, routed)           0.786    10.847    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28_n_1
    SLICE_X67Y114        LUT3 (Prop_lut3_I2_O)        0.298    11.145 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0/O
                         net (fo=4, routed)           0.518    11.664    core/state_str/score_inst/state_type_reg_reg[31]_0[28]
    SLICE_X65Y117        FDRE                                         r  core/state_str/score_inst/state_type_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.491    11.494    core/state_str/score_inst/clk_out1
    SLICE_X65Y117        FDRE                                         r  core/state_str/score_inst/state_type_reg_reg[28]/C
                         clock pessimism              0.077    11.571    
                         clock uncertainty           -0.074    11.497    
    SLICE_X65Y117        FDRE (Setup_fdre_C_D)       -0.081    11.416    core/state_str/score_inst/state_type_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 core/state_str/add_block_inst/levelRAM_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/state_str/add_block_inst/state_type_temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 2.760ns (27.712%)  route 7.200ns (72.288%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.699     1.701    core/state_str/add_block_inst/clk_out1
    SLICE_X78Y116        FDRE                                         r  core/state_str/add_block_inst/levelRAM_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518     2.219 r  core/state_str/add_block_inst/levelRAM_a_reg[5]/Q
                         net (fo=542, routed)         1.488     3.707    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X79Y120        LUT6 (Prop_lut6_I0_O)        0.124     3.831 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_84/O
                         net (fo=1, routed)           0.000     3.831    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_84_n_0
    SLICE_X79Y120        MUXF7 (Prop_muxf7_I1_O)      0.245     4.076 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_41/O
                         net (fo=1, routed)           0.000     4.076    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_41_n_0
    SLICE_X79Y120        MUXF8 (Prop_muxf8_I0_O)      0.104     4.180 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.756     4.936    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_16_n_0
    SLICE_X80Y119        LUT6 (Prop_lut6_I1_O)        0.316     5.252 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.744     5.995    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_5_n_0
    SLICE_X77Y119        LUT6 (Prop_lut6_I5_O)        0.124     6.119 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     6.119    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X77Y119        MUXF7 (Prop_muxf7_I0_O)      0.238     6.357 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           1.023     7.381    core/state_str/add_block_inst/spo[3]
    SLICE_X72Y117        LUT5 (Prop_lut5_I1_O)        0.298     7.679 r  core/state_str/add_block_inst/state_addr_reg[4]_i_1/O
                         net (fo=2, routed)           0.292     7.970    core/state_str/add_block_inst/in4[4]
    SLICE_X72Y117        LUT6 (Prop_lut6_I0_O)        0.124     8.094 r  core/state_str/add_block_inst/stateRAM_i_4/O
                         net (fo=384, routed)         1.565     9.660    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_29_29/A4
    SLICE_X60Y111        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     9.784 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_29_29/SP.HIGH/O
                         net (fo=1, routed)           0.000     9.784    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_29_29/SPO1
    SLICE_X60Y111        MUXF7 (Prop_muxf7_I1_O)      0.247    10.031 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_29_29/F7.SP/O
                         net (fo=1, routed)           0.739    10.769    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_29_29_n_1
    SLICE_X64Y117        LUT3 (Prop_lut3_I2_O)        0.298    11.067 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[29]_INST_0/O
                         net (fo=4, routed)           0.593    11.661    core/state_str/add_block_inst/state_type_temp_reg[31]_1[29]
    SLICE_X64Y117        FDRE                                         r  core/state_str/add_block_inst/state_type_temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.491    11.494    core/state_str/add_block_inst/clk_out1
    SLICE_X64Y117        FDRE                                         r  core/state_str/add_block_inst/state_type_temp_reg[29]/C
                         clock pessimism              0.077    11.571    
                         clock uncertainty           -0.074    11.497    
    SLICE_X64Y117        FDRE (Setup_fdre_C_D)       -0.081    11.416    core/state_str/add_block_inst/state_type_temp_reg[29]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 core/state_str/add_block_inst/levelRAM_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/state_str/add_block_inst/state_type_temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        9.970ns  (logic 2.697ns (27.052%)  route 7.273ns (72.948%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.699     1.701    core/state_str/add_block_inst/clk_out1
    SLICE_X78Y116        FDRE                                         r  core/state_str/add_block_inst/levelRAM_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518     2.219 r  core/state_str/add_block_inst/levelRAM_a_reg[5]/Q
                         net (fo=542, routed)         1.700     3.919    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X77Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96/O
                         net (fo=1, routed)           0.000     4.043    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96_n_0
    SLICE_X77Y111        MUXF7 (Prop_muxf7_I0_O)      0.212     4.255 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     4.255    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49_n_0
    SLICE_X77Y111        MUXF8 (Prop_muxf8_I1_O)      0.094     4.349 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.686     5.035    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.316     5.351 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.351    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X77Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.568 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     5.997    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.299     6.296 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           1.182     7.478    core/state_str/add_block_inst/spo[1]
    SLICE_X71Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.602 r  core/state_str/add_block_inst/state_addr_reg[2]_i_1/O
                         net (fo=2, routed)           0.574     8.176    core/state_str/add_block_inst/in4[2]
    SLICE_X65Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.300 r  core/state_str/add_block_inst/stateRAM_i_6/O
                         net (fo=384, routed)         1.390     9.690    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/A2
    SLICE_X66Y106        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     9.814 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/SP.HIGH/O
                         net (fo=1, routed)           0.000     9.814    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/SPO1
    SLICE_X66Y106        MUXF7 (Prop_muxf7_I1_O)      0.247    10.061 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/F7.SP/O
                         net (fo=1, routed)           0.786    10.847    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28_n_1
    SLICE_X67Y114        LUT3 (Prop_lut3_I2_O)        0.298    11.145 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0/O
                         net (fo=4, routed)           0.525    11.671    core/state_str/add_block_inst/state_type_temp_reg[31]_1[28]
    SLICE_X64Y114        FDRE                                         r  core/state_str/add_block_inst/state_type_temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.494    11.497    core/state_str/add_block_inst/clk_out1
    SLICE_X64Y114        FDRE                                         r  core/state_str/add_block_inst/state_type_temp_reg[28]/C
                         clock pessimism              0.077    11.574    
                         clock uncertainty           -0.074    11.500    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)       -0.061    11.439    core/state_str/add_block_inst/state_type_temp_reg[28]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 core/state_str/add_block_inst/levelRAM_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/state_str/change_block_inst/lattice_temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 2.697ns (27.138%)  route 7.241ns (72.862%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.699     1.701    core/state_str/add_block_inst/clk_out1
    SLICE_X78Y116        FDRE                                         r  core/state_str/add_block_inst/levelRAM_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518     2.219 r  core/state_str/add_block_inst/levelRAM_a_reg[5]/Q
                         net (fo=542, routed)         1.700     3.919    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X77Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96/O
                         net (fo=1, routed)           0.000     4.043    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96_n_0
    SLICE_X77Y111        MUXF7 (Prop_muxf7_I0_O)      0.212     4.255 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     4.255    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49_n_0
    SLICE_X77Y111        MUXF8 (Prop_muxf8_I1_O)      0.094     4.349 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.686     5.035    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.316     5.351 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.351    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X77Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.568 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     5.997    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.299     6.296 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           1.182     7.478    core/state_str/add_block_inst/spo[1]
    SLICE_X71Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.602 r  core/state_str/add_block_inst/state_addr_reg[2]_i_1/O
                         net (fo=2, routed)           0.574     8.176    core/state_str/add_block_inst/in4[2]
    SLICE_X65Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.300 r  core/state_str/add_block_inst/stateRAM_i_6/O
                         net (fo=384, routed)         1.390     9.690    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/A2
    SLICE_X66Y106        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     9.814 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/SP.HIGH/O
                         net (fo=1, routed)           0.000     9.814    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/SPO1
    SLICE_X66Y106        MUXF7 (Prop_muxf7_I1_O)      0.247    10.061 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/F7.SP/O
                         net (fo=1, routed)           0.786    10.847    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28_n_1
    SLICE_X67Y114        LUT3 (Prop_lut3_I2_O)        0.298    11.145 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0/O
                         net (fo=4, routed)           0.494    11.639    core/state_str/change_block_inst/lattice_temp_reg[31]_0[28]
    SLICE_X64Y115        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.493    11.496    core/state_str/change_block_inst/clk_out1
    SLICE_X64Y115        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[28]/C
                         clock pessimism              0.077    11.573    
                         clock uncertainty           -0.074    11.499    
    SLICE_X64Y115        FDRE (Setup_fdre_C_D)       -0.067    11.432    core/state_str/change_block_inst/lattice_temp_reg[28]
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 core/state_str/add_block_inst/levelRAM_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/state_str/change_block_inst/lattice_temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 2.697ns (27.124%)  route 7.246ns (72.876%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.699     1.701    core/state_str/add_block_inst/clk_out1
    SLICE_X78Y116        FDRE                                         r  core/state_str/add_block_inst/levelRAM_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518     2.219 r  core/state_str/add_block_inst/levelRAM_a_reg[5]/Q
                         net (fo=542, routed)         1.700     3.919    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X77Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96/O
                         net (fo=1, routed)           0.000     4.043    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96_n_0
    SLICE_X77Y111        MUXF7 (Prop_muxf7_I0_O)      0.212     4.255 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     4.255    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49_n_0
    SLICE_X77Y111        MUXF8 (Prop_muxf8_I1_O)      0.094     4.349 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.686     5.035    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.316     5.351 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.351    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X77Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.568 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     5.997    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.299     6.296 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           1.182     7.478    core/state_str/add_block_inst/spo[1]
    SLICE_X71Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.602 r  core/state_str/add_block_inst/state_addr_reg[2]_i_1/O
                         net (fo=2, routed)           0.574     8.176    core/state_str/add_block_inst/in4[2]
    SLICE_X65Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.300 r  core/state_str/add_block_inst/stateRAM_i_6/O
                         net (fo=384, routed)         1.477     9.777    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/A2
    SLICE_X62Y107        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     9.901 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/SP.HIGH/O
                         net (fo=1, routed)           0.000     9.901    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/SPO1
    SLICE_X62Y107        MUXF7 (Prop_muxf7_I1_O)      0.247    10.148 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30/F7.SP/O
                         net (fo=1, routed)           0.833    10.981    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_30_30_n_1
    SLICE_X63Y120        LUT3 (Prop_lut3_I2_O)        0.298    11.279 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[30]_INST_0/O
                         net (fo=4, routed)           0.365    11.644    core/state_str/change_block_inst/lattice_temp_reg[31]_0[30]
    SLICE_X63Y121        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.486    11.489    core/state_str/change_block_inst/clk_out1
    SLICE_X63Y121        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[30]/C
                         clock pessimism              0.077    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X63Y121        FDRE (Setup_fdre_C_D)       -0.040    11.452    core/state_str/change_block_inst/lattice_temp_reg[30]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 core/state_str/add_block_inst/levelRAM_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/state_str/score_inst/state_type_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        9.902ns  (logic 2.697ns (27.236%)  route 7.205ns (72.764%))
  Logic Levels:           11  (LUT3=2 LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.699     1.701    core/state_str/add_block_inst/clk_out1
    SLICE_X78Y116        FDRE                                         r  core/state_str/add_block_inst/levelRAM_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518     2.219 r  core/state_str/add_block_inst/levelRAM_a_reg[5]/Q
                         net (fo=542, routed)         1.700     3.919    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X77Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96/O
                         net (fo=1, routed)           0.000     4.043    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_96_n_0
    SLICE_X77Y111        MUXF7 (Prop_muxf7_I0_O)      0.212     4.255 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     4.255    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_49_n_0
    SLICE_X77Y111        MUXF8 (Prop_muxf8_I1_O)      0.094     4.349 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.686     5.035    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.316     5.351 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.351    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X77Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     5.568 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     5.997    core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I0_O)        0.299     6.296 r  core/leverROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           1.182     7.478    core/state_str/add_block_inst/spo[1]
    SLICE_X71Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.602 r  core/state_str/add_block_inst/state_addr_reg[2]_i_1/O
                         net (fo=2, routed)           0.574     8.176    core/state_str/add_block_inst/in4[2]
    SLICE_X65Y117        LUT6 (Prop_lut6_I1_O)        0.124     8.300 r  core/state_str/add_block_inst/stateRAM_i_6/O
                         net (fo=384, routed)         1.384     9.684    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/A2
    SLICE_X62Y108        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     9.808 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/SP.HIGH/O
                         net (fo=1, routed)           0.000     9.808    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/SPO1
    SLICE_X62Y108        MUXF7 (Prop_muxf7_I1_O)      0.247    10.055 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2/F7.SP/O
                         net (fo=1, routed)           0.602    10.657    core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_2_2_n_1
    SLICE_X67Y112        LUT3 (Prop_lut3_I0_O)        0.298    10.955 r  core/stateRAM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0/O
                         net (fo=4, routed)           0.649    11.603    core/state_str/score_inst/state_type_reg_reg[31]_0[2]
    SLICE_X67Y115        FDRE                                         r  core/state_str/score_inst/state_type_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.493    11.496    core/state_str/score_inst/clk_out1
    SLICE_X67Y115        FDRE                                         r  core/state_str/score_inst/state_type_reg_reg[2]/C
                         clock pessimism              0.077    11.573    
                         clock uncertainty           -0.074    11.499    
    SLICE_X67Y115        FDRE (Setup_fdre_C_D)       -0.067    11.432    core/state_str/score_inst/state_type_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.432    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                 -0.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SP/dcd_inst/waddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.868%)  route 0.231ns (62.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.563     0.565    SP/dcd_inst/clk_out1
    SLICE_X65Y142        FDRE                                         r  SP/dcd_inst/waddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y142        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SP/dcd_inst/waddr_reg[10]/Q
                         net (fo=15, routed)          0.231     0.937    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y28         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.877     0.879    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.828    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/request/send_request/quest_server_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.020%)  route 0.299ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.551     0.553    core/request/send_request/clk_out1
    SLICE_X63Y125        FDRE                                         r  core/request/send_request/quest_server_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  core/request/send_request/quest_server_addr_reg[1]/Q
                         net (fo=243, routed)         0.299     0.993    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/ADDRD1
    SLICE_X62Y125        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.818     0.820    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/WCLK
    SLICE_X62Y125        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMA/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X62Y125        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.875    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/request/send_request/quest_server_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.020%)  route 0.299ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.551     0.553    core/request/send_request/clk_out1
    SLICE_X63Y125        FDRE                                         r  core/request/send_request/quest_server_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  core/request/send_request/quest_server_addr_reg[1]/Q
                         net (fo=243, routed)         0.299     0.993    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/ADDRD1
    SLICE_X62Y125        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.818     0.820    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/WCLK
    SLICE_X62Y125        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMB/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X62Y125        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.875    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/request/send_request/quest_server_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.020%)  route 0.299ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.551     0.553    core/request/send_request/clk_out1
    SLICE_X63Y125        FDRE                                         r  core/request/send_request/quest_server_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  core/request/send_request/quest_server_addr_reg[1]/Q
                         net (fo=243, routed)         0.299     0.993    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/ADDRD1
    SLICE_X62Y125        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.818     0.820    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/WCLK
    SLICE_X62Y125        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMC/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X62Y125        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.875    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/request/send_request/quest_server_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.020%)  route 0.299ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.551     0.553    core/request/send_request/clk_out1
    SLICE_X63Y125        FDRE                                         r  core/request/send_request/quest_server_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  core/request/send_request/quest_server_addr_reg[1]/Q
                         net (fo=243, routed)         0.299     0.993    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/ADDRD1
    SLICE_X62Y125        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.818     0.820    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/WCLK
    SLICE_X62Y125        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMD/CLK
                         clock pessimism             -0.255     0.566    
    SLICE_X62Y125        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.875    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core/request/send_request/quest_server_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.945%)  route 0.209ns (56.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.554     0.556    core/request/send_request/clk_out1
    SLICE_X62Y128        FDRE                                         r  core/request/send_request/quest_server_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  core/request/send_request/quest_server_addr_reg[3]/Q
                         net (fo=245, routed)         0.209     0.929    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/ADDRD3
    SLICE_X62Y127        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.821     0.823    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/WCLK
    SLICE_X62Y127        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMA/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X62Y127        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.809    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core/request/send_request/quest_server_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.945%)  route 0.209ns (56.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.554     0.556    core/request/send_request/clk_out1
    SLICE_X62Y128        FDRE                                         r  core/request/send_request/quest_server_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  core/request/send_request/quest_server_addr_reg[3]/Q
                         net (fo=245, routed)         0.209     0.929    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/ADDRD3
    SLICE_X62Y127        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.821     0.823    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/WCLK
    SLICE_X62Y127        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMB/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X62Y127        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.809    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core/request/send_request/quest_server_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.945%)  route 0.209ns (56.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.554     0.556    core/request/send_request/clk_out1
    SLICE_X62Y128        FDRE                                         r  core/request/send_request/quest_server_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  core/request/send_request/quest_server_addr_reg[3]/Q
                         net (fo=245, routed)         0.209     0.929    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/ADDRD3
    SLICE_X62Y127        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.821     0.823    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/WCLK
    SLICE_X62Y127        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMC/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X62Y127        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.809    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core/request/send_request/quest_server_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.945%)  route 0.209ns (56.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.554     0.556    core/request/send_request/clk_out1
    SLICE_X62Y128        FDRE                                         r  core/request/send_request/quest_server_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  core/request/send_request/quest_server_addr_reg[3]/Q
                         net (fo=245, routed)         0.209     0.929    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/ADDRD3
    SLICE_X62Y127        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.821     0.823    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/WCLK
    SLICE_X62Y127        RAMD64E                                      r  SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMD/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X62Y127        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.809    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SP/dcd_inst/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.667%)  route 0.244ns (63.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.563     0.565    SP/dcd_inst/clk_out1
    SLICE_X65Y141        FDRE                                         r  SP/dcd_inst/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SP/dcd_inst/waddr_reg[5]/Q
                         net (fo=14, routed)          0.244     0.949    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y28         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.877     0.879    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.828    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y21     SP/dcd_inst/res_picture_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y22     SP/dcd_inst/res_picture_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y28     SP/dcd_inst/res_picture_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y29     SP/dcd_inst/res_picture_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y37     SP/dcd_inst/res_picture_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y38     SP/dcd_inst/res_picture_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y21     SP/dcd_inst/res_picture_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y22     SP/dcd_inst/res_picture_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y21     SP/dcd_inst/res_picture_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22     SP/dcd_inst/res_picture_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y133    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y133    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y124    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y133    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y133    SP/quest_server_inst/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bclk
  To Clock:  clk_out2_bclk

Setup :            0  Failing Endpoints,  Worst Slack       13.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.735ns  (required time - arrival time)
  Source:                 SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/ddp_inst/rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bclk rise@20.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 3.123ns (53.154%)  route 2.752ns (46.846%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.841     1.843    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.297 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.786     6.083    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[10].ram.ram_doutb[3]
    SLICE_X62Y148        LUT6 (Prop_lut6_I0_O)        0.124     6.207 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.207    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X62Y148        MUXF7 (Prop_muxf7_I1_O)      0.247     6.454 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.966     7.420    SP/du_inst/dst_inst/doutb[6]
    SLICE_X64Y145        LUT2 (Prop_lut2_I0_O)        0.298     7.718 r  SP/du_inst/dst_inst/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     7.718    SP/du_inst/ddp_inst/D[6]
    SLICE_X64Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    21.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.499    21.502    SP/du_inst/ddp_inst/clk_out2
    SLICE_X64Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[6]/C
                         clock pessimism              0.006    21.508    
                         clock uncertainty           -0.084    21.424    
    SLICE_X64Y145        FDRE (Setup_fdre_C_D)        0.029    21.453    SP/du_inst/ddp_inst/rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         21.453    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 13.735    

Slack (MET) :             13.827ns  (required time - arrival time)
  Source:                 SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/ddp_inst/rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bclk rise@20.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 3.089ns (53.005%)  route 2.739ns (46.995%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.844     1.846    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.300 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.544     5.844    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[4].ram.ram_doutb[5]
    SLICE_X63Y148        LUT6 (Prop_lut6_I3_O)        0.124     5.968 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.968    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X63Y148        MUXF7 (Prop_muxf7_I0_O)      0.212     6.180 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           1.194     7.375    SP/du_inst/dst_inst/doutb[8]
    SLICE_X66Y145        LUT2 (Prop_lut2_I0_O)        0.299     7.674 r  SP/du_inst/dst_inst/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000     7.674    SP/du_inst/ddp_inst/D[8]
    SLICE_X66Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    21.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.499    21.502    SP/du_inst/ddp_inst/clk_out2
    SLICE_X66Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[8]/C
                         clock pessimism              0.006    21.508    
                         clock uncertainty           -0.084    21.424    
    SLICE_X66Y145        FDRE (Setup_fdre_C_D)        0.077    21.501    SP/du_inst/ddp_inst/rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         21.501    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 13.827    

Slack (MET) :             13.933ns  (required time - arrival time)
  Source:                 SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/ddp_inst/rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bclk rise@20.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 3.115ns (54.422%)  route 2.609ns (45.578%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.841     1.843    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     4.297 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.811     6.108    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[10].ram.ram_doutb[8]
    SLICE_X62Y146        LUT6 (Prop_lut6_I0_O)        0.124     6.232 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.232    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_2_n_0
    SLICE_X62Y146        MUXF7 (Prop_muxf7_I1_O)      0.214     6.446 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.797     7.244    SP/du_inst/dst_inst/doutb[11]
    SLICE_X64Y147        LUT2 (Prop_lut2_I0_O)        0.323     7.567 r  SP/du_inst/dst_inst/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000     7.567    SP/du_inst/ddp_inst/D[11]
    SLICE_X64Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    21.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.500    21.503    SP/du_inst/ddp_inst/clk_out2
    SLICE_X64Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[11]/C
                         clock pessimism              0.006    21.509    
                         clock uncertainty           -0.084    21.425    
    SLICE_X64Y147        FDRE (Setup_fdre_C_D)        0.075    21.500    SP/du_inst/ddp_inst/rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         21.500    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 13.933    

Slack (MET) :             13.935ns  (required time - arrival time)
  Source:                 SP/du_inst/dst_inst/H_CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/ddp_inst/raddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bclk rise@20.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.177ns (36.285%)  route 3.823ns (63.715%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.619     1.621    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y146        FDRE (Prop_fdre_C_Q)         0.419     2.040 r  SP/du_inst/dst_inst/H_CNT_reg[4]/Q
                         net (fo=10, routed)          0.641     2.681    SP/du_inst/dst_inst/H_CNT_reg[4]
    SLICE_X69Y147        LUT2 (Prop_lut2_I0_O)        0.299     2.980 r  SP/du_inst/dst_inst/ps_reg[0]_i_6/O
                         net (fo=1, routed)           0.149     3.129    SP/du_inst/dst_inst/ps_reg[0]_i_6_n_0
    SLICE_X69Y147        LUT6 (Prop_lut6_I5_O)        0.124     3.253 f  SP/du_inst/dst_inst/ps_reg[0]_i_5/O
                         net (fo=1, routed)           0.821     4.075    SP/du_inst/dst_inst/ps_reg[0]_i_5_n_0
    SLICE_X67Y148        LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  SP/du_inst/dst_inst/ps_reg[0]_i_2/O
                         net (fo=1, routed)           0.433     4.631    SP/du_inst/dst_inst/ps_reg[0]_i_2_n_0
    SLICE_X67Y148        LUT6 (Prop_lut6_I0_O)        0.124     4.755 r  SP/du_inst/dst_inst/ps_reg[0]_i_1/O
                         net (fo=34, routed)          1.778     6.534    SP/du_inst/ddp_inst/ps_reg0
    SLICE_X59Y145        LUT5 (Prop_lut5_I1_O)        0.124     6.658 r  SP/du_inst/ddp_inst/raddr[0]_i_4/O
                         net (fo=1, routed)           0.000     6.658    SP/du_inst/ddp_inst/raddr[0]_i_4_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.059 r  SP/du_inst/ddp_inst/raddr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.059    SP/du_inst/ddp_inst/raddr_reg[0]_i_2_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  SP/du_inst/ddp_inst/raddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    SP/du_inst/ddp_inst/raddr_reg[4]_i_1_n_0
    SLICE_X59Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  SP/du_inst/ddp_inst/raddr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.287    SP/du_inst/ddp_inst/raddr_reg[8]_i_1_n_0
    SLICE_X59Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.621 r  SP/du_inst/ddp_inst/raddr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.621    SP/du_inst/ddp_inst/raddr_reg[12]_i_1_n_6
    SLICE_X59Y148        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    21.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.497    21.500    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y148        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[13]/C
                         clock pessimism              0.077    21.577    
                         clock uncertainty           -0.084    21.493    
    SLICE_X59Y148        FDRE (Setup_fdre_C_D)        0.062    21.555    SP/du_inst/ddp_inst/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                         21.555    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 13.935    

Slack (MET) :             14.030ns  (required time - arrival time)
  Source:                 SP/du_inst/dst_inst/H_CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/ddp_inst/raddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bclk rise@20.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.082ns (35.260%)  route 3.823ns (64.740%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.619     1.621    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y146        FDRE (Prop_fdre_C_Q)         0.419     2.040 r  SP/du_inst/dst_inst/H_CNT_reg[4]/Q
                         net (fo=10, routed)          0.641     2.681    SP/du_inst/dst_inst/H_CNT_reg[4]
    SLICE_X69Y147        LUT2 (Prop_lut2_I0_O)        0.299     2.980 r  SP/du_inst/dst_inst/ps_reg[0]_i_6/O
                         net (fo=1, routed)           0.149     3.129    SP/du_inst/dst_inst/ps_reg[0]_i_6_n_0
    SLICE_X69Y147        LUT6 (Prop_lut6_I5_O)        0.124     3.253 f  SP/du_inst/dst_inst/ps_reg[0]_i_5/O
                         net (fo=1, routed)           0.821     4.075    SP/du_inst/dst_inst/ps_reg[0]_i_5_n_0
    SLICE_X67Y148        LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  SP/du_inst/dst_inst/ps_reg[0]_i_2/O
                         net (fo=1, routed)           0.433     4.631    SP/du_inst/dst_inst/ps_reg[0]_i_2_n_0
    SLICE_X67Y148        LUT6 (Prop_lut6_I0_O)        0.124     4.755 r  SP/du_inst/dst_inst/ps_reg[0]_i_1/O
                         net (fo=34, routed)          1.778     6.534    SP/du_inst/ddp_inst/ps_reg0
    SLICE_X59Y145        LUT5 (Prop_lut5_I1_O)        0.124     6.658 r  SP/du_inst/ddp_inst/raddr[0]_i_4/O
                         net (fo=1, routed)           0.000     6.658    SP/du_inst/ddp_inst/raddr[0]_i_4_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.059 r  SP/du_inst/ddp_inst/raddr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.059    SP/du_inst/ddp_inst/raddr_reg[0]_i_2_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  SP/du_inst/ddp_inst/raddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    SP/du_inst/ddp_inst/raddr_reg[4]_i_1_n_0
    SLICE_X59Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  SP/du_inst/ddp_inst/raddr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.287    SP/du_inst/ddp_inst/raddr_reg[8]_i_1_n_0
    SLICE_X59Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.526 r  SP/du_inst/ddp_inst/raddr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.526    SP/du_inst/ddp_inst/raddr_reg[12]_i_1_n_5
    SLICE_X59Y148        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    21.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.497    21.500    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y148        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[14]/C
                         clock pessimism              0.077    21.577    
                         clock uncertainty           -0.084    21.493    
    SLICE_X59Y148        FDRE (Setup_fdre_C_D)        0.062    21.555    SP/du_inst/ddp_inst/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                         21.555    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                 14.030    

Slack (MET) :             14.046ns  (required time - arrival time)
  Source:                 SP/du_inst/dst_inst/H_CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/ddp_inst/raddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bclk rise@20.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 2.066ns (35.084%)  route 3.823ns (64.916%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.619     1.621    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y146        FDRE (Prop_fdre_C_Q)         0.419     2.040 r  SP/du_inst/dst_inst/H_CNT_reg[4]/Q
                         net (fo=10, routed)          0.641     2.681    SP/du_inst/dst_inst/H_CNT_reg[4]
    SLICE_X69Y147        LUT2 (Prop_lut2_I0_O)        0.299     2.980 r  SP/du_inst/dst_inst/ps_reg[0]_i_6/O
                         net (fo=1, routed)           0.149     3.129    SP/du_inst/dst_inst/ps_reg[0]_i_6_n_0
    SLICE_X69Y147        LUT6 (Prop_lut6_I5_O)        0.124     3.253 f  SP/du_inst/dst_inst/ps_reg[0]_i_5/O
                         net (fo=1, routed)           0.821     4.075    SP/du_inst/dst_inst/ps_reg[0]_i_5_n_0
    SLICE_X67Y148        LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  SP/du_inst/dst_inst/ps_reg[0]_i_2/O
                         net (fo=1, routed)           0.433     4.631    SP/du_inst/dst_inst/ps_reg[0]_i_2_n_0
    SLICE_X67Y148        LUT6 (Prop_lut6_I0_O)        0.124     4.755 r  SP/du_inst/dst_inst/ps_reg[0]_i_1/O
                         net (fo=34, routed)          1.778     6.534    SP/du_inst/ddp_inst/ps_reg0
    SLICE_X59Y145        LUT5 (Prop_lut5_I1_O)        0.124     6.658 r  SP/du_inst/ddp_inst/raddr[0]_i_4/O
                         net (fo=1, routed)           0.000     6.658    SP/du_inst/ddp_inst/raddr[0]_i_4_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.059 r  SP/du_inst/ddp_inst/raddr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.059    SP/du_inst/ddp_inst/raddr_reg[0]_i_2_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  SP/du_inst/ddp_inst/raddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    SP/du_inst/ddp_inst/raddr_reg[4]_i_1_n_0
    SLICE_X59Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  SP/du_inst/ddp_inst/raddr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.287    SP/du_inst/ddp_inst/raddr_reg[8]_i_1_n_0
    SLICE_X59Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.510 r  SP/du_inst/ddp_inst/raddr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.510    SP/du_inst/ddp_inst/raddr_reg[12]_i_1_n_7
    SLICE_X59Y148        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    21.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.497    21.500    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y148        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[12]/C
                         clock pessimism              0.077    21.577    
                         clock uncertainty           -0.084    21.493    
    SLICE_X59Y148        FDRE (Setup_fdre_C_D)        0.062    21.555    SP/du_inst/ddp_inst/raddr_reg[12]
  -------------------------------------------------------------------
                         required time                         21.555    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                 14.046    

Slack (MET) :             14.049ns  (required time - arrival time)
  Source:                 SP/du_inst/dst_inst/H_CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/ddp_inst/raddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bclk rise@20.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 2.063ns (35.051%)  route 3.823ns (64.949%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.619     1.621    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y146        FDRE (Prop_fdre_C_Q)         0.419     2.040 r  SP/du_inst/dst_inst/H_CNT_reg[4]/Q
                         net (fo=10, routed)          0.641     2.681    SP/du_inst/dst_inst/H_CNT_reg[4]
    SLICE_X69Y147        LUT2 (Prop_lut2_I0_O)        0.299     2.980 r  SP/du_inst/dst_inst/ps_reg[0]_i_6/O
                         net (fo=1, routed)           0.149     3.129    SP/du_inst/dst_inst/ps_reg[0]_i_6_n_0
    SLICE_X69Y147        LUT6 (Prop_lut6_I5_O)        0.124     3.253 f  SP/du_inst/dst_inst/ps_reg[0]_i_5/O
                         net (fo=1, routed)           0.821     4.075    SP/du_inst/dst_inst/ps_reg[0]_i_5_n_0
    SLICE_X67Y148        LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  SP/du_inst/dst_inst/ps_reg[0]_i_2/O
                         net (fo=1, routed)           0.433     4.631    SP/du_inst/dst_inst/ps_reg[0]_i_2_n_0
    SLICE_X67Y148        LUT6 (Prop_lut6_I0_O)        0.124     4.755 r  SP/du_inst/dst_inst/ps_reg[0]_i_1/O
                         net (fo=34, routed)          1.778     6.534    SP/du_inst/ddp_inst/ps_reg0
    SLICE_X59Y145        LUT5 (Prop_lut5_I1_O)        0.124     6.658 r  SP/du_inst/ddp_inst/raddr[0]_i_4/O
                         net (fo=1, routed)           0.000     6.658    SP/du_inst/ddp_inst/raddr[0]_i_4_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.059 r  SP/du_inst/ddp_inst/raddr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.059    SP/du_inst/ddp_inst/raddr_reg[0]_i_2_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  SP/du_inst/ddp_inst/raddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    SP/du_inst/ddp_inst/raddr_reg[4]_i_1_n_0
    SLICE_X59Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.507 r  SP/du_inst/ddp_inst/raddr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.507    SP/du_inst/ddp_inst/raddr_reg[8]_i_1_n_6
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    21.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.497    21.500    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[9]/C
                         clock pessimism              0.077    21.577    
                         clock uncertainty           -0.084    21.493    
    SLICE_X59Y147        FDRE (Setup_fdre_C_D)        0.062    21.555    SP/du_inst/ddp_inst/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                         21.555    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                 14.049    

Slack (MET) :             14.057ns  (required time - arrival time)
  Source:                 SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/ddp_inst/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bclk rise@20.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 3.084ns (55.559%)  route 2.467ns (44.441%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.844     1.846    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.300 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.518     5.818    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[4].ram.ram_doutb[1]
    SLICE_X62Y147        LUT6 (Prop_lut6_I3_O)        0.124     5.942 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.942    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X62Y147        MUXF7 (Prop_muxf7_I0_O)      0.209     6.151 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.949     7.100    SP/du_inst/dst_inst/doutb[4]
    SLICE_X67Y147        LUT2 (Prop_lut2_I0_O)        0.297     7.397 r  SP/du_inst/dst_inst/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000     7.397    SP/du_inst/ddp_inst/D[4]
    SLICE_X67Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    21.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.500    21.503    SP/du_inst/ddp_inst/clk_out2
    SLICE_X67Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[4]/C
                         clock pessimism              0.006    21.509    
                         clock uncertainty           -0.084    21.425    
    SLICE_X67Y147        FDRE (Setup_fdre_C_D)        0.029    21.454    SP/du_inst/ddp_inst/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         21.454    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                 14.057    

Slack (MET) :             14.067ns  (required time - arrival time)
  Source:                 SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/ddp_inst/rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bclk rise@20.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 3.089ns (55.719%)  route 2.455ns (44.281%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.841     1.843    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.297 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.718     6.015    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[10].ram.ram_doutb[7]
    SLICE_X62Y148        LUT6 (Prop_lut6_I0_O)        0.124     6.139 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.139    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X62Y148        MUXF7 (Prop_muxf7_I1_O)      0.214     6.353 r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.737     7.090    SP/du_inst/dst_inst/doutb[10]
    SLICE_X64Y147        LUT2 (Prop_lut2_I0_O)        0.297     7.387 r  SP/du_inst/dst_inst/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000     7.387    SP/du_inst/ddp_inst/D[10]
    SLICE_X64Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    21.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.500    21.503    SP/du_inst/ddp_inst/clk_out2
    SLICE_X64Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[10]/C
                         clock pessimism              0.006    21.509    
                         clock uncertainty           -0.084    21.425    
    SLICE_X64Y147        FDRE (Setup_fdre_C_D)        0.029    21.454    SP/du_inst/ddp_inst/rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         21.454    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 14.067    

Slack (MET) :             14.070ns  (required time - arrival time)
  Source:                 SP/du_inst/dst_inst/H_CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/ddp_inst/raddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bclk rise@20.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.042ns (34.818%)  route 3.823ns (65.182%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.619     1.621    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y146        FDRE (Prop_fdre_C_Q)         0.419     2.040 r  SP/du_inst/dst_inst/H_CNT_reg[4]/Q
                         net (fo=10, routed)          0.641     2.681    SP/du_inst/dst_inst/H_CNT_reg[4]
    SLICE_X69Y147        LUT2 (Prop_lut2_I0_O)        0.299     2.980 r  SP/du_inst/dst_inst/ps_reg[0]_i_6/O
                         net (fo=1, routed)           0.149     3.129    SP/du_inst/dst_inst/ps_reg[0]_i_6_n_0
    SLICE_X69Y147        LUT6 (Prop_lut6_I5_O)        0.124     3.253 f  SP/du_inst/dst_inst/ps_reg[0]_i_5/O
                         net (fo=1, routed)           0.821     4.075    SP/du_inst/dst_inst/ps_reg[0]_i_5_n_0
    SLICE_X67Y148        LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  SP/du_inst/dst_inst/ps_reg[0]_i_2/O
                         net (fo=1, routed)           0.433     4.631    SP/du_inst/dst_inst/ps_reg[0]_i_2_n_0
    SLICE_X67Y148        LUT6 (Prop_lut6_I0_O)        0.124     4.755 r  SP/du_inst/dst_inst/ps_reg[0]_i_1/O
                         net (fo=34, routed)          1.778     6.534    SP/du_inst/ddp_inst/ps_reg0
    SLICE_X59Y145        LUT5 (Prop_lut5_I1_O)        0.124     6.658 r  SP/du_inst/ddp_inst/raddr[0]_i_4/O
                         net (fo=1, routed)           0.000     6.658    SP/du_inst/ddp_inst/raddr[0]_i_4_n_0
    SLICE_X59Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.059 r  SP/du_inst/ddp_inst/raddr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.059    SP/du_inst/ddp_inst/raddr_reg[0]_i_2_n_0
    SLICE_X59Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  SP/du_inst/ddp_inst/raddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.173    SP/du_inst/ddp_inst/raddr_reg[4]_i_1_n_0
    SLICE_X59Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.486 r  SP/du_inst/ddp_inst/raddr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.486    SP/du_inst/ddp_inst/raddr_reg[8]_i_1_n_4
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    21.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.497    21.500    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[11]/C
                         clock pessimism              0.077    21.577    
                         clock uncertainty           -0.084    21.493    
    SLICE_X59Y147        FDRE (Setup_fdre_C_D)        0.062    21.555    SP/du_inst/ddp_inst/raddr_reg[11]
  -------------------------------------------------------------------
                         required time                         21.555    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                 14.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 SP/du_inst/ddp_inst/raddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bclk rise@0.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.925%)  route 0.567ns (80.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.563     0.565    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y147        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SP/du_inst/ddp_inst/raddr_reg[9]/Q
                         net (fo=15, routed)          0.567     1.272    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y30         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.965     0.967    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.962    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.145    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 SP/du_inst/dst_inst/H_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bclk rise@0.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.610%)  route 0.121ns (39.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.564     0.566    SP/du_inst/dst_inst/clk_out2
    SLICE_X68Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y146        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  SP/du_inst/dst_inst/H_CNT_reg[6]/Q
                         net (fo=8, routed)           0.121     0.828    SP/du_inst/dst_inst/H_CNT_reg[6]
    SLICE_X69Y146        LUT6 (Prop_lut6_I1_O)        0.045     0.873 r  SP/du_inst/dst_inst/H_CNT[7]_i_1/O
                         net (fo=1, routed)           0.000     0.873    SP/du_inst/dst_inst/p_0_in__0[7]
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[7]/C
                         clock pessimism             -0.259     0.579    
    SLICE_X69Y146        FDRE (Hold_fdre_C_D)         0.092     0.671    SP/du_inst/dst_inst/H_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SP/du_inst/dst_inst/H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bclk rise@0.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.081%)  route 0.142ns (42.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.564     0.566    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y146        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  SP/du_inst/dst_inst/H_CNT_reg[3]/Q
                         net (fo=10, routed)          0.142     0.849    SP/du_inst/dst_inst/H_CNT_reg[3]
    SLICE_X68Y146        LUT5 (Prop_lut5_I3_O)        0.048     0.897 r  SP/du_inst/dst_inst/H_CNT[6]_i_1/O
                         net (fo=1, routed)           0.000     0.897    SP/du_inst/dst_inst/p_0_in__0[6]
    SLICE_X68Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X68Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[6]/C
                         clock pessimism             -0.259     0.579    
    SLICE_X68Y146        FDRE (Hold_fdre_C_D)         0.105     0.684    SP/du_inst/dst_inst/H_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SP/du_inst/dst_inst/H_CNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bclk rise@0.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.731%)  route 0.136ns (42.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.564     0.566    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y146        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  SP/du_inst/dst_inst/H_CNT_reg[8]/Q
                         net (fo=5, routed)           0.136     0.843    SP/du_inst/dst_inst/H_CNT_reg[8]
    SLICE_X69Y147        LUT6 (Prop_lut6_I5_O)        0.045     0.888 r  SP/du_inst/dst_inst/H_CNT[9]_i_1/O
                         net (fo=1, routed)           0.000     0.888    SP/du_inst/dst_inst/p_0_in__0[9]
    SLICE_X69Y147        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.837     0.839    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y147        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[9]/C
                         clock pessimism             -0.256     0.583    
    SLICE_X69Y147        FDRE (Hold_fdre_C_D)         0.091     0.674    SP/du_inst/dst_inst/H_CNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SP/du_inst/ddp_inst/raddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bclk rise@0.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.444%)  route 0.338ns (70.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.562     0.564    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y146        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  SP/du_inst/ddp_inst/raddr_reg[6]/Q
                         net (fo=14, routed)          0.338     1.043    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y29         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.877     0.879    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.828    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SP/du_inst/dst_inst/V_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/dst_inst/V_CNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bclk rise@0.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.565     0.567    SP/du_inst/dst_inst/clk_out2
    SLICE_X66Y149        FDRE                                         r  SP/du_inst/dst_inst/V_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDRE (Prop_fdre_C_Q)         0.148     0.715 r  SP/du_inst/dst_inst/V_CNT_reg[6]/Q
                         net (fo=7, routed)           0.089     0.804    SP/du_inst/dst_inst/V_CNT_reg[6]
    SLICE_X66Y149        LUT6 (Prop_lut6_I5_O)        0.098     0.902 r  SP/du_inst/dst_inst/V_CNT[7]_i_1/O
                         net (fo=1, routed)           0.000     0.902    SP/du_inst/dst_inst/p_0_in[7]
    SLICE_X66Y149        FDRE                                         r  SP/du_inst/dst_inst/V_CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.837     0.839    SP/du_inst/dst_inst/clk_out2
    SLICE_X66Y149        FDRE                                         r  SP/du_inst/dst_inst/V_CNT_reg[7]/C
                         clock pessimism             -0.272     0.567    
    SLICE_X66Y149        FDRE (Hold_fdre_C_D)         0.120     0.687    SP/du_inst/dst_inst/V_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SP/du_inst/ddp_inst/raddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bclk rise@0.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.136%)  route 0.343ns (70.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.562     0.564    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y146        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  SP/du_inst/ddp_inst/raddr_reg[7]/Q
                         net (fo=14, routed)          0.343     1.048    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y29         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.877     0.879    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.828    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SP/du_inst/dst_inst/H_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bclk rise@0.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.150%)  route 0.122ns (36.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.564     0.566    SP/du_inst/dst_inst/clk_out2
    SLICE_X70Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y146        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  SP/du_inst/dst_inst/H_CNT_reg[0]/Q
                         net (fo=8, routed)           0.122     0.852    SP/du_inst/dst_inst/H_CNT_reg_n_0_[0]
    SLICE_X69Y146        LUT6 (Prop_lut6_I3_O)        0.045     0.897 r  SP/du_inst/dst_inst/H_CNT[8]_i_1/O
                         net (fo=1, routed)           0.000     0.897    SP/du_inst/dst_inst/p_0_in__0[8]
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[8]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X69Y146        FDRE (Hold_fdre_C_D)         0.092     0.674    SP/du_inst/dst_inst/H_CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SP/du_inst/dst_inst/H_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bclk rise@0.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.583%)  route 0.125ns (37.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.564     0.566    SP/du_inst/dst_inst/clk_out2
    SLICE_X70Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y146        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  SP/du_inst/dst_inst/H_CNT_reg[0]/Q
                         net (fo=8, routed)           0.125     0.855    SP/du_inst/dst_inst/H_CNT_reg_n_0_[0]
    SLICE_X69Y146        LUT6 (Prop_lut6_I2_O)        0.045     0.900 r  SP/du_inst/dst_inst/H_CNT[5]_i_1/O
                         net (fo=1, routed)           0.000     0.900    SP/du_inst/dst_inst/p_0_in__0[5]
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[5]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X69Y146        FDRE (Hold_fdre_C_D)         0.092     0.674    SP/du_inst/dst_inst/H_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 SP/du_inst/ddp_inst/raddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bclk rise@0.000ns - clk_out2_bclk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.735%)  route 0.350ns (71.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.563     0.565    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y147        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SP/du_inst/ddp_inst/raddr_reg[10]/Q
                         net (fo=15, routed)          0.350     1.055    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y29         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.877     0.879    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.828    SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_bclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { bclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y35     SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y32     SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y35     SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y36     SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y30     SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y31     SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y28     SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y27     SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y29     SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y27     SP/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsx_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsy_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsy_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsy_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsy_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y149    SP/du_inst/ddp_inst/ps_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y149    SP/du_inst/ddp_inst/ps_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsx_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsy_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsy_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsy_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X59Y149    SP/du_inst/ddp_inst/nsy_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y149    SP/du_inst/ddp_inst/ps_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y149    SP/du_inst/ddp_inst/ps_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bclk
  To Clock:  clkfbout_bclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    bclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  bclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.642ns (7.146%)  route 8.342ns (92.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.619     5.222    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X58Y81         FDCE                                         r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.518     5.740 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/Q
                         net (fo=76, routed)          7.980    13.720    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/pwropt_5
    SLICE_X10Y22         LUT4 (Prop_lut4_I1_O)        0.124    13.844 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_337/O
                         net (fo=1, routed)           0.362    14.206    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_198
    RAMB36_X0Y4          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.711    15.134    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.321    
                         clock uncertainty           -0.035    15.285    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.842    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -14.206    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 0.642ns (7.345%)  route 8.099ns (92.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.619     5.222    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X58Y81         FDCE                                         r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.518     5.740 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/Q
                         net (fo=76, routed)          7.597    13.337    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/pwropt_5
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.124    13.461 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_340/O
                         net (fo=1, routed)           0.502    13.962    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_200
    RAMB36_X0Y5          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.717    15.140    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.327    
                         clock uncertainty           -0.035    15.291    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.848    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 0.642ns (7.689%)  route 7.707ns (92.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.619     5.222    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X58Y81         FDCE                                         r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.518     5.740 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/Q
                         net (fo=76, routed)          7.055    12.795    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/pwropt_5
    SLICE_X12Y52         LUT4 (Prop_lut4_I1_O)        0.124    12.919 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_469/O
                         net (fo=1, routed)           0.652    13.571    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_286
    RAMB36_X0Y10         RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.561    14.983    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.170    
                         clock uncertainty           -0.035    15.135    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.692    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 0.642ns (7.621%)  route 7.782ns (92.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.619     5.222    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X58Y81         FDCE                                         r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.518     5.740 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/Q
                         net (fo=76, routed)          7.016    12.755    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/pwropt_5
    SLICE_X12Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.879 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_334/O
                         net (fo=1, routed)           0.767    13.646    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_196
    RAMB36_X0Y7          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.726    15.149    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.336    
                         clock uncertainty           -0.035    15.300    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.857    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 music/music_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 0.766ns (9.074%)  route 7.676ns (90.926%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.610     5.213    music/clk
    SLICE_X58Y74         FDRE                                         r  music/music_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.518     5.731 r  music/music_addr_reg[15]/Q
                         net (fo=79, routed)          5.816    11.547    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addra[15]
    SLICE_X70Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.671 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__74/O
                         net (fo=2, routed)           0.981    12.652    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/ena_array[61]
    SLICE_X72Y21         LUT4 (Prop_lut4_I3_O)        0.124    12.776 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_427/O
                         net (fo=1, routed)           0.879    13.655    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_258
    RAMB36_X2Y3          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.752    15.175    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.362    
                         clock uncertainty           -0.035    15.326    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.883    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 music/music_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 1.120ns (13.422%)  route 7.224ns (86.578%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.610     5.213    music/clk
    SLICE_X60Y74         FDRE                                         r  music/music_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.731 r  music/music_addr_reg[14]/Q
                         net (fo=12, routed)          0.985     6.716    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/addra[14]
    SLICE_X61Y72         LUT3 (Prop_lut3_I2_O)        0.152     6.868 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=9, routed)           3.715    10.583    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.326    10.909 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41/O
                         net (fo=2, routed)           0.633    11.542    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/ena_array[38]
    SLICE_X30Y22         LUT4 (Prop_lut4_I3_O)        0.124    11.666 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_349/O
                         net (fo=1, routed)           1.891    13.557    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_206
    RAMB36_X1Y0          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.712    15.135    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.322    
                         clock uncertainty           -0.035    15.286    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.843    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.557    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_253_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 0.642ns (7.717%)  route 7.677ns (92.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.623     5.226    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X60Y65         FDCE                                         r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_253_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.518     5.744 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_253_cooolDelFlop/Q
                         net (fo=76, routed)          7.172    12.916    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/pwropt_4
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.040 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_466/O
                         net (fo=1, routed)           0.505    13.545    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_284
    RAMB36_X0Y9          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.729    15.152    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.339    
                         clock uncertainty           -0.035    15.303    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.860    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 music/music_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 0.890ns (10.690%)  route 7.435ns (89.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.610     5.213    music/clk
    SLICE_X60Y74         FDRE                                         r  music/music_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.731 f  music/music_addr_reg[13]/Q
                         net (fo=12, routed)          1.349     7.080    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[13]
    SLICE_X62Y74         LUT3 (Prop_lut3_I0_O)        0.124     7.204 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=10, routed)          4.511    11.715    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I4_O)        0.124    11.839 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54/O
                         net (fo=2, routed)           0.660    12.499    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ena_array[40]
    SLICE_X10Y21         LUT4 (Prop_lut4_I3_O)        0.124    12.623 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_358/O
                         net (fo=1, routed)           0.915    13.538    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_212
    RAMB36_X0Y1          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.726    15.149    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.336    
                         clock uncertainty           -0.035    15.300    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.857    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -13.538    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 music/music_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 0.994ns (11.983%)  route 7.301ns (88.017%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.610     5.213    music/clk
    SLICE_X58Y74         FDRE                                         r  music/music_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.518     5.731 r  music/music_addr_reg[15]/Q
                         net (fo=79, routed)          5.044    10.775    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/addra[12]
    SLICE_X73Y39         LUT5 (Prop_lut5_I0_O)        0.150    10.925 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=2, routed)           0.822    11.747    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/ena_array[63]
    SLICE_X74Y39         LUT4 (Prop_lut4_I3_O)        0.326    12.073 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_433/O
                         net (fo=1, routed)           1.435    13.508    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_262
    RAMB36_X3Y12         RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.635    15.057    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.316    
                         clock uncertainty           -0.035    15.281    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.838    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 music/music_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.294ns  (logic 1.316ns (15.867%)  route 6.978ns (84.133%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.610     5.213    music/clk
    SLICE_X60Y74         FDRE                                         r  music/music_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.731 r  music/music_addr_reg[14]/Q
                         net (fo=12, routed)          0.985     6.716    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/addra[14]
    SLICE_X61Y72         LUT3 (Prop_lut3_I2_O)        0.152     6.868 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=9, routed)           3.715    10.583    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I4_O)        0.318    10.901 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42/O
                         net (fo=2, routed)           0.547    11.447    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/ena_array[46]
    SLICE_X32Y22         LUT4 (Prop_lut4_I3_O)        0.328    11.775 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_376/O
                         net (fo=1, routed)           1.731    13.507    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_224
    RAMB36_X1Y1          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.710    15.133    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.320    
                         clock uncertainty           -0.035    15.284    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.841    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                  1.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ps2_transmitter/data_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_transmitter/data_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.560     1.479    ps2_transmitter/clk
    SLICE_X59Y105        FDSE                                         r  ps2_transmitter/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDSE (Prop_fdse_C_Q)         0.141     1.620 r  ps2_transmitter/data_count_reg[0]/Q
                         net (fo=6, routed)           0.110     1.731    ps2_transmitter/data_count_reg_n_0_[0]
    SLICE_X58Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.776 r  ps2_transmitter/data_count[3]_i_3/O
                         net (fo=1, routed)           0.000     1.776    ps2_transmitter/data_count[3]_i_3_n_0
    SLICE_X58Y105        FDSE                                         r  ps2_transmitter/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.831     1.996    ps2_transmitter/clk
    SLICE_X58Y105        FDSE                                         r  ps2_transmitter/data_count_reg[3]/C
                         clock pessimism             -0.503     1.492    
    SLICE_X58Y105        FDSE (Hold_fdse_C_D)         0.120     1.612    ps2_transmitter/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ps2_transmitter/data_in_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_transmitter/parallel_data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.560     1.479    ps2_transmitter/clk
    SLICE_X61Y106        FDRE                                         r  ps2_transmitter/data_in_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ps2_transmitter/data_in_buf_reg[3]/Q
                         net (fo=2, routed)           0.124     1.745    ps2_transmitter/data_in_buf[3]
    SLICE_X61Y105        FDRE                                         r  ps2_transmitter/parallel_data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.831     1.996    ps2_transmitter/clk
    SLICE_X61Y105        FDRE                                         r  ps2_transmitter/parallel_data_in_reg[6]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X61Y105        FDRE (Hold_fdre_C_D)         0.070     1.565    ps2_transmitter/parallel_data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_transmitter/data_in_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_transmitter/parallel_data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.560     1.479    ps2_transmitter/clk
    SLICE_X61Y106        FDRE                                         r  ps2_transmitter/data_in_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ps2_transmitter/data_in_buf_reg[4]/Q
                         net (fo=2, routed)           0.122     1.743    ps2_transmitter/data_in_buf[4]
    SLICE_X61Y105        FDRE                                         r  ps2_transmitter/parallel_data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.831     1.996    ps2_transmitter/clk
    SLICE_X61Y105        FDRE                                         r  ps2_transmitter/parallel_data_in_reg[5]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X61Y105        FDRE (Hold_fdre_C_D)         0.066     1.561    ps2_transmitter/parallel_data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ps2_transmitter/parallel_data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/key_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.272%)  route 0.084ns (28.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    ps2_transmitter/clk
    SLICE_X60Y107        FDRE                                         r  ps2_transmitter/parallel_data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ps2_transmitter/parallel_data_in_reg[3]/Q
                         net (fo=6, routed)           0.084     1.727    ps2_transmitter/PS2_data_in[3]
    SLICE_X61Y107        LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  ps2_transmitter/key_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    key/key_state_reg_reg[3]_0[1]
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.830     1.995    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[2]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     1.583    key/key_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 music/music_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.872%)  route 0.293ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.556     1.475    music/clk
    SLICE_X58Y72         FDRE                                         r  music/music_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  music/music_addr_reg[7]/Q
                         net (fo=78, routed)          0.293     1.933    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y14         RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.866     2.031    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.552    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.735    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ps2_transmitter/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_transmitter/FSM_onehot_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.560     1.479    ps2_transmitter/clk
    SLICE_X59Y104        FDRE                                         r  ps2_transmitter/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ps2_transmitter/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.152     1.773    ps2_transmitter/FSM_onehot_state_reg_n_0_[2]
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  ps2_transmitter/FSM_onehot_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    ps2_transmitter/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  ps2_transmitter/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.831     1.996    ps2_transmitter/clk
    SLICE_X58Y104        FDRE                                         r  ps2_transmitter/FSM_onehot_next_state_reg[0]/C
                         clock pessimism             -0.503     1.492    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.120     1.612    ps2_transmitter/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 key/next_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/state_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    key/clk
    SLICE_X58Y107        FDRE                                         r  key/next_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  key/next_state_reg/Q
                         net (fo=2, routed)           0.123     1.766    key/next_state
    SLICE_X58Y108        FDSE                                         r  key/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.830     1.995    key/clk
    SLICE_X58Y108        FDSE                                         r  key/state_reg/C
                         clock pessimism             -0.500     1.494    
    SLICE_X58Y108        FDSE (Hold_fdse_C_D)         0.059     1.553    key/state_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ps2_transmitter/parallel_data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/key_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    ps2_transmitter/clk
    SLICE_X60Y107        FDRE                                         r  ps2_transmitter/parallel_data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ps2_transmitter/parallel_data_in_reg[0]/Q
                         net (fo=6, routed)           0.116     1.759    ps2_transmitter/PS2_data_in[0]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  ps2_transmitter/key_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    key/key_state_reg_reg[3]_0[0]
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.830     1.995    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.091     1.582    key/key_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 music/PWM_CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/PWM_CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.202%)  route 0.100ns (28.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.565     1.484    music/clk
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.148     1.632 r  music/PWM_CNT_reg[4]/Q
                         net (fo=5, routed)           0.100     1.732    music/PWM_CNT_reg[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I5_O)        0.099     1.831 r  music/PWM_CNT[5]_i_1/O
                         net (fo=1, routed)           0.000     1.831    music/p_0_in[5]
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.836     2.001    music/clk
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[5]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X58Y58         FDRE (Hold_fdre_C_D)         0.121     1.605    music/PWM_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 music/music_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.216%)  route 0.330ns (66.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.556     1.475    music/clk
    SLICE_X60Y72         FDRE                                         r  music/music_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  music/music_addr_reg[3]/Q
                         net (fo=78, routed)          0.330     1.969    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y14         RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.866     2.031    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.552    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.735    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19   music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19   music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19   music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19   music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16   music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16   music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17   music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17   music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18   music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18   music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y106  ps2_transmitter/data_in_buf_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y106  ps2_transmitter/data_in_buf_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y108  key/key_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y108  key/key_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y106  ps2_transmitter/data_in_buf_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y106  ps2_transmitter/data_in_buf_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y108  key/key_state_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y108  key/key_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y107  key/key_state_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_bclk

Setup :            0  Failing Endpoints,  Worst Slack        1.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 key/key_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_y_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.061ns (21.759%)  route 3.815ns (78.241%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.613     5.215    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  key/key_state_reg_reg[0]/Q
                         net (fo=7, routed)           1.121     6.792    key/Q[0]
    SLICE_X61Y108        LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          1.272     8.188    core/player/FSM_onehot_state_reg[4]_0
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.154     8.342 f  core/player/player_x[3]_i_3/O
                         net (fo=2, routed)           0.729     9.071    core/player/player_x[3]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I1_O)        0.327     9.398 r  core/player/player_y[3]_i_1/O
                         net (fo=4, routed)           0.694    10.092    core/player/player_y[3]_i_1_n_0
    SLICE_X65Y110        FDSE                                         r  core/player/player_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.497    11.500    core/player/clk_out1
    SLICE_X65Y110        FDSE                                         r  core/player/player_y_reg[0]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.173    11.327    
    SLICE_X65Y110        FDSE (Setup_fdse_C_CE)      -0.205    11.122    core/player/player_y_reg[0]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 key/key_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_y_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.061ns (21.759%)  route 3.815ns (78.241%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.613     5.215    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  key/key_state_reg_reg[0]/Q
                         net (fo=7, routed)           1.121     6.792    key/Q[0]
    SLICE_X61Y108        LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          1.272     8.188    core/player/FSM_onehot_state_reg[4]_0
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.154     8.342 f  core/player/player_x[3]_i_3/O
                         net (fo=2, routed)           0.729     9.071    core/player/player_x[3]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I1_O)        0.327     9.398 r  core/player/player_y[3]_i_1/O
                         net (fo=4, routed)           0.694    10.092    core/player/player_y[3]_i_1_n_0
    SLICE_X65Y110        FDSE                                         r  core/player/player_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.497    11.500    core/player/clk_out1
    SLICE_X65Y110        FDSE                                         r  core/player/player_y_reg[1]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.173    11.327    
    SLICE_X65Y110        FDSE (Setup_fdse_C_CE)      -0.205    11.122    core/player/player_y_reg[1]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 key/key_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_y_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.061ns (21.759%)  route 3.815ns (78.241%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.613     5.215    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  key/key_state_reg_reg[0]/Q
                         net (fo=7, routed)           1.121     6.792    key/Q[0]
    SLICE_X61Y108        LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          1.272     8.188    core/player/FSM_onehot_state_reg[4]_0
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.154     8.342 f  core/player/player_x[3]_i_3/O
                         net (fo=2, routed)           0.729     9.071    core/player/player_x[3]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I1_O)        0.327     9.398 r  core/player/player_y[3]_i_1/O
                         net (fo=4, routed)           0.694    10.092    core/player/player_y[3]_i_1_n_0
    SLICE_X65Y110        FDSE                                         r  core/player/player_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.497    11.500    core/player/clk_out1
    SLICE_X65Y110        FDSE                                         r  core/player/player_y_reg[2]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.173    11.327    
    SLICE_X65Y110        FDSE (Setup_fdse_C_CE)      -0.205    11.122    core/player/player_y_reg[2]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 key/key_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.061ns (21.759%)  route 3.815ns (78.241%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.613     5.215    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  key/key_state_reg_reg[0]/Q
                         net (fo=7, routed)           1.121     6.792    key/Q[0]
    SLICE_X61Y108        LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          1.272     8.188    core/player/FSM_onehot_state_reg[4]_0
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.154     8.342 f  core/player/player_x[3]_i_3/O
                         net (fo=2, routed)           0.729     9.071    core/player/player_x[3]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I1_O)        0.327     9.398 r  core/player/player_y[3]_i_1/O
                         net (fo=4, routed)           0.694    10.092    core/player/player_y[3]_i_1_n_0
    SLICE_X65Y110        FDRE                                         r  core/player/player_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.497    11.500    core/player/clk_out1
    SLICE_X65Y110        FDRE                                         r  core/player/player_y_reg[3]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.173    11.327    
    SLICE_X65Y110        FDRE (Setup_fdre_C_CE)      -0.205    11.122    core/player/player_y_reg[3]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 key/key_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_x_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 1.061ns (22.809%)  route 3.591ns (77.191%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.613     5.215    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  key/key_state_reg_reg[0]/Q
                         net (fo=7, routed)           1.121     6.792    key/Q[0]
    SLICE_X61Y108        LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          1.272     8.188    core/player/FSM_onehot_state_reg[4]_0
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.154     8.342 f  core/player/player_x[3]_i_3/O
                         net (fo=2, routed)           0.726     9.068    core/player/player_x[3]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I1_O)        0.327     9.395 r  core/player/player_x[3]_i_1/O
                         net (fo=4, routed)           0.472     9.867    core/player/player_x[3]_i_1_n_0
    SLICE_X67Y110        FDSE                                         r  core/player/player_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.497    11.500    core/player/clk_out1
    SLICE_X67Y110        FDSE                                         r  core/player/player_x_reg[0]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.173    11.327    
    SLICE_X67Y110        FDSE (Setup_fdse_C_CE)      -0.205    11.122    core/player/player_x_reg[0]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 key/key_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_x_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 1.061ns (22.809%)  route 3.591ns (77.191%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.613     5.215    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  key/key_state_reg_reg[0]/Q
                         net (fo=7, routed)           1.121     6.792    key/Q[0]
    SLICE_X61Y108        LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          1.272     8.188    core/player/FSM_onehot_state_reg[4]_0
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.154     8.342 f  core/player/player_x[3]_i_3/O
                         net (fo=2, routed)           0.726     9.068    core/player/player_x[3]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I1_O)        0.327     9.395 r  core/player/player_x[3]_i_1/O
                         net (fo=4, routed)           0.472     9.867    core/player/player_x[3]_i_1_n_0
    SLICE_X67Y110        FDSE                                         r  core/player/player_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.497    11.500    core/player/clk_out1
    SLICE_X67Y110        FDSE                                         r  core/player/player_x_reg[1]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.173    11.327    
    SLICE_X67Y110        FDSE (Setup_fdse_C_CE)      -0.205    11.122    core/player/player_x_reg[1]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 key/key_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_x_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 1.061ns (22.809%)  route 3.591ns (77.191%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.613     5.215    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  key/key_state_reg_reg[0]/Q
                         net (fo=7, routed)           1.121     6.792    key/Q[0]
    SLICE_X61Y108        LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          1.272     8.188    core/player/FSM_onehot_state_reg[4]_0
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.154     8.342 f  core/player/player_x[3]_i_3/O
                         net (fo=2, routed)           0.726     9.068    core/player/player_x[3]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I1_O)        0.327     9.395 r  core/player/player_x[3]_i_1/O
                         net (fo=4, routed)           0.472     9.867    core/player/player_x[3]_i_1_n_0
    SLICE_X67Y110        FDSE                                         r  core/player/player_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.497    11.500    core/player/clk_out1
    SLICE_X67Y110        FDSE                                         r  core/player/player_x_reg[2]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.173    11.327    
    SLICE_X67Y110        FDSE (Setup_fdse_C_CE)      -0.205    11.122    core/player/player_x_reg[2]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 key/key_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 1.061ns (22.809%)  route 3.591ns (77.191%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.613     5.215    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  key/key_state_reg_reg[0]/Q
                         net (fo=7, routed)           1.121     6.792    key/Q[0]
    SLICE_X61Y108        LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          1.272     8.188    core/player/FSM_onehot_state_reg[4]_0
    SLICE_X67Y105        LUT3 (Prop_lut3_I0_O)        0.154     8.342 f  core/player/player_x[3]_i_3/O
                         net (fo=2, routed)           0.726     9.068    core/player/player_x[3]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I1_O)        0.327     9.395 r  core/player/player_x[3]_i_1/O
                         net (fo=4, routed)           0.472     9.867    core/player/player_x[3]_i_1_n_0
    SLICE_X67Y110        FDRE                                         r  core/player/player_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.497    11.500    core/player/clk_out1
    SLICE_X67Y110        FDRE                                         r  core/player/player_x_reg[3]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.173    11.327    
    SLICE_X67Y110        FDRE (Setup_fdre_C_CE)      -0.205    11.122    core/player/player_x_reg[3]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 key/key_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/new_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.439%)  route 3.432ns (80.561%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.613     5.215    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  key/key_state_reg_reg[0]/Q
                         net (fo=7, routed)           1.121     6.792    key/Q[0]
    SLICE_X61Y108        LUT5 (Prop_lut5_I1_O)        0.124     6.916 f  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          1.274     8.190    core/clock/FSM_onehot_state_reg[5]_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.314 f  core/clock/FSM_onehot_state[5]_i_1/O
                         net (fo=4, routed)           1.037     9.351    core/clock/FSM_onehot_state_reg[5]
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.475 r  core/clock/new_frame_i_1/O
                         net (fo=1, routed)           0.000     9.475    core/player/new_frame0
    SLICE_X67Y107        FDRE                                         r  core/player/new_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.498    11.501    core/player/clk_out1
    SLICE_X67Y107        FDRE                                         r  core/player/new_frame_reg/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.173    11.328    
    SLICE_X67Y107        FDRE (Setup_fdre_C_D)        0.029    11.357    core/player/new_frame_reg
  -------------------------------------------------------------------
                         required time                         11.357    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 key/key_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bclk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.656%)  route 2.878ns (80.344%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.613     5.215    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  key/key_state_reg_reg[0]/Q
                         net (fo=7, routed)           1.121     6.792    key/Q[0]
    SLICE_X61Y108        LUT5 (Prop_lut5_I1_O)        0.124     6.916 r  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          1.274     8.190    core/clock/FSM_onehot_state_reg[5]_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.314 r  core/clock/FSM_onehot_state[5]_i_1/O
                         net (fo=4, routed)           0.483     8.797    core/player/D[0]
    SLICE_X67Y105        FDRE                                         r  core/player/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683    11.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.499    11.502    core/player/clk_out1
    SLICE_X67Y105        FDRE                                         r  core/player/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.000    11.502    
                         clock uncertainty           -0.173    11.329    
    SLICE_X67Y105        FDRE (Setup_fdre_C_D)       -0.047    11.282    core/player/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         11.282    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  2.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 key/key_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/ctrl/esc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.571%)  route 0.132ns (41.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    key/clk
    SLICE_X61Y108        FDRE                                         r  key/key_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  key/key_state_reg_reg[5]/Q
                         net (fo=3, routed)           0.132     1.751    key/key_state[5]
    SLICE_X61Y110        LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  key/esc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    core/ctrl/esc_reg_reg[0]_0[0]
    SLICE_X61Y110        FDRE                                         r  core/ctrl/esc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     0.832    core/ctrl/clk_out1
    SLICE_X61Y110        FDRE                                         r  core/ctrl/esc_reg_reg[0]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.173     1.005    
    SLICE_X61Y110        FDRE (Hold_fdre_C_D)         0.091     1.096    core/ctrl/esc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 key/key_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/ctrl/game_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.231ns (39.631%)  route 0.352ns (60.369%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    key/clk
    SLICE_X61Y108        FDRE                                         r  key/key_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  key/key_state_reg_reg[4]/Q
                         net (fo=6, routed)           0.239     1.858    key/key_state[4]
    SLICE_X61Y110        LUT6 (Prop_lut6_I2_O)        0.045     1.903 r  key/game_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.113     2.016    core/ctrl/game_state_reg_reg[0]_1
    SLICE_X58Y110        LUT5 (Prop_lut5_I0_O)        0.045     2.061 r  core/ctrl/game_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.061    core/ctrl/game_state_reg[0]_i_1_n_0
    SLICE_X58Y110        FDRE                                         r  core/ctrl/game_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     0.832    core/ctrl/clk_out1
    SLICE_X58Y110        FDRE                                         r  core/ctrl/game_state_reg_reg[0]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.173     1.005    
    SLICE_X58Y110        FDRE (Hold_fdre_C_D)         0.120     1.125    core/ctrl/game_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 key/key_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/ctrl/game_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.231ns (34.953%)  route 0.430ns (65.047%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    key/clk
    SLICE_X61Y108        FDRE                                         r  key/key_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  key/key_state_reg_reg[4]/Q
                         net (fo=6, routed)           0.239     1.858    key/key_state[4]
    SLICE_X61Y110        LUT6 (Prop_lut6_I2_O)        0.045     1.903 f  key/game_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.191     2.094    core/ctrl/game_state_reg_reg[0]_1
    SLICE_X59Y110        LUT6 (Prop_lut6_I5_O)        0.045     2.139 r  core/ctrl/game_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.139    core/ctrl/game_state_reg[1]_i_1_n_0
    SLICE_X59Y110        FDRE                                         r  core/ctrl/game_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     0.832    core/ctrl/clk_out1
    SLICE_X59Y110        FDRE                                         r  core/ctrl/game_state_reg_reg[1]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.173     1.005    
    SLICE_X59Y110        FDRE (Hold_fdre_C_D)         0.091     1.096    core/ctrl/game_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 key/key_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_y_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.187ns (25.991%)  route 0.532ns (74.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  key/key_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.532     2.152    core/player/player_y_reg[1]_2[3]
    SLICE_X65Y110        LUT4 (Prop_lut4_I3_O)        0.046     2.198 r  core/player/player_y[2]_i_1/O
                         net (fo=1, routed)           0.000     2.198    core/player/player_y[2]_i_1_n_0
    SLICE_X65Y110        FDSE                                         r  core/player/player_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.834     0.836    core/player/clk_out1
    SLICE_X65Y110        FDSE                                         r  core/player/player_y_reg[2]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.008    
    SLICE_X65Y110        FDSE (Hold_fdse_C_D)         0.107     1.115    core/player/player_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 key/key_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.888%)  route 0.532ns (74.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  key/key_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.532     2.152    core/player/player_y_reg[1]_2[3]
    SLICE_X65Y110        LUT5 (Prop_lut5_I2_O)        0.045     2.197 r  core/player/player_y[3]_i_2/O
                         net (fo=1, routed)           0.000     2.197    core/player/player_y[3]
    SLICE_X65Y110        FDRE                                         r  core/player/player_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.834     0.836    core/player/clk_out1
    SLICE_X65Y110        FDRE                                         r  core/player/player_y_reg[3]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.008    
    SLICE_X65Y110        FDRE (Hold_fdre_C_D)         0.092     1.100    core/player/player_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 key/key_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_y_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.888%)  route 0.532ns (74.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  key/key_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.532     2.152    core/player/player_y_reg[1]_2[3]
    SLICE_X65Y110        LUT3 (Prop_lut3_I0_O)        0.045     2.197 r  core/player/player_y[1]_i_1/O
                         net (fo=1, routed)           0.000     2.197    core/player/player_y[1]
    SLICE_X65Y110        FDSE                                         r  core/player/player_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.834     0.836    core/player/clk_out1
    SLICE_X65Y110        FDSE                                         r  core/player/player_y_reg[1]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.008    
    SLICE_X65Y110        FDSE (Hold_fdse_C_D)         0.091     1.099    core/player/player_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 key/key_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.231ns (31.670%)  route 0.498ns (68.330%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  key/key_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.159     1.779    key/Q[3]
    SLICE_X61Y108        LUT5 (Prop_lut5_I4_O)        0.045     1.824 f  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          0.339     2.163    core/player/FSM_onehot_state_reg[4]_0
    SLICE_X67Y106        LUT6 (Prop_lut6_I4_O)        0.045     2.208 r  core/player/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.208    core/player/FSM_onehot_state[3]_i_1_n_0
    SLICE_X67Y106        FDRE                                         r  core/player/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.836     0.837    core/player/clk_out1
    SLICE_X67Y106        FDRE                                         r  core/player/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.173     1.010    
    SLICE_X67Y106        FDRE (Hold_fdre_C_D)         0.092     1.102    core/player/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 key/key_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_x_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.187ns (24.929%)  route 0.563ns (75.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    key/clk
    SLICE_X61Y108        FDRE                                         r  key/key_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  key/key_state_reg_reg[1]/Q
                         net (fo=10, routed)          0.563     2.183    core/player/player_y_reg[1]_2[1]
    SLICE_X67Y110        LUT4 (Prop_lut4_I1_O)        0.046     2.229 r  core/player/player_x[2]_i_1/O
                         net (fo=1, routed)           0.000     2.229    core/player/player_x[2]
    SLICE_X67Y110        FDSE                                         r  core/player/player_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.834     0.836    core/player/clk_out1
    SLICE_X67Y110        FDSE                                         r  core/player/player_x_reg[2]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.008    
    SLICE_X67Y110        FDSE (Hold_fdse_C_D)         0.107     1.115    core/player/player_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 key/key_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/player_x_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.829%)  route 0.563ns (75.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    key/clk
    SLICE_X61Y108        FDRE                                         r  key/key_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  key/key_state_reg_reg[1]/Q
                         net (fo=10, routed)          0.563     2.183    core/player/player_y_reg[1]_2[1]
    SLICE_X67Y110        LUT3 (Prop_lut3_I0_O)        0.045     2.228 r  core/player/player_x[1]_i_1/O
                         net (fo=1, routed)           0.000     2.228    core/player/player_x[1]_i_1_n_0
    SLICE_X67Y110        FDSE                                         r  core/player/player_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.834     0.836    core/player/clk_out1
    SLICE_X67Y110        FDSE                                         r  core/player/player_x_reg[1]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.008    
    SLICE_X67Y110        FDSE (Hold_fdse_C_D)         0.091     1.099    core/player/player_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 key/key_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/player/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bclk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.232ns (29.652%)  route 0.550ns (70.348%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.559     1.478    key/clk
    SLICE_X61Y107        FDRE                                         r  key/key_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  key/key_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.159     1.779    key/Q[3]
    SLICE_X61Y108        LUT5 (Prop_lut5_I4_O)        0.045     1.824 r  key/FSM_onehot_state[5]_i_2/O
                         net (fo=12, routed)          0.391     2.215    core/player/FSM_onehot_state_reg[4]_0
    SLICE_X67Y106        LUT4 (Prop_lut4_I2_O)        0.046     2.261 r  core/player/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.261    core/player/FSM_onehot_state[2]_i_1_n_0
    SLICE_X67Y106        FDRE                                         r  core/player/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.836     0.837    core/player/clk_out1
    SLICE_X67Y106        FDRE                                         r  core/player/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.173     1.010    
    SLICE_X67Y106        FDRE (Hold_fdre_C_D)         0.107     1.117    core/player/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  1.143    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bclk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 core/state_str/score_inst/score_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 1.064ns (11.742%)  route 7.998ns (88.258%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604     1.606    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.456     2.062 r  core/state_str/score_inst/score_reg_reg[1]/Q
                         net (fo=9, routed)           1.390     3.452    core/state_str/score_inst/score[1]
    SLICE_X52Y115        LUT4 (Prop_lut4_I1_O)        0.152     3.604 f  core/state_str/score_inst/score_reg[7]_i_3/O
                         net (fo=3, routed)           1.013     4.617    core/state_str/score_inst/score_reg[7]_i_3_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I4_O)        0.332     4.949 r  core/state_str/score_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.765     6.714    music/music_addr_reg[0]_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.838 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          3.830    10.668    music/music_addr[18]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  music/music_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.495    14.918    music/clk
    SLICE_X58Y72         FDRE                                         r  music/music_addr_reg[5]/C
                         clock pessimism              0.000    14.918    
                         clock uncertainty           -0.173    14.745    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.576    music/music_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 core/state_str/score_inst/score_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 1.064ns (11.742%)  route 7.998ns (88.258%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604     1.606    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.456     2.062 r  core/state_str/score_inst/score_reg_reg[1]/Q
                         net (fo=9, routed)           1.390     3.452    core/state_str/score_inst/score[1]
    SLICE_X52Y115        LUT4 (Prop_lut4_I1_O)        0.152     3.604 f  core/state_str/score_inst/score_reg[7]_i_3/O
                         net (fo=3, routed)           1.013     4.617    core/state_str/score_inst/score_reg[7]_i_3_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I4_O)        0.332     4.949 r  core/state_str/score_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.765     6.714    music/music_addr_reg[0]_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.838 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          3.830    10.668    music/music_addr[18]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  music/music_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.495    14.918    music/clk
    SLICE_X58Y72         FDRE                                         r  music/music_addr_reg[6]/C
                         clock pessimism              0.000    14.918    
                         clock uncertainty           -0.173    14.745    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.576    music/music_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 core/state_str/score_inst/score_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 1.064ns (11.742%)  route 7.998ns (88.258%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604     1.606    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.456     2.062 r  core/state_str/score_inst/score_reg_reg[1]/Q
                         net (fo=9, routed)           1.390     3.452    core/state_str/score_inst/score[1]
    SLICE_X52Y115        LUT4 (Prop_lut4_I1_O)        0.152     3.604 f  core/state_str/score_inst/score_reg[7]_i_3/O
                         net (fo=3, routed)           1.013     4.617    core/state_str/score_inst/score_reg[7]_i_3_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I4_O)        0.332     4.949 r  core/state_str/score_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.765     6.714    music/music_addr_reg[0]_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.838 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          3.830    10.668    music/music_addr[18]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  music/music_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.495    14.918    music/clk
    SLICE_X58Y72         FDRE                                         r  music/music_addr_reg[7]/C
                         clock pessimism              0.000    14.918    
                         clock uncertainty           -0.173    14.745    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.576    music/music_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 core/state_str/score_inst/score_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 1.064ns (11.742%)  route 7.998ns (88.258%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604     1.606    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.456     2.062 r  core/state_str/score_inst/score_reg_reg[1]/Q
                         net (fo=9, routed)           1.390     3.452    core/state_str/score_inst/score[1]
    SLICE_X52Y115        LUT4 (Prop_lut4_I1_O)        0.152     3.604 f  core/state_str/score_inst/score_reg[7]_i_3/O
                         net (fo=3, routed)           1.013     4.617    core/state_str/score_inst/score_reg[7]_i_3_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I4_O)        0.332     4.949 r  core/state_str/score_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.765     6.714    music/music_addr_reg[0]_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.838 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          3.830    10.668    music/music_addr[18]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  music/music_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.495    14.918    music/clk
    SLICE_X58Y72         FDRE                                         r  music/music_addr_reg[8]/C
                         clock pessimism              0.000    14.918    
                         clock uncertainty           -0.173    14.745    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.576    music/music_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 core/state_str/score_inst/score_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 1.064ns (11.915%)  route 7.866ns (88.085%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604     1.606    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.456     2.062 r  core/state_str/score_inst/score_reg_reg[1]/Q
                         net (fo=9, routed)           1.390     3.452    core/state_str/score_inst/score[1]
    SLICE_X52Y115        LUT4 (Prop_lut4_I1_O)        0.152     3.604 f  core/state_str/score_inst/score_reg[7]_i_3/O
                         net (fo=3, routed)           1.013     4.617    core/state_str/score_inst/score_reg[7]_i_3_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I4_O)        0.332     4.949 r  core/state_str/score_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.765     6.714    music/music_addr_reg[0]_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.838 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          3.698    10.536    music/music_addr[18]_i_1_n_0
    SLICE_X60Y72         FDRE                                         r  music/music_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.495    14.918    music/clk
    SLICE_X60Y72         FDRE                                         r  music/music_addr_reg[2]/C
                         clock pessimism              0.000    14.918    
                         clock uncertainty           -0.173    14.745    
    SLICE_X60Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.576    music/music_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 core/state_str/score_inst/score_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 1.064ns (11.915%)  route 7.866ns (88.085%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604     1.606    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.456     2.062 r  core/state_str/score_inst/score_reg_reg[1]/Q
                         net (fo=9, routed)           1.390     3.452    core/state_str/score_inst/score[1]
    SLICE_X52Y115        LUT4 (Prop_lut4_I1_O)        0.152     3.604 f  core/state_str/score_inst/score_reg[7]_i_3/O
                         net (fo=3, routed)           1.013     4.617    core/state_str/score_inst/score_reg[7]_i_3_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I4_O)        0.332     4.949 r  core/state_str/score_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.765     6.714    music/music_addr_reg[0]_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.838 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          3.698    10.536    music/music_addr[18]_i_1_n_0
    SLICE_X60Y72         FDRE                                         r  music/music_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.495    14.918    music/clk
    SLICE_X60Y72         FDRE                                         r  music/music_addr_reg[3]/C
                         clock pessimism              0.000    14.918    
                         clock uncertainty           -0.173    14.745    
    SLICE_X60Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.576    music/music_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 core/state_str/score_inst/score_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 1.064ns (11.939%)  route 7.848ns (88.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604     1.606    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.456     2.062 r  core/state_str/score_inst/score_reg_reg[1]/Q
                         net (fo=9, routed)           1.390     3.452    core/state_str/score_inst/score[1]
    SLICE_X52Y115        LUT4 (Prop_lut4_I1_O)        0.152     3.604 f  core/state_str/score_inst/score_reg[7]_i_3/O
                         net (fo=3, routed)           1.013     4.617    core/state_str/score_inst/score_reg[7]_i_3_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I4_O)        0.332     4.949 r  core/state_str/score_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.765     6.714    music/music_addr_reg[0]_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.838 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          3.680    10.518    music/music_addr[18]_i_1_n_0
    SLICE_X58Y73         FDRE                                         r  music/music_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.494    14.917    music/clk
    SLICE_X58Y73         FDRE                                         r  music/music_addr_reg[10]/C
                         clock pessimism              0.000    14.917    
                         clock uncertainty           -0.173    14.744    
    SLICE_X58Y73         FDRE (Setup_fdre_C_CE)      -0.169    14.575    music/music_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 core/state_str/score_inst/score_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 1.064ns (11.939%)  route 7.848ns (88.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604     1.606    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.456     2.062 r  core/state_str/score_inst/score_reg_reg[1]/Q
                         net (fo=9, routed)           1.390     3.452    core/state_str/score_inst/score[1]
    SLICE_X52Y115        LUT4 (Prop_lut4_I1_O)        0.152     3.604 f  core/state_str/score_inst/score_reg[7]_i_3/O
                         net (fo=3, routed)           1.013     4.617    core/state_str/score_inst/score_reg[7]_i_3_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I4_O)        0.332     4.949 r  core/state_str/score_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.765     6.714    music/music_addr_reg[0]_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.838 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          3.680    10.518    music/music_addr[18]_i_1_n_0
    SLICE_X58Y73         FDRE                                         r  music/music_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.494    14.917    music/clk
    SLICE_X58Y73         FDRE                                         r  music/music_addr_reg[11]/C
                         clock pessimism              0.000    14.917    
                         clock uncertainty           -0.173    14.744    
    SLICE_X58Y73         FDRE (Setup_fdre_C_CE)      -0.169    14.575    music/music_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 core/state_str/score_inst/score_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 1.064ns (11.939%)  route 7.848ns (88.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604     1.606    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.456     2.062 r  core/state_str/score_inst/score_reg_reg[1]/Q
                         net (fo=9, routed)           1.390     3.452    core/state_str/score_inst/score[1]
    SLICE_X52Y115        LUT4 (Prop_lut4_I1_O)        0.152     3.604 f  core/state_str/score_inst/score_reg[7]_i_3/O
                         net (fo=3, routed)           1.013     4.617    core/state_str/score_inst/score_reg[7]_i_3_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I4_O)        0.332     4.949 r  core/state_str/score_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.765     6.714    music/music_addr_reg[0]_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.838 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          3.680    10.518    music/music_addr[18]_i_1_n_0
    SLICE_X58Y73         FDRE                                         r  music/music_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.494    14.917    music/clk
    SLICE_X58Y73         FDRE                                         r  music/music_addr_reg[4]/C
                         clock pessimism              0.000    14.917    
                         clock uncertainty           -0.173    14.744    
    SLICE_X58Y73         FDRE (Setup_fdre_C_CE)      -0.169    14.575    music/music_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 core/state_str/score_inst/score_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 1.064ns (11.939%)  route 7.848ns (88.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604     1.606    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.456     2.062 r  core/state_str/score_inst/score_reg_reg[1]/Q
                         net (fo=9, routed)           1.390     3.452    core/state_str/score_inst/score[1]
    SLICE_X52Y115        LUT4 (Prop_lut4_I1_O)        0.152     3.604 f  core/state_str/score_inst/score_reg[7]_i_3/O
                         net (fo=3, routed)           1.013     4.617    core/state_str/score_inst/score_reg[7]_i_3_n_0
    SLICE_X52Y113        LUT5 (Prop_lut5_I4_O)        0.332     4.949 r  core/state_str/score_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           1.765     6.714    music/music_addr_reg[0]_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I0_O)        0.124     6.838 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          3.680    10.518    music/music_addr[18]_i_1_n_0
    SLICE_X58Y73         FDRE                                         r  music/music_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.494    14.917    music/clk
    SLICE_X58Y73         FDRE                                         r  music/music_addr_reg[9]/C
                         clock pessimism              0.000    14.917    
                         clock uncertainty           -0.173    14.744    
    SLICE_X58Y73         FDRE (Setup_fdre_C_CE)      -0.169    14.575    music/music_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  4.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 core/state_str/score_inst/score_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.272ns (12.433%)  route 1.916ns (87.567%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.556     0.558    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128     0.686 f  core/state_str/score_inst/score_reg_reg[2]/Q
                         net (fo=8, routed)           0.315     1.001    core/state_str/score_inst/Q[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I0_O)        0.099     1.100 f  core/state_str/score_inst/music_addr[18]_i_3/O
                         net (fo=2, routed)           0.394     1.494    music/music_addr_reg[0]_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.045     1.539 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          1.207     2.746    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_5
    SLICE_X58Y81         FDCE                                         r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.828     1.993    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X58Y81         FDCE                                         r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.173     2.166    
    SLICE_X58Y81         FDCE (Hold_fdce_C_D)         0.059     2.225    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_254_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 core/state_str/score_inst/score_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.272ns (11.844%)  route 2.025ns (88.157%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.556     0.558    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128     0.686 f  core/state_str/score_inst/score_reg_reg[2]/Q
                         net (fo=8, routed)           0.315     1.001    core/state_str/score_inst/Q[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I0_O)        0.099     1.100 f  core/state_str/score_inst/music_addr[18]_i_3/O
                         net (fo=2, routed)           0.394     1.494    music/music_addr_reg[0]_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.045     1.539 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          1.316     2.854    music/music_addr[18]_i_1_n_0
    SLICE_X58Y75         FDRE                                         r  music/music_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.821     1.986    music/clk
    SLICE_X58Y75         FDRE                                         r  music/music_addr_reg[17]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.173     2.159    
    SLICE_X58Y75         FDRE (Hold_fdre_C_CE)       -0.016     2.143    music/music_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 core/state_str/score_inst/score_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.272ns (11.844%)  route 2.025ns (88.157%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.556     0.558    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128     0.686 f  core/state_str/score_inst/score_reg_reg[2]/Q
                         net (fo=8, routed)           0.315     1.001    core/state_str/score_inst/Q[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I0_O)        0.099     1.100 f  core/state_str/score_inst/music_addr[18]_i_3/O
                         net (fo=2, routed)           0.394     1.494    music/music_addr_reg[0]_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.045     1.539 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          1.316     2.854    music/music_addr[18]_i_1_n_0
    SLICE_X58Y75         FDRE                                         r  music/music_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.821     1.986    music/clk
    SLICE_X58Y75         FDRE                                         r  music/music_addr_reg[18]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.173     2.159    
    SLICE_X58Y75         FDRE (Hold_fdre_C_CE)       -0.016     2.143    music/music_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 core/state_str/score_inst/score_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.272ns (11.487%)  route 2.096ns (88.513%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.556     0.558    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128     0.686 f  core/state_str/score_inst/score_reg_reg[2]/Q
                         net (fo=8, routed)           0.315     1.001    core/state_str/score_inst/Q[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I0_O)        0.099     1.100 f  core/state_str/score_inst/music_addr[18]_i_3/O
                         net (fo=2, routed)           0.394     1.494    music/music_addr_reg[0]_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.045     1.539 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          1.387     2.926    music/music_addr[18]_i_1_n_0
    SLICE_X58Y74         FDRE                                         r  music/music_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.821     1.986    music/clk
    SLICE_X58Y74         FDRE                                         r  music/music_addr_reg[15]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.173     2.159    
    SLICE_X58Y74         FDRE (Hold_fdre_C_CE)       -0.016     2.143    music/music_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 core/state_str/score_inst/score_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.272ns (11.487%)  route 2.096ns (88.513%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.556     0.558    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128     0.686 f  core/state_str/score_inst/score_reg_reg[2]/Q
                         net (fo=8, routed)           0.315     1.001    core/state_str/score_inst/Q[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I0_O)        0.099     1.100 f  core/state_str/score_inst/music_addr[18]_i_3/O
                         net (fo=2, routed)           0.394     1.494    music/music_addr_reg[0]_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.045     1.539 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          1.387     2.926    music/music_addr[18]_i_1_n_0
    SLICE_X58Y74         FDRE                                         r  music/music_addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.821     1.986    music/clk
    SLICE_X58Y74         FDRE                                         r  music/music_addr_reg[16]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.173     2.159    
    SLICE_X58Y74         FDRE (Hold_fdre_C_CE)       -0.016     2.143    music/music_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 core/state_str/score_inst/score_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.272ns (11.177%)  route 2.162ns (88.823%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.556     0.558    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128     0.686 f  core/state_str/score_inst/score_reg_reg[2]/Q
                         net (fo=8, routed)           0.315     1.001    core/state_str/score_inst/Q[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I0_O)        0.099     1.100 f  core/state_str/score_inst/music_addr[18]_i_3/O
                         net (fo=2, routed)           0.394     1.494    music/music_addr_reg[0]_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.045     1.539 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          1.453     2.991    music/music_addr[18]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  music/music_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.821     1.986    music/clk
    SLICE_X60Y74         FDRE                                         r  music/music_addr_reg[0]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.173     2.159    
    SLICE_X60Y74         FDRE (Hold_fdre_C_CE)       -0.016     2.143    music/music_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 core/state_str/score_inst/score_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.272ns (11.177%)  route 2.162ns (88.823%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.556     0.558    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128     0.686 f  core/state_str/score_inst/score_reg_reg[2]/Q
                         net (fo=8, routed)           0.315     1.001    core/state_str/score_inst/Q[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I0_O)        0.099     1.100 f  core/state_str/score_inst/music_addr[18]_i_3/O
                         net (fo=2, routed)           0.394     1.494    music/music_addr_reg[0]_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.045     1.539 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          1.453     2.991    music/music_addr[18]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  music/music_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.821     1.986    music/clk
    SLICE_X60Y74         FDRE                                         r  music/music_addr_reg[13]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.173     2.159    
    SLICE_X60Y74         FDRE (Hold_fdre_C_CE)       -0.016     2.143    music/music_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 core/state_str/score_inst/score_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.272ns (11.177%)  route 2.162ns (88.823%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.556     0.558    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128     0.686 f  core/state_str/score_inst/score_reg_reg[2]/Q
                         net (fo=8, routed)           0.315     1.001    core/state_str/score_inst/Q[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I0_O)        0.099     1.100 f  core/state_str/score_inst/music_addr[18]_i_3/O
                         net (fo=2, routed)           0.394     1.494    music/music_addr_reg[0]_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.045     1.539 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          1.453     2.991    music/music_addr[18]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  music/music_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.821     1.986    music/clk
    SLICE_X60Y74         FDRE                                         r  music/music_addr_reg[14]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.173     2.159    
    SLICE_X60Y74         FDRE (Hold_fdre_C_CE)       -0.016     2.143    music/music_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 core/state_str/score_inst/score_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.272ns (10.853%)  route 2.234ns (89.147%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.556     0.558    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128     0.686 f  core/state_str/score_inst/score_reg_reg[2]/Q
                         net (fo=8, routed)           0.315     1.001    core/state_str/score_inst/Q[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I0_O)        0.099     1.100 f  core/state_str/score_inst/music_addr[18]_i_3/O
                         net (fo=2, routed)           0.394     1.494    music/music_addr_reg[0]_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.045     1.539 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          1.525     3.064    music/music_addr[18]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  music/music_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.822     1.987    music/clk
    SLICE_X60Y73         FDRE                                         r  music/music_addr_reg[12]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.173     2.160    
    SLICE_X60Y73         FDRE (Hold_fdre_C_CE)       -0.016     2.144    music/music_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 core/state_str/score_inst/score_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/music_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_bclk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.272ns (10.853%)  route 2.234ns (89.147%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.556     0.558    core/state_str/score_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  core/state_str/score_inst/score_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.128     0.686 f  core/state_str/score_inst/score_reg_reg[2]/Q
                         net (fo=8, routed)           0.315     1.001    core/state_str/score_inst/Q[1]
    SLICE_X52Y114        LUT4 (Prop_lut4_I0_O)        0.099     1.100 f  core/state_str/score_inst/music_addr[18]_i_3/O
                         net (fo=2, routed)           0.394     1.494    music/music_addr_reg[0]_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I1_O)        0.045     1.539 r  music/music_addr[18]_i_1/O
                         net (fo=20, routed)          1.525     3.064    music/music_addr[18]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  music/music_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.822     1.987    music/clk
    SLICE_X60Y73         FDRE                                         r  music/music_addr_reg[1]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.173     2.160    
    SLICE_X60Y73         FDRE (Hold_fdre_C_CE)       -0.016     2.144    music/music_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.920    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_bclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/ctrl/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.942ns  (logic 4.392ns (49.120%)  route 4.550ns (50.880%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.614     1.616    core/ctrl/clk_out1
    SLICE_X58Y110        FDRE                                         r  core/ctrl/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.518     2.134 r  core/ctrl/game_state_reg_reg[0]/Q
                         net (fo=6, routed)           1.468     3.602    core/ctrl/game_state_reg_reg[0]_0
    SLICE_X56Y111        LUT2 (Prop_lut2_I0_O)        0.150     3.752 r  core/ctrl/LED_OBUF[0]_inst_i_1/O
                         net (fo=34, routed)          3.082     6.834    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.724    10.558 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.558    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/ctrl/game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 1.474ns (49.632%)  route 1.496ns (50.368%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.560     0.562    core/ctrl/clk_out1
    SLICE_X59Y110        FDRE                                         r  core/ctrl/game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.141     0.703 f  core/ctrl/game_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.522     1.225    core/ctrl/game_state_reg_reg[1]_0
    SLICE_X56Y111        LUT2 (Prop_lut2_I1_O)        0.046     1.271 r  core/ctrl/LED_OBUF[0]_inst_i_1/O
                         net (fo=34, routed)          0.974     2.245    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.287     3.532 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.532    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_bclk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SP/du_inst/dst_inst/H_CNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.269ns (46.190%)  route 4.973ns (53.810%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.619     1.621    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y146        FDRE (Prop_fdre_C_Q)         0.456     2.077 f  SP/du_inst/dst_inst/H_CNT_reg[8]/Q
                         net (fo=5, routed)           1.034     3.111    SP/du_inst/dst_inst/H_CNT_reg[8]
    SLICE_X68Y147        LUT3 (Prop_lut3_I1_O)        0.124     3.235 r  SP/du_inst/dst_inst/VGA_HS_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.319     3.553    SP/du_inst/dst_inst/VGA_HS_OBUF_inst_i_2_n_0
    SLICE_X68Y146        LUT6 (Prop_lut6_I4_O)        0.124     3.677 r  SP/du_inst/dst_inst/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.620     7.298    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    10.862 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000    10.862    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/dst_inst/V_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.580ns  (logic 4.462ns (52.006%)  route 4.118ns (47.994%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.620     1.622    SP/du_inst/dst_inst/clk_out2
    SLICE_X66Y149        FDRE                                         r  SP/du_inst/dst_inst/V_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDRE (Prop_fdre_C_Q)         0.478     2.100 f  SP/du_inst/dst_inst/V_CNT_reg[6]/Q
                         net (fo=7, routed)           0.709     2.809    SP/du_inst/dst_inst/V_CNT_reg[6]
    SLICE_X67Y148        LUT5 (Prop_lut5_I1_O)        0.295     3.104 r  SP/du_inst/dst_inst/VGA_VS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.619     3.723    SP/du_inst/dst_inst/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X66Y147        LUT5 (Prop_lut5_I0_O)        0.124     3.847 r  SP/du_inst/dst_inst/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.790     6.637    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    10.202 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.202    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.099ns  (logic 4.146ns (58.394%)  route 2.954ns (41.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.620     1.622    SP/du_inst/ddp_inst/clk_out2
    SLICE_X64Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y147        FDRE (Prop_fdre_C_Q)         0.419     2.041 r  SP/du_inst/ddp_inst/rgb_reg[11]/Q
                         net (fo=1, routed)           2.954     4.995    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.727     8.721 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.721    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 4.197ns (60.187%)  route 2.777ns (39.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.619     1.621    SP/du_inst/ddp_inst/clk_out2
    SLICE_X66Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y145        FDRE (Prop_fdre_C_Q)         0.478     2.099 r  SP/du_inst/ddp_inst/rgb_reg[9]/Q
                         net (fo=1, routed)           2.777     4.876    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.719     8.595 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.595    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 4.072ns (59.309%)  route 2.794ns (40.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.619     1.621    SP/du_inst/ddp_inst/clk_out2
    SLICE_X66Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y145        FDRE (Prop_fdre_C_Q)         0.518     2.139 r  SP/du_inst/ddp_inst/rgb_reg[8]/Q
                         net (fo=1, routed)           2.794     4.933    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554     8.486 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.486    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.861ns  (logic 4.146ns (60.424%)  route 2.715ns (39.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.619     1.621    SP/du_inst/ddp_inst/clk_out2
    SLICE_X67Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDRE (Prop_fdre_C_Q)         0.419     2.040 r  SP/du_inst/ddp_inst/rgb_reg[3]/Q
                         net (fo=1, routed)           2.715     4.755    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.727     8.482 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.482    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 3.979ns (59.137%)  route 2.750ns (40.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.619     1.621    SP/du_inst/ddp_inst/clk_out2
    SLICE_X67Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDRE (Prop_fdre_C_Q)         0.456     2.077 r  SP/du_inst/ddp_inst/rgb_reg[2]/Q
                         net (fo=1, routed)           2.750     4.827    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523     8.350 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.350    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 4.139ns (61.673%)  route 2.572ns (38.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.620     1.622    SP/du_inst/ddp_inst/clk_out2
    SLICE_X67Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y147        FDRE (Prop_fdre_C_Q)         0.419     2.041 r  SP/du_inst/ddp_inst/rgb_reg[5]/Q
                         net (fo=1, routed)           2.572     4.613    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.720     8.333 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.333    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.690ns  (logic 4.140ns (61.889%)  route 2.550ns (38.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.619     1.621    SP/du_inst/ddp_inst/clk_out2
    SLICE_X64Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y145        FDRE (Prop_fdre_C_Q)         0.419     2.040 r  SP/du_inst/ddp_inst/rgb_reg[7]/Q
                         net (fo=1, routed)           2.550     4.590    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.721     8.311 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.311    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.495ns  (logic 4.145ns (63.818%)  route 2.350ns (36.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     1.809    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.702     1.704    SP/du_inst/ddp_inst/clk_out2
    SLICE_X72Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y147        FDRE (Prop_fdre_C_Q)         0.419     2.123 r  SP/du_inst/ddp_inst/rgb_reg[1]/Q
                         net (fo=1, routed)           2.350     4.473    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.726     8.199 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.199    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.389ns (68.972%)  route 0.625ns (31.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.592     0.594    SP/du_inst/ddp_inst/clk_out2
    SLICE_X72Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y147        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  SP/du_inst/ddp_inst/rgb_reg[0]/Q
                         net (fo=1, routed)           0.625     1.359    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     2.607 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.607    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.377ns (65.932%)  route 0.712ns (34.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.565     0.567    SP/du_inst/ddp_inst/clk_out2
    SLICE_X64Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y147        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  SP/du_inst/ddp_inst/rgb_reg[10]/Q
                         net (fo=1, routed)           0.712     1.419    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     2.655 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.655    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.388ns (66.111%)  route 0.712ns (33.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.564     0.566    SP/du_inst/ddp_inst/clk_out2
    SLICE_X64Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y145        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  SP/du_inst/ddp_inst/rgb_reg[6]/Q
                         net (fo=1, routed)           0.712     1.418    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.665 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.665    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.434ns (68.377%)  route 0.663ns (31.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.592     0.594    SP/du_inst/ddp_inst/clk_out2
    SLICE_X72Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y147        FDRE (Prop_fdre_C_Q)         0.128     0.722 r  SP/du_inst/ddp_inst/rgb_reg[1]/Q
                         net (fo=1, routed)           0.663     1.385    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.306     2.691 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.691    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.380ns (64.185%)  route 0.770ns (35.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.565     0.567    SP/du_inst/ddp_inst/clk_out2
    SLICE_X67Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y147        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  SP/du_inst/ddp_inst/rgb_reg[4]/Q
                         net (fo=1, routed)           0.770     1.478    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     2.717 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.717    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.429ns (65.027%)  route 0.769ns (34.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.564     0.566    SP/du_inst/ddp_inst/clk_out2
    SLICE_X64Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y145        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  SP/du_inst/ddp_inst/rgb_reg[7]/Q
                         net (fo=1, routed)           0.769     1.462    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.301     2.764 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.764    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.427ns (63.970%)  route 0.804ns (36.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.565     0.567    SP/du_inst/ddp_inst/clk_out2
    SLICE_X67Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y147        FDRE (Prop_fdre_C_Q)         0.128     0.695 r  SP/du_inst/ddp_inst/rgb_reg[5]/Q
                         net (fo=1, routed)           0.804     1.499    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.299     2.798 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.798    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.365ns (60.707%)  route 0.884ns (39.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.564     0.566    SP/du_inst/ddp_inst/clk_out2
    SLICE_X67Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  SP/du_inst/ddp_inst/rgb_reg[2]/Q
                         net (fo=1, routed)           0.884     1.590    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.815 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.815    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.434ns (62.456%)  route 0.862ns (37.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.564     0.566    SP/du_inst/ddp_inst/clk_out2
    SLICE_X67Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  SP/du_inst/ddp_inst/rgb_reg[3]/Q
                         net (fo=1, routed)           0.862     1.556    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.306     2.862 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.862    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SP/du_inst/ddp_inst/rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.418ns (61.114%)  route 0.903ns (38.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.564     0.566    SP/du_inst/ddp_inst/clk_out2
    SLICE_X66Y145        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y145        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  SP/du_inst/ddp_inst/rgb_reg[8]/Q
                         net (fo=1, routed)           0.903     1.632    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.887 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.887    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_bclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bclk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_bclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bclk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_bclk fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.809     6.809    bclk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  bclk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    bclk/inst/clkfbout_bclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.002 f  bclk/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    bclk/inst/clkfbout_buf_bclk
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  bclk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bclk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_bclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bclk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.624     0.624    bclk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  bclk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    bclk/inst/clkfbout_bclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bclk/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    bclk/inst/clkfbout_buf_bclk
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  bclk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.725ns  (logic 5.712ns (28.960%)  route 14.012ns (71.040%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.613     5.216    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X61Y72         FDRE                                         r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     5.672 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=152, routed)         4.993    10.665    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.789 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    10.789    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_26_n_0
    SLICE_X61Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    11.006 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    11.006    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_12_n_0
    SLICE_X61Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    11.100 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4/O
                         net (fo=1, routed)           2.137    13.237    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_4_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.316    13.553 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.553    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X60Y56         MUXF7 (Prop_muxf7_I0_O)      0.241    13.794 r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           0.914    14.708    music/PWM_THE[6]
    SLICE_X59Y57         LUT4 (Prop_lut4_I2_O)        0.298    15.006 r  music/AUD_PWM0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.006    music/AUD_PWM0_carry_i_5_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.407 r  music/AUD_PWM0_carry/CO[3]
                         net (fo=1, routed)           5.968    21.375    AUD_PWM_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.565    24.940 r  AUD_PWM_OBUF_inst/O
                         net (fo=0)                   0.000    24.940    AUD_PWM
    A11                                                               r  AUD_PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_transmitter/clock_output_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_CLOCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 4.060ns (54.635%)  route 3.371ns (45.365%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.614     5.216    ps2_transmitter/clk
    SLICE_X58Y103        FDRE                                         r  ps2_transmitter/clock_output_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  ps2_transmitter/clock_output_oe_reg/Q
                         net (fo=2, routed)           3.371     9.105    USB_CLOCK_IOBUF_inst/T
    F4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.542    12.647 r  USB_CLOCK_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.647    USB_CLOCK
    F4                                                                r  USB_CLOCK (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_transmitter/clock_output_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_CLOCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 0.988ns (40.492%)  route 1.452ns (59.508%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.560     1.479    ps2_transmitter/clk
    SLICE_X58Y103        FDRE                                         r  ps2_transmitter/clock_output_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  ps2_transmitter/clock_output_oe_reg/Q
                         net (fo=2, routed)           1.452     3.095    USB_CLOCK_IOBUF_inst/T
    F4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.919 r  USB_CLOCK_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.919    USB_CLOCK
    F4                                                                r  USB_CLOCK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music/PWM_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.999ns  (logic 1.566ns (39.154%)  route 2.433ns (60.846%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.565     1.484    music/clk
    SLICE_X58Y57         FDRE                                         r  music/PWM_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  music/PWM_CNT_reg[6]/Q
                         net (fo=4, routed)           0.148     1.797    music/PWM_CNT_reg[6]
    SLICE_X59Y57         LUT4 (Prop_lut4_I3_O)        0.044     1.841 r  music/AUD_PWM0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.841    music/AUD_PWM0_carry_i_1_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.933 r  music/AUD_PWM0_carry/CO[3]
                         net (fo=1, routed)           2.285     4.217    AUD_PWM_OBUF
    A11                  OBUF (Prop_obuf_I_O)         1.266     5.483 r  AUD_PWM_OBUF_inst/O
                         net (fo=0)                   0.000     5.483    AUD_PWM
    A11                                                               r  AUD_PWM (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_bclk

Max Delay           416 Endpoints
Min Delay           416 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/current_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.974ns  (logic 1.657ns (12.771%)  route 11.317ns (87.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.889    12.974    SP/dcd_inst/SR[0]
    SLICE_X59Y143        FDRE                                         r  SP/dcd_inst/current_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.496     1.499    SP/dcd_inst/clk_out1
    SLICE_X59Y143        FDRE                                         r  SP/dcd_inst/current_state_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.974ns  (logic 1.657ns (12.771%)  route 11.317ns (87.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.889    12.974    SP/dcd_inst/SR[0]
    SLICE_X59Y143        FDRE                                         r  SP/dcd_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.496     1.499    SP/dcd_inst/clk_out1
    SLICE_X59Y143        FDRE                                         r  SP/dcd_inst/current_state_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.974ns  (logic 1.657ns (12.771%)  route 11.317ns (87.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.889    12.974    SP/dcd_inst/SR[0]
    SLICE_X59Y143        FDRE                                         r  SP/dcd_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.496     1.499    SP/dcd_inst/clk_out1
    SLICE_X59Y143        FDRE                                         r  SP/dcd_inst/current_state_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            core/state_str/change_block_inst/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.730ns  (logic 1.657ns (13.016%)  route 11.073ns (86.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.645    12.730    core/state_str/change_block_inst/SS[0]
    SLICE_X83Y119        FDRE                                         r  core/state_str/change_block_inst/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.586     1.589    core/state_str/change_block_inst/clk_out1
    SLICE_X83Y119        FDRE                                         r  core/state_str/change_block_inst/state_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            core/state_str/change_block_inst/lattice_temp_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.619ns  (logic 1.657ns (13.131%)  route 10.962ns (86.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.534    12.619    core/state_str/change_block_inst/SS[0]
    SLICE_X66Y114        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.494     1.497    core/state_str/change_block_inst/clk_out1
    SLICE_X66Y114        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[12]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            core/state_str/change_block_inst/lattice_temp_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.619ns  (logic 1.657ns (13.131%)  route 10.962ns (86.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.534    12.619    core/state_str/change_block_inst/SS[0]
    SLICE_X67Y114        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.494     1.497    core/state_str/change_block_inst/clk_out1
    SLICE_X67Y114        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[13]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            core/state_str/change_block_inst/lattice_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.619ns  (logic 1.657ns (13.131%)  route 10.962ns (86.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.534    12.619    core/state_str/change_block_inst/SS[0]
    SLICE_X67Y114        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.494     1.497    core/state_str/change_block_inst/clk_out1
    SLICE_X67Y114        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            core/state_str/score_inst/state_type_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.579ns  (logic 1.657ns (13.173%)  route 10.922ns (86.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.494    12.579    core/state_str/score_inst/SS[0]
    SLICE_X68Y114        FDRE                                         r  core/state_str/score_inst/state_type_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.494     1.497    core/state_str/score_inst/clk_out1
    SLICE_X68Y114        FDRE                                         r  core/state_str/score_inst/state_type_reg_reg[12]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            core/state_str/change_block_inst/lattice_temp_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.575ns  (logic 1.657ns (13.177%)  route 10.918ns (86.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.490    12.575    core/state_str/change_block_inst/SS[0]
    SLICE_X69Y114        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.494     1.497    core/state_str/change_block_inst/clk_out1
    SLICE_X69Y114        FDRE                                         r  core/state_str/change_block_inst/lattice_temp_reg[27]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            core/state_str/add_block_inst/state_type_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.546ns  (logic 1.657ns (13.207%)  route 10.889ns (86.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.461    12.546    core/state_str/add_block_inst/rstn
    SLICE_X69Y112        FDRE                                         r  core/state_str/add_block_inst/state_type_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.495     1.498    core/state_str/add_block_inst/clk_out1
    SLICE_X69Y112        FDRE                                         r  core/state_str/add_block_inst/state_type_temp_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/query_tmp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.317ns (19.749%)  route 1.286ns (80.251%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.151     1.426    SP/dcd_inst/rstn_IBUF
    SLICE_X59Y136        LUT4 (Prop_lut4_I3_O)        0.042     1.468 r  SP/dcd_inst/query_tmp[17]_i_1/O
                         net (fo=17, routed)          0.135     1.603    SP/dcd_inst/query_tmp[17]_i_1_n_0
    SLICE_X58Y137        FDRE                                         r  SP/dcd_inst/query_tmp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.828     0.830    SP/dcd_inst/clk_out1
    SLICE_X58Y137        FDRE                                         r  SP/dcd_inst/query_tmp_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/query_tmp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.317ns (19.749%)  route 1.286ns (80.251%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.151     1.426    SP/dcd_inst/rstn_IBUF
    SLICE_X59Y136        LUT4 (Prop_lut4_I3_O)        0.042     1.468 r  SP/dcd_inst/query_tmp[17]_i_1/O
                         net (fo=17, routed)          0.135     1.603    SP/dcd_inst/query_tmp[17]_i_1_n_0
    SLICE_X58Y137        FDRE                                         r  SP/dcd_inst/query_tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.828     0.830    SP/dcd_inst/clk_out1
    SLICE_X58Y137        FDRE                                         r  SP/dcd_inst/query_tmp_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/query_tmp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.317ns (19.034%)  route 1.347ns (80.966%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.151     1.426    SP/dcd_inst/rstn_IBUF
    SLICE_X59Y136        LUT4 (Prop_lut4_I3_O)        0.042     1.468 r  SP/dcd_inst/query_tmp[17]_i_1/O
                         net (fo=17, routed)          0.196     1.663    SP/dcd_inst/query_tmp[17]_i_1_n_0
    SLICE_X59Y137        FDRE                                         r  SP/dcd_inst/query_tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.828     0.830    SP/dcd_inst/clk_out1
    SLICE_X59Y137        FDRE                                         r  SP/dcd_inst/query_tmp_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/query_tmp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.668ns  (logic 0.317ns (18.982%)  route 1.351ns (81.018%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.151     1.426    SP/dcd_inst/rstn_IBUF
    SLICE_X59Y136        LUT4 (Prop_lut4_I3_O)        0.042     1.468 r  SP/dcd_inst/query_tmp[17]_i_1/O
                         net (fo=17, routed)          0.200     1.668    SP/dcd_inst/query_tmp[17]_i_1_n_0
    SLICE_X58Y138        FDRE                                         r  SP/dcd_inst/query_tmp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     0.832    SP/dcd_inst/clk_out1
    SLICE_X58Y138        FDRE                                         r  SP/dcd_inst/query_tmp_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/query_tmp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.668ns  (logic 0.317ns (18.982%)  route 1.351ns (81.018%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.151     1.426    SP/dcd_inst/rstn_IBUF
    SLICE_X59Y136        LUT4 (Prop_lut4_I3_O)        0.042     1.468 r  SP/dcd_inst/query_tmp[17]_i_1/O
                         net (fo=17, routed)          0.200     1.668    SP/dcd_inst/query_tmp[17]_i_1_n_0
    SLICE_X58Y138        FDRE                                         r  SP/dcd_inst/query_tmp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     0.832    SP/dcd_inst/clk_out1
    SLICE_X58Y138        FDRE                                         r  SP/dcd_inst/query_tmp_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/query_tmp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.317ns (18.335%)  route 1.410ns (81.665%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.151     1.426    SP/dcd_inst/rstn_IBUF
    SLICE_X59Y136        LUT4 (Prop_lut4_I3_O)        0.042     1.468 r  SP/dcd_inst/query_tmp[17]_i_1/O
                         net (fo=17, routed)          0.259     1.727    SP/dcd_inst/query_tmp[17]_i_1_n_0
    SLICE_X57Y137        FDRE                                         r  SP/dcd_inst/query_tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.827     0.829    SP/dcd_inst/clk_out1
    SLICE_X57Y137        FDRE                                         r  SP/dcd_inst/query_tmp_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/query_tmp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.317ns (18.335%)  route 1.410ns (81.665%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.151     1.426    SP/dcd_inst/rstn_IBUF
    SLICE_X59Y136        LUT4 (Prop_lut4_I3_O)        0.042     1.468 r  SP/dcd_inst/query_tmp[17]_i_1/O
                         net (fo=17, routed)          0.259     1.727    SP/dcd_inst/query_tmp[17]_i_1_n_0
    SLICE_X57Y137        FDRE                                         r  SP/dcd_inst/query_tmp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.827     0.829    SP/dcd_inst/clk_out1
    SLICE_X57Y137        FDRE                                         r  SP/dcd_inst/query_tmp_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/query_tmp_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.317ns (17.769%)  route 1.465ns (82.231%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.151     1.426    SP/dcd_inst/rstn_IBUF
    SLICE_X59Y136        LUT4 (Prop_lut4_I3_O)        0.042     1.468 r  SP/dcd_inst/query_tmp[17]_i_1/O
                         net (fo=17, routed)          0.314     1.782    SP/dcd_inst/query_tmp[17]_i_1_n_0
    SLICE_X57Y139        FDRE                                         r  SP/dcd_inst/query_tmp_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.829     0.831    SP/dcd_inst/clk_out1
    SLICE_X57Y139        FDRE                                         r  SP/dcd_inst/query_tmp_reg[13]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/query_tmp_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.317ns (17.769%)  route 1.465ns (82.231%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.151     1.426    SP/dcd_inst/rstn_IBUF
    SLICE_X59Y136        LUT4 (Prop_lut4_I3_O)        0.042     1.468 r  SP/dcd_inst/query_tmp[17]_i_1/O
                         net (fo=17, routed)          0.314     1.782    SP/dcd_inst/query_tmp[17]_i_1_n_0
    SLICE_X57Y139        FDRE                                         r  SP/dcd_inst/query_tmp_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.829     0.831    SP/dcd_inst/clk_out1
    SLICE_X57Y139        FDRE                                         r  SP/dcd_inst/query_tmp_reg[14]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/dcd_inst/query_tmp_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_bclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.317ns (17.663%)  route 1.476ns (82.337%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.151     1.426    SP/dcd_inst/rstn_IBUF
    SLICE_X59Y136        LUT4 (Prop_lut4_I3_O)        0.042     1.468 r  SP/dcd_inst/query_tmp[17]_i_1/O
                         net (fo=17, routed)          0.325     1.792    SP/dcd_inst/query_tmp[17]_i_1_n_0
    SLICE_X57Y140        FDRE                                         r  SP/dcd_inst/query_tmp_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out1_bclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     0.831    SP/dcd_inst/clk_out1
    SLICE_X57Y140        FDRE                                         r  SP/dcd_inst/query_tmp_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_bclk

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/ddp_inst/rgb_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.253ns  (logic 1.657ns (12.503%)  route 11.596ns (87.497%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         6.168    13.253    SP/du_inst/ddp_inst/SR[0]
    SLICE_X72Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.583     1.586    SP/du_inst/ddp_inst/clk_out2
    SLICE_X72Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/ddp_inst/rgb_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.253ns  (logic 1.657ns (12.503%)  route 11.596ns (87.497%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         6.168    13.253    SP/du_inst/ddp_inst/SR[0]
    SLICE_X72Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.583     1.586    SP/du_inst/ddp_inst/clk_out2
    SLICE_X72Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/ddp_inst/rgb_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.130ns  (logic 1.657ns (12.620%)  route 11.473ns (87.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         6.045    13.130    SP/du_inst/ddp_inst/SR[0]
    SLICE_X64Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.500     1.503    SP/du_inst/ddp_inst/clk_out2
    SLICE_X64Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/ddp_inst/rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.130ns  (logic 1.657ns (12.620%)  route 11.473ns (87.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         6.045    13.130    SP/du_inst/ddp_inst/SR[0]
    SLICE_X64Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.500     1.503    SP/du_inst/ddp_inst/clk_out2
    SLICE_X64Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/ddp_inst/raddr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.053ns  (logic 1.657ns (12.695%)  route 11.396ns (87.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.967    13.053    SP/du_inst/ddp_inst/SR[0]
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.497     1.500    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/ddp_inst/raddr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.053ns  (logic 1.657ns (12.695%)  route 11.396ns (87.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.967    13.053    SP/du_inst/ddp_inst/SR[0]
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.497     1.500    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/ddp_inst/raddr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.053ns  (logic 1.657ns (12.695%)  route 11.396ns (87.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.967    13.053    SP/du_inst/ddp_inst/SR[0]
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.497     1.500    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/ddp_inst/raddr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.053ns  (logic 1.657ns (12.695%)  route 11.396ns (87.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.967    13.053    SP/du_inst/ddp_inst/SR[0]
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.497     1.500    SP/du_inst/ddp_inst/clk_out2
    SLICE_X59Y147        FDRE                                         r  SP/du_inst/ddp_inst/raddr_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/ddp_inst/rgb_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.994ns  (logic 1.657ns (12.753%)  route 11.337ns (87.247%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.908    12.994    SP/du_inst/ddp_inst/SR[0]
    SLICE_X67Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.500     1.503    SP/du_inst/ddp_inst/clk_out2
    SLICE_X67Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/ddp_inst/rgb_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.994ns  (logic 1.657ns (12.753%)  route 11.337ns (87.247%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         5.908    12.994    SP/du_inst/ddp_inst/SR[0]
    SLICE_X67Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.683     1.683    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          1.500     1.503    SP/du_inst/ddp_inst/clk_out2
    SLICE_X67Y147        FDRE                                         r  SP/du_inst/ddp_inst/rgb_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.114ns  (logic 0.320ns (15.115%)  route 1.795ns (84.885%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.599     1.874    SP/du_inst/dst_inst/rstn_IBUF
    SLICE_X68Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  SP/du_inst/dst_inst/H_CNT[10]_i_1/O
                         net (fo=11, routed)          0.195     2.114    SP/du_inst/dst_inst/H_CNT[10]_i_1_n_0
    SLICE_X69Y147        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.837     0.839    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y147        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.119ns  (logic 0.320ns (15.084%)  route 1.799ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.599     1.874    SP/du_inst/dst_inst/rstn_IBUF
    SLICE_X68Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  SP/du_inst/dst_inst/H_CNT[10]_i_1/O
                         net (fo=11, routed)          0.200     2.119    SP/du_inst/dst_inst/H_CNT[10]_i_1_n_0
    SLICE_X68Y147        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.837     0.839    SP/du_inst/dst_inst/clk_out2
    SLICE_X68Y147        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.320ns (15.077%)  route 1.800ns (84.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.599     1.874    SP/du_inst/dst_inst/rstn_IBUF
    SLICE_X68Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  SP/du_inst/dst_inst/H_CNT[10]_i_1/O
                         net (fo=11, routed)          0.201     2.120    SP/du_inst/dst_inst/H_CNT[10]_i_1_n_0
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.320ns (15.077%)  route 1.800ns (84.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.599     1.874    SP/du_inst/dst_inst/rstn_IBUF
    SLICE_X68Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  SP/du_inst/dst_inst/H_CNT[10]_i_1/O
                         net (fo=11, routed)          0.201     2.120    SP/du_inst/dst_inst/H_CNT[10]_i_1_n_0
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.320ns (15.077%)  route 1.800ns (84.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.599     1.874    SP/du_inst/dst_inst/rstn_IBUF
    SLICE_X68Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  SP/du_inst/dst_inst/H_CNT[10]_i_1/O
                         net (fo=11, routed)          0.201     2.120    SP/du_inst/dst_inst/H_CNT[10]_i_1_n_0
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.320ns (15.077%)  route 1.800ns (84.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.599     1.874    SP/du_inst/dst_inst/rstn_IBUF
    SLICE_X68Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  SP/du_inst/dst_inst/H_CNT[10]_i_1/O
                         net (fo=11, routed)          0.201     2.120    SP/du_inst/dst_inst/H_CNT[10]_i_1_n_0
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.120ns  (logic 0.320ns (15.077%)  route 1.800ns (84.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.599     1.874    SP/du_inst/dst_inst/rstn_IBUF
    SLICE_X68Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  SP/du_inst/dst_inst/H_CNT[10]_i_1/O
                         net (fo=11, routed)          0.201     2.120    SP/du_inst/dst_inst/H_CNT[10]_i_1_n_0
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X69Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.124ns  (logic 0.320ns (15.046%)  route 1.804ns (84.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.599     1.874    SP/du_inst/dst_inst/rstn_IBUF
    SLICE_X68Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  SP/du_inst/dst_inst/H_CNT[10]_i_1/O
                         net (fo=11, routed)          0.205     2.124    SP/du_inst/dst_inst/H_CNT[10]_i_1_n_0
    SLICE_X68Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X68Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.128ns  (logic 0.320ns (15.017%)  route 1.809ns (84.983%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.599     1.874    SP/du_inst/dst_inst/rstn_IBUF
    SLICE_X68Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  SP/du_inst/dst_inst/H_CNT[10]_i_1/O
                         net (fo=11, routed)          0.209     2.128    SP/du_inst/dst_inst/H_CNT[10]_i_1_n_0
    SLICE_X70Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X70Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SP/du_inst/dst_inst/H_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.128ns  (logic 0.320ns (15.017%)  route 1.809ns (84.983%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          1.599     1.874    SP/du_inst/dst_inst/rstn_IBUF
    SLICE_X68Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.919 r  SP/du_inst/dst_inst/H_CNT[10]_i_1/O
                         net (fo=11, routed)          0.209     2.128    SP/du_inst/dst_inst/H_CNT[10]_i_1_n_0
    SLICE_X70Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.898     0.898    bclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  bclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    bclk/inst/clk_out2_bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bclk/inst/clkout2_buf/O
                         net (fo=68, routed)          0.836     0.837    SP/du_inst/dst_inst/clk_out2
    SLICE_X70Y146        FDRE                                         r  SP/du_inst/dst_inst/H_CNT_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/PWM_CNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.693ns  (logic 1.657ns (14.171%)  route 10.036ns (85.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         4.608    11.693    music/SR[0]
    SLICE_X58Y57         FDRE                                         r  music/PWM_CNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.508     4.931    music/clk
    SLICE_X58Y57         FDRE                                         r  music/PWM_CNT_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/PWM_CNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.693ns  (logic 1.657ns (14.171%)  route 10.036ns (85.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         4.608    11.693    music/SR[0]
    SLICE_X58Y57         FDRE                                         r  music/PWM_CNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.508     4.931    music/clk
    SLICE_X58Y57         FDRE                                         r  music/PWM_CNT_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/PWM_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.414ns  (logic 1.657ns (14.518%)  route 9.756ns (85.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         4.328    11.414    music/SR[0]
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.508     4.931    music/clk
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/PWM_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.414ns  (logic 1.657ns (14.518%)  route 9.756ns (85.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         4.328    11.414    music/SR[0]
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.508     4.931    music/clk
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/PWM_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.414ns  (logic 1.657ns (14.518%)  route 9.756ns (85.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         4.328    11.414    music/SR[0]
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.508     4.931    music/clk
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/PWM_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.414ns  (logic 1.657ns (14.518%)  route 9.756ns (85.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         4.328    11.414    music/SR[0]
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.508     4.931    music/clk
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/PWM_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.414ns  (logic 1.657ns (14.518%)  route 9.756ns (85.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         4.328    11.414    music/SR[0]
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.508     4.931    music/clk
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/PWM_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.414ns  (logic 1.657ns (14.518%)  route 9.756ns (85.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         4.328    11.414    music/SR[0]
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.508     4.931    music/clk
    SLICE_X58Y58         FDRE                                         r  music/PWM_CNT_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_253_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.100ns  (logic 1.657ns (14.928%)  route 9.443ns (85.072%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         4.015    11.100    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_4
    SLICE_X60Y65         FDCE                                         r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_253_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.503     4.926    music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X60Y65         FDCE                                         r  music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/music/mROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_253_cooolDelFlop/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/music_addr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.753ns  (logic 1.657ns (15.410%)  route 9.096ns (84.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          5.428     6.935    core/state_str/add_block_inst/rstn_IBUF
    SLICE_X52Y111        LUT1 (Prop_lut1_I0_O)        0.150     7.085 r  core/state_str/add_block_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=345, routed)         3.668    10.753    music/SR[0]
    SLICE_X58Y75         FDRE                                         r  music/music_addr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         1.492     4.915    music/clk
    SLICE_X58Y75         FDRE                                         r  music/music_addr_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_CLOCK
                            (input port)
  Destination:            ps2_transmitter/clock_in_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.240ns (18.218%)  route 1.076ns (81.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  USB_CLOCK (INOUT)
                         net (fo=1, unset)            0.000     0.000    USB_CLOCK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  USB_CLOCK_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.076     1.316    ps2_transmitter/D[0]
    SLICE_X63Y109        FDRE                                         r  ps2_transmitter/clock_in_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.831     1.997    ps2_transmitter/clk
    SLICE_X63Y109        FDRE                                         r  ps2_transmitter/clock_in_delay_reg[0]/C

Slack:                    inf
  Source:                 USB_DATA
                            (input port)
  Destination:            ps2_transmitter/data_in_buf_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.261ns (17.444%)  route 1.234ns (82.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  USB_DATA (INOUT)
                         net (fo=0)                   0.000     0.000    USB_DATA
    B2                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  USB_DATA_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.494    ps2_transmitter/USB_DATA_IBUF
    SLICE_X60Y106        SRL16E                                       r  ps2_transmitter/data_in_buf_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.831     1.996    ps2_transmitter/clk
    SLICE_X60Y106        SRL16E                                       r  ps2_transmitter/data_in_buf_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            key/next_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.618ns  (logic 0.320ns (12.208%)  route 2.298ns (87.792%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=19, routed)          2.298     2.573    key/rstn_IBUF
    SLICE_X58Y107        LUT5 (Prop_lut5_I4_O)        0.045     2.618 r  key/next_state_i_1/O
                         net (fo=1, routed)           0.000     2.618    key/next_state_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  key/next_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.830     1.995    key/clk
    SLICE_X58Y107        FDRE                                         r  key/next_state_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/music_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.972ns  (logic 0.320ns (10.753%)  route 2.653ns (89.247%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          2.418     2.693    music/rstn_IBUF
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.045     2.738 r  music/music_cnt[0]_i_1/O
                         net (fo=16, routed)          0.234     2.972    music/music_cnt[0]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  music/music_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.826     1.991    music/clk
    SLICE_X53Y110        FDRE                                         r  music/music_cnt_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/music_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.972ns  (logic 0.320ns (10.753%)  route 2.653ns (89.247%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          2.418     2.693    music/rstn_IBUF
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.045     2.738 r  music/music_cnt[0]_i_1/O
                         net (fo=16, routed)          0.234     2.972    music/music_cnt[0]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  music/music_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.826     1.991    music/clk
    SLICE_X53Y110        FDRE                                         r  music/music_cnt_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/music_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.972ns  (logic 0.320ns (10.753%)  route 2.653ns (89.247%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          2.418     2.693    music/rstn_IBUF
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.045     2.738 r  music/music_cnt[0]_i_1/O
                         net (fo=16, routed)          0.234     2.972    music/music_cnt[0]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  music/music_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.826     1.991    music/clk
    SLICE_X53Y110        FDRE                                         r  music/music_cnt_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/music_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.972ns  (logic 0.320ns (10.753%)  route 2.653ns (89.247%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          2.418     2.693    music/rstn_IBUF
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.045     2.738 r  music/music_cnt[0]_i_1/O
                         net (fo=16, routed)          0.234     2.972    music/music_cnt[0]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  music/music_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.826     1.991    music/clk
    SLICE_X53Y110        FDRE                                         r  music/music_cnt_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/music_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.045ns  (logic 0.320ns (10.494%)  route 2.726ns (89.506%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          2.418     2.693    music/rstn_IBUF
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.045     2.738 r  music/music_cnt[0]_i_1/O
                         net (fo=16, routed)          0.308     3.045    music/music_cnt[0]_i_1_n_0
    SLICE_X53Y111        FDRE                                         r  music/music_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.826     1.991    music/clk
    SLICE_X53Y111        FDRE                                         r  music/music_cnt_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/music_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.045ns  (logic 0.320ns (10.494%)  route 2.726ns (89.506%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          2.418     2.693    music/rstn_IBUF
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.045     2.738 r  music/music_cnt[0]_i_1/O
                         net (fo=16, routed)          0.308     3.045    music/music_cnt[0]_i_1_n_0
    SLICE_X53Y111        FDRE                                         r  music/music_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.826     1.991    music/clk
    SLICE_X53Y111        FDRE                                         r  music/music_cnt_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            music/music_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.045ns  (logic 0.320ns (10.494%)  route 2.726ns (89.506%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=19, routed)          2.418     2.693    music/rstn_IBUF
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.045     2.738 r  music/music_cnt[0]_i_1/O
                         net (fo=16, routed)          0.308     3.045    music/music_cnt[0]_i_1_n_0
    SLICE_X53Y111        FDRE                                         r  music/music_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=345, routed)         0.826     1.991    music/clk
    SLICE_X53Y111        FDRE                                         r  music/music_cnt_reg[6]/C





