# clk_0
# cpu_0
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) cpu_0.sdc]
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) cpu_0.ocp]
# sysid
# jtag_uart_0
# sdram_0
# timer_0
# button_pio
# sram_0
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) sram_0.v]
# video_pixel_buffer_dma_0
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_pixel_buffer_dma_0.v]
# video_clipper_0
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_clipper_0.v]
# video_rgb_resampler_0
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_rgb_resampler_0.v]
# clk_1
# video_dual_clock_buffer_0
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_dual_clock_buffer_0.v]
# video_scaler_0
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_scaler_0.v]
# video_vga_controller_0
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Audio_Video/Video/altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_vga_controller_0.v]
# Altera_UP_SD_Card_Avalon_Interface_0
set_global_assignment -name TCL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_hw.tcl]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd]
set_global_assignment -name QIP_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.qip]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(ip_rootpath) University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) Altera_UP_SD_Card_Avalon_Interface_0.vhd]
# cpu_0_2d_interface25_inst
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) Lab2Test/2d_interface_hw.tcl]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) Lab2Test/2d_interface.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) Lab2Test/1d_idct.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) cpu_0_2d_interface25_inst.vhd]
# cpu_1
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) cpu_1.sdc]
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) cpu_1.ocp]
# cpu_1_2d_interface25_inst
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) cpu_1_2d_interface25_inst.vhd]
# timer_1
# mailbox_0
# mailbox_1
# jtag_uart_1
# cpu_0_ycbcr_to_rgb2_inst
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ycbcr_to_rgb_hw.tcl]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) ycbcr_to_rgb.vhd]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) cpu_0_ycbcr_to_rgb2_inst.vhd]
# cpu_1_ycbcr_to_rgb2_inst
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) cpu_1_ycbcr_to_rgb2_inst.vhd]
# null
set_global_assignment -name SOPC_BUILDER_SIGNATURE_ID 60A44C53E4540000014C5CE1EFB7 
 