<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml system_top.twx system_top.ncd -o
system_top.twr system_top.pcf

</twCmdLine><twDesign>system_top.ncd</twDesign><twDesignPath>system_top.ncd</twDesignPath><twPCF>system_top.pcf</twPCF><twPcfPath>system_top.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg400"><twDevName>xc7z010</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRELIMINARY 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_timing = PERIOD TIMEGRP &quot;clk_timing&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_timing = PERIOD TIMEGRP &quot;clk_timing&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="pll/mmcm_adv_inst/CLKIN1" logResource="pll/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="pll/clkin1"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="pll/mmcm_adv_inst/CLKIN1" logResource="pll/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="pll/clkin1"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="6.751" period="8.000" constraintValue="8.000" deviceLimit="1.249" freqLimit="800.641" physResource="pll/mmcm_adv_inst/CLKIN1" logResource="pll/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y1.CLKIN1" clockNet="pll/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_camera_clk_timing = PERIOD TIMEGRP &quot;camera_clk_timing&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>2098786</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6149</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.594</twMinPer></twConstHead><twPathRptBanner iPaths="1943" iCriticalPaths="0" sType="EndPoint">Paths for end point ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X0Y18.DIADI0), 1943 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.406</twSlack><twSrc BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>12.551</twTotPathDel><twClkSkew dest = "0.148" src = "0.156">0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X0Y15.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y15.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>dina_3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>dina_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y18.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>4.880</twLogDel><twRouteDel>7.671</twRouteDel><twTotDel>12.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.406</twSlack><twSrc BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>12.551</twTotPathDel><twClkSkew dest = "0.148" src = "0.156">0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X0Y15.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y15.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>dina_3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>dina_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y18.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>4.880</twLogDel><twRouteDel>7.671</twRouteDel><twTotDel>12.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.702</twSlack><twSrc BELType="RAM">ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>12.103</twTotPathDel><twClkSkew dest = "1.160" src = "1.320">0.160</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X0Y0.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y0.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y1.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y1.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22392z6</twComp><twBEL>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>doutb_1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix22392z59170</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>dina_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y18.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>4.963</twLogDel><twRouteDel>7.140</twRouteDel><twTotDel>12.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1943" iCriticalPaths="0" sType="EndPoint">Paths for end point ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X0Y18.DIADI1), 1943 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.406</twSlack><twSrc BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>12.551</twTotPathDel><twClkSkew dest = "0.148" src = "0.156">0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X0Y15.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y15.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>dina_3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>dina_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y18.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>4.880</twLogDel><twRouteDel>7.671</twRouteDel><twTotDel>12.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.406</twSlack><twSrc BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>12.551</twTotPathDel><twClkSkew dest = "0.148" src = "0.156">0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X0Y15.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y15.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>dina_3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>dina_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y18.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>4.880</twLogDel><twRouteDel>7.671</twRouteDel><twTotDel>12.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.702</twSlack><twSrc BELType="RAM">ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>12.103</twTotPathDel><twClkSkew dest = "1.160" src = "1.320">0.160</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X0Y0.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y0.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y1.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y1.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22392z6</twComp><twBEL>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>doutb_1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix22392z59170</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y18.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>dina_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y18.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>4.963</twLogDel><twRouteDel>7.140</twRouteDel><twTotDel>12.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1943" iCriticalPaths="0" sType="EndPoint">Paths for end point ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X0Y17.DIADI0), 1943 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.486</twSlack><twSrc BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twTotPathDel>12.468</twTotPathDel><twClkSkew dest = "0.145" src = "0.156">0.011</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X0Y15.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y15.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>dina_3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y17.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>dina_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y17.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twLogDel>4.880</twLogDel><twRouteDel>7.588</twRouteDel><twTotDel>12.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.486</twSlack><twSrc BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twTotPathDel>12.468</twTotPathDel><twClkSkew dest = "0.145" src = "0.156">0.011</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X0Y15.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y15.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y16.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.183</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z6</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>dina_3&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix22390z59170</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y17.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>dina_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y17.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twLogDel>4.880</twLogDel><twRouteDel>7.588</twRouteDel><twTotDel>12.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>27.782</twSlack><twSrc BELType="RAM">ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="RAM">ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twTotPathDel>12.020</twTotPathDel><twClkSkew dest = "1.157" src = "1.320">0.163</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='RAM'>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X0Y0.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y0.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y1.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y1.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22392z6</twComp><twBEL>ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>doutb_1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx39053z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix22392z59170</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx22390z1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y31.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9_add8_16_muxcy_7</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_9(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y27.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(7)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/ix25233z15295</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11_add8_26_muxcy_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/z_out_11(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z5410</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/nx9374z3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix9374z1313</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y17.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>dina_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y17.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twLogDel>4.963</twLogDel><twRouteDel>7.057</twRouteDel><twTotDel>12.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_camera_clk_timing = PERIOD TIMEGRP &quot;camera_clk_timing&quot; 25 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X1Y9.ADDRARDADDRL15), 2 paths
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7)</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.867" src = "0.558">-0.309</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7)</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y50.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx57164z2</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7)</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y9.ADDRARDADDRL15</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>addr_3_catC&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y9.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.180</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>0.3</twPctLog><twPctRoute>99.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7)</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.867" src = "0.558">-0.309</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7)</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y50.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/nx57164z2</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(7)</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y9.ADDRARDADDRL15</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>addr_3_catC&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y9.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.180</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.313</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>0.3</twPctLog><twPctRoute>99.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X1Y9.ADDRARDADDRU9), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(1)</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twTotPathDel>0.324</twTotPathDel><twClkSkew dest = "0.867" src = "0.558">-0.309</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(1)</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>addr_3_catC&lt;11&gt;</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/reg_reg_copy_y_acc_8_psp_cse(1)</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y9.ADDRARDADDRU9</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twFalling">0.366</twDelInfo><twComp>addr_3_catC&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y9.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>-13.0</twPctLog><twPctRoute>113.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(1) (SLICE_X28Y52.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(1)</twSrc><twDest BELType="FF">trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(1)</twDest><twTotPathDel>0.282</twTotPathDel><twClkSkew dest = "0.830" src = "0.563">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(1)</twSrc><twDest BELType='FF'>trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(1)</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/image_copy_2_x_1_sva_1(1)</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva_1(1)</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.194</twDelInfo><twComp>trans_ond/Main_Trans_Ond_Opt_core_inst/image_copy_2_x_1_sva_1(1)</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>addr_3_catC&lt;3&gt;</twComp><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/Main_Trans_Ond_Opt_core_fsm_inst/ix41389z1570</twBEL><twBEL>trans_ond/Main_Trans_Ond_Opt_core_inst/reg_image_copy_2_x_1_sva(1)</twBEL></twPathDel><twLogDel>0.088</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_camera_clk_timing = PERIOD TIMEGRP &quot;camera_clk_timing&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA" slack="37.859" period="40.000" constraintValue="40.000" deviceLimit="2.141" freqLimit="467.071" physResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL" logResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL" locationPin="RAMB36_X1Y19.CLKARDCLKL" clockNet="CAMERA_PCLK_BUFGP"/><twPinLimit anchorID="41" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_CAS_WF_NC)" slack="37.859" period="40.000" constraintValue="40.000" deviceLimit="2.141" freqLimit="467.071" physResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU" logResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU" locationPin="RAMB36_X1Y19.CLKARDCLKU" clockNet="CAMERA_PCLK_BUFGP"/><twPinLimit anchorID="42" type="MINPERIOD" name="Trper_CLKA" slack="37.859" period="40.000" constraintValue="40.000" deviceLimit="2.141" freqLimit="467.071" physResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL" logResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL" locationPin="RAMB36_X2Y19.CLKARDCLKL" clockNet="CAMERA_PCLK_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clk_timing * 0.192 HIGH 50%;</twConstName><twItemCnt>13120</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>964</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.414</twMinPer></twConstHead><twPathRptBanner iPaths="254" iCriticalPaths="0" sType="EndPoint">Paths for end point vga/Maddsub_n00811_0 (SLICE_X31Y72.B4), 254 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.252</twSlack><twSrc BELType="FF">vga/Vcnt_8</twSrc><twDest BELType="FF">vga/Maddsub_n00811_0</twDest><twTotPathDel>5.245</twTotPathDel><twClkSkew dest = "0.550" src = "0.605">0.055</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga/Vcnt_8</twSrc><twDest BELType='FF'>vga/Maddsub_n00811_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X35Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>SLICE_X35Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>vga/Vcnt&lt;9&gt;</twComp><twBEL>vga/Vcnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>vga/Vcnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twComp><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_lut&lt;1&gt;</twBEL><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga/GND_46_o_Vcnt[31]_LessThan_22_o</twComp><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>vga/GND_46_o_Vcnt[31]_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>vga/coord_y&lt;3&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_lut&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N145</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>vga/Maddsub_n00811_0</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11</twBEL><twBEL>vga/Maddsub_n0081_Madd_xor&lt;16&gt;</twBEL><twBEL>vga/Maddsub_n00811_0</twBEL></twPathDel><twLogDel>2.213</twLogDel><twRouteDel>3.032</twRouteDel><twTotDel>5.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_VGA</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.423</twSlack><twSrc BELType="FF">vga/Vcnt_8</twSrc><twDest BELType="FF">vga/Maddsub_n00811_0</twDest><twTotPathDel>5.074</twTotPathDel><twClkSkew dest = "0.550" src = "0.605">0.055</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga/Vcnt_8</twSrc><twDest BELType='FF'>vga/Maddsub_n00811_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X35Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>SLICE_X35Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>vga/Vcnt&lt;9&gt;</twComp><twBEL>vga/Vcnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>vga/Vcnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twComp><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_lut&lt;1&gt;</twBEL><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga/GND_46_o_Vcnt[31]_LessThan_22_o</twComp><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>vga/GND_46_o_Vcnt[31]_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>vga/coord_y&lt;3&gt;</twComp><twBEL>vga/Mmux_int_y41</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>vga/int_y&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N145</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>vga/Maddsub_n00811_0</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11</twBEL><twBEL>vga/Maddsub_n0081_Madd_xor&lt;16&gt;</twBEL><twBEL>vga/Maddsub_n00811_0</twBEL></twPathDel><twLogDel>2.057</twLogDel><twRouteDel>3.017</twRouteDel><twTotDel>5.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_VGA</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.454</twSlack><twSrc BELType="FF">vga/Vcnt_0</twSrc><twDest BELType="FF">vga/Maddsub_n00811_0</twDest><twTotPathDel>5.040</twTotPathDel><twClkSkew dest = "0.550" src = "0.608">0.058</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga/Vcnt_0</twSrc><twDest BELType='FF'>vga/Maddsub_n00811_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X35Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>SLICE_X35Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>vga/Vcnt&lt;3&gt;</twComp><twBEL>vga/Vcnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>vga/Vcnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_lut&lt;0&gt;</twBEL><twBEL>vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga/activeArea</twComp><twBEL>vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>vga/Vcnt[31]_GND_46_o_LessThan_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>vga/coord_y&lt;3&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_lut&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N145</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>vga/Maddsub_n00811_0</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11</twBEL><twBEL>vga/Maddsub_n0081_Madd_xor&lt;16&gt;</twBEL><twBEL>vga/Maddsub_n00811_0</twBEL></twPathDel><twLogDel>2.188</twLogDel><twRouteDel>2.852</twRouteDel><twTotDel>5.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_VGA</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point mux/data_q_11 (SLICE_X34Y67.C1), 18 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.329</twSlack><twSrc BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="FF">mux/data_q_11</twDest><twTotPathDel>5.126</twTotPathDel><twClkSkew dest = "0.556" src = "0.653">0.097</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='FF'>mux/data_q_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y18.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>RAMB36_X1Y18.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y19.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y19.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>doutb_3&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mux/data_q&lt;14&gt;</twComp><twBEL>data_VGA&lt;0&gt;1</twBEL><twBEL>mux/data_q_11</twBEL></twPathDel><twLogDel>2.702</twLogDel><twRouteDel>2.424</twRouteDel><twTotDel>5.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_VGA</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.329</twSlack><twSrc BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType="FF">mux/data_q_11</twDest><twTotPathDel>5.126</twTotPathDel><twClkSkew dest = "0.556" src = "0.653">0.097</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twSrc><twDest BELType='FF'>mux/data_q_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y18.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>RAMB36_X1Y18.CASCADEOUTB</twSite><twDelType>Trcko_CASCOUT</twDelType><twDelInfo twEdge="twRising">2.259</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y19.CASCADEINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelatb_tmp</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y19.DOBDO0</twSite><twDelType>Trdo_CASCINDO</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>doutb_3&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mux/data_q&lt;14&gt;</twComp><twBEL>data_VGA&lt;0&gt;1</twBEL><twBEL>mux/data_q_11</twBEL></twPathDel><twLogDel>2.702</twLogDel><twRouteDel>2.424</twRouteDel><twTotDel>5.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_VGA</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.148</twSlack><twSrc BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twSrc><twDest BELType="FF">mux/data_q_11</twDest><twTotPathDel>4.305</twTotPathDel><twClkSkew dest = "0.556" src = "0.655">0.099</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twSrc><twDest BELType='FF'>mux/data_q_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X1Y19.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>RAMB36_X1Y19.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;3&gt;</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>doutb_3&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mux/data_q&lt;14&gt;</twComp><twBEL>data_VGA&lt;0&gt;1</twBEL><twBEL>mux/data_q_11</twBEL></twPathDel><twLogDel>1.946</twLogDel><twRouteDel>2.359</twRouteDel><twTotDel>4.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_VGA</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="254" iCriticalPaths="0" sType="EndPoint">Paths for end point vga/Maddsub_n00811_1 (SLICE_X31Y72.B4), 254 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.515</twSlack><twSrc BELType="FF">vga/Vcnt_8</twSrc><twDest BELType="FF">vga/Maddsub_n00811_1</twDest><twTotPathDel>4.982</twTotPathDel><twClkSkew dest = "0.550" src = "0.605">0.055</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga/Vcnt_8</twSrc><twDest BELType='FF'>vga/Maddsub_n00811_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X35Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>SLICE_X35Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>vga/Vcnt&lt;9&gt;</twComp><twBEL>vga/Vcnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>vga/Vcnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twComp><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_lut&lt;1&gt;</twBEL><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga/GND_46_o_Vcnt[31]_LessThan_22_o</twComp><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>vga/GND_46_o_Vcnt[31]_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>vga/coord_y&lt;3&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_lut&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N145</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>vga/Maddsub_n00811_0</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11</twBEL><twBEL>vga/Maddsub_n0081_Madd_xor&lt;16&gt;</twBEL><twBEL>vga/Maddsub_n00811_1</twBEL></twPathDel><twLogDel>1.950</twLogDel><twRouteDel>3.032</twRouteDel><twTotDel>4.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_VGA</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.686</twSlack><twSrc BELType="FF">vga/Vcnt_8</twSrc><twDest BELType="FF">vga/Maddsub_n00811_1</twDest><twTotPathDel>4.811</twTotPathDel><twClkSkew dest = "0.550" src = "0.605">0.055</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga/Vcnt_8</twSrc><twDest BELType='FF'>vga/Maddsub_n00811_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X35Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>SLICE_X35Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>vga/Vcnt&lt;9&gt;</twComp><twBEL>vga/Vcnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y70.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>vga/Vcnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y70.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twComp><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_lut&lt;1&gt;</twBEL><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y71.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga/GND_46_o_Vcnt[31]_LessThan_22_o</twComp><twBEL>vga/Mcompar_GND_46_o_Vcnt[31]_LessThan_22_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>vga/GND_46_o_Vcnt[31]_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>vga/coord_y&lt;3&gt;</twComp><twBEL>vga/Mmux_int_y41</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>vga/int_y&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N145</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>vga/Maddsub_n00811_0</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11</twBEL><twBEL>vga/Maddsub_n0081_Madd_xor&lt;16&gt;</twBEL><twBEL>vga/Maddsub_n00811_1</twBEL></twPathDel><twLogDel>1.794</twLogDel><twRouteDel>3.017</twRouteDel><twTotDel>4.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_VGA</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.717</twSlack><twSrc BELType="FF">vga/Vcnt_0</twSrc><twDest BELType="FF">vga/Maddsub_n00811_1</twDest><twTotPathDel>4.777</twTotPathDel><twClkSkew dest = "0.550" src = "0.608">0.058</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.114</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga/Vcnt_0</twSrc><twDest BELType='FF'>vga/Maddsub_n00811_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X35Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>SLICE_X35Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>vga/Vcnt&lt;3&gt;</twComp><twBEL>vga/Vcnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>vga/Vcnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy&lt;3&gt;</twComp><twBEL>vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_lut&lt;0&gt;</twBEL><twBEL>vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>vga/activeArea</twComp><twBEL>vga/Mcompar_Vcnt[31]_GND_46_o_LessThan_21_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y69.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>vga/Vcnt[31]_GND_46_o_LessThan_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>vga/coord_y&lt;3&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_lut&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y71.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_xor&lt;8&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>vga/Maddsub_n0081_Madd1_lut&lt;10&gt;</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>N145</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>vga/Maddsub_n00811_0</twComp><twBEL>vga/Maddsub_n0081_Madd1_xor&lt;11&gt;11</twBEL><twBEL>vga/Maddsub_n0081_Madd_xor&lt;16&gt;</twBEL><twBEL>vga/Maddsub_n00811_1</twBEL></twPathDel><twLogDel>1.925</twLogDel><twRouteDel>2.852</twRouteDel><twTotDel>4.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_VGA</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clk_timing * 0.192 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y14.ADDRBWRADDRL11), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">vga/Maddsub_n00811_5</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>0.182</twTotPathDel><twClkSkew dest = "0.331" src = "0.262">-0.069</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga/Maddsub_n00811_5</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>SLICE_X31Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>vga/Maddsub_n00811_3</twComp><twBEL>vga/Maddsub_n00811_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y14.ADDRBWRADDRL11</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>vga/Maddsub_n00811_5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y14.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twDestClk><twPctLog>-23.1</twPctLog><twPctRoute>123.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y14.ADDRBWRADDRU11), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">vga/Maddsub_n00811_5</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>0.182</twTotPathDel><twClkSkew dest = "0.331" src = "0.262">-0.069</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga/Maddsub_n00811_5</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>SLICE_X31Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>vga/Maddsub_n00811_3</twComp><twBEL>vga/Maddsub_n00811_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y14.ADDRBWRADDRU11</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>vga/Maddsub_n00811_5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y14.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twDestClk><twPctLog>-23.1</twPctLog><twPctRoute>123.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y14.ADDRBWRADDRL7), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">vga/Maddsub_n00811_9</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>0.196</twTotPathDel><twClkSkew dest = "0.331" src = "0.263">-0.068</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga/Maddsub_n00811_9</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twSrcClk><twPathDel><twSite>SLICE_X31Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>vga/Maddsub_n00811_7</twComp><twBEL>vga/Maddsub_n00811_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y14.ADDRBWRADDRL7</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>vga/Maddsub_n00811_9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y14.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.238</twRouteDel><twTotDel>0.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_VGA</twDestClk><twPctLog>-21.4</twPctLog><twPctRoute>121.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clk_timing * 0.192 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKB" slack="39.525" period="41.666" constraintValue="41.666" deviceLimit="2.141" freqLimit="467.071" physResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL" logResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL" locationPin="RAMB36_X1Y19.CLKBWRCLKL" clockNet="clk_VGA"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_CAS_WF_NC)" slack="39.525" period="41.666" constraintValue="41.666" deviceLimit="2.141" freqLimit="467.071" physResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU" logResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKU" locationPin="RAMB36_X1Y19.CLKBWRCLKU" clockNet="clk_VGA"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKB" slack="39.525" period="41.666" constraintValue="41.666" deviceLimit="2.141" freqLimit="467.071" physResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL" logResource="ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL" locationPin="RAMB36_X2Y19.CLKBWRCLKL" clockNet="clk_VGA"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">OFFSET = IN 4 ns VALID 5 ns BEFORE COMP &quot;CAMERA_PCLK&quot;;</twConstName><twItemCnt>162</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>162</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.340</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y15.WEAL0), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstOffIn anchorID="74" twDataPathType="twDataPathMaxDelay"><twSlack>0.660</twSlack><twSrc BELType="PAD">switch_io&lt;2&gt;</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twClkDel>4.715</twClkDel><twClkSrc>CAMERA_PCLK</twClkSrc><twClkDest>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twClkDest><twOff>4.000</twOff><twOffSrc>switch_io&lt;2&gt;</twOffSrc><twOffDest>CAMERA_PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>switch_io&lt;2&gt;</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>W13.PAD</twSrcSite><twPathDel><twSite>W13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>switch_io&lt;2&gt;</twComp><twBEL>switch_io&lt;2&gt;</twBEL><twBEL>switch_io_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>switch_io_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>vga/Vsync</twComp><twBEL>Mmux_we_311</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y15.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>152</twFanCnt><twDelInfo twEdge="twFalling">4.990</twDelInfo><twComp>we_3</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y15.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twFalling">0.437</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.921</twLogDel><twRouteDel>6.109</twRouteDel><twTotDel>8.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMERA_PCLK</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>V17.PAD</twSrcSite><twPathDel><twSite>V17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CAMERA_PCLK</twComp><twBEL>CAMERA_PCLK</twBEL><twBEL>CAMERA_PCLK_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>CAMERA_PCLK_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>CAMERA_PCLK_BUFGP/BUFG</twComp><twBEL>CAMERA_PCLK_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y15.CLKARDCLKL</twSite><twDelType>net</twDelType><twFanCnt>395</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>CAMERA_PCLK_BUFGP</twComp></twPathDel><twLogDel>1.329</twLogDel><twRouteDel>3.386</twRouteDel><twTotDel>4.715</twTotDel><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y14.WEAL0), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstOffIn anchorID="76" twDataPathType="twDataPathMaxDelay"><twSlack>0.674</twSlack><twSrc BELType="PAD">switch_io&lt;2&gt;</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twClkDel>4.712</twClkDel><twClkSrc>CAMERA_PCLK</twClkSrc><twClkDest>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twClkDest><twOff>4.000</twOff><twOffSrc>switch_io&lt;2&gt;</twOffSrc><twOffDest>CAMERA_PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>switch_io&lt;2&gt;</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>2</twLogLvls><twSrcSite>W13.PAD</twSrcSite><twPathDel><twSite>W13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>switch_io&lt;2&gt;</twComp><twBEL>switch_io&lt;2&gt;</twBEL><twBEL>switch_io_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>switch_io_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>vga/Vsync</twComp><twBEL>Mmux_we_311</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y14.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>152</twFanCnt><twDelInfo twEdge="twFalling">4.973</twDelInfo><twComp>we_3</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y14.CLKARDCLKL</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twFalling">0.437</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.921</twLogDel><twRouteDel>6.092</twRouteDel><twTotDel>8.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMERA_PCLK</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>2</twLogLvls><twSrcSite>V17.PAD</twSrcSite><twPathDel><twSite>V17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CAMERA_PCLK</twComp><twBEL>CAMERA_PCLK</twBEL><twBEL>CAMERA_PCLK_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>CAMERA_PCLK_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>CAMERA_PCLK_BUFGP/BUFG</twComp><twBEL>CAMERA_PCLK_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y14.CLKARDCLKL</twSite><twDelType>net</twDelType><twFanCnt>395</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>CAMERA_PCLK_BUFGP</twComp></twPathDel><twLogDel>1.329</twLogDel><twRouteDel>3.383</twRouteDel><twTotDel>4.712</twTotDel><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y14.WEAU0), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstOffIn anchorID="78" twDataPathType="twDataPathMaxDelay"><twSlack>0.674</twSlack><twSrc BELType="PAD">switch_io&lt;2&gt;</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twClkDel>4.712</twClkDel><twClkSrc>CAMERA_PCLK</twClkSrc><twClkDest>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twClkDest><twOff>4.000</twOff><twOffSrc>switch_io&lt;2&gt;</twOffSrc><twOffDest>CAMERA_PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>switch_io&lt;2&gt;</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>2</twLogLvls><twSrcSite>W13.PAD</twSrcSite><twPathDel><twSite>W13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>switch_io&lt;2&gt;</twComp><twBEL>switch_io&lt;2&gt;</twBEL><twBEL>switch_io_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>switch_io_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>vga/Vsync</twComp><twBEL>Mmux_we_311</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y14.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>152</twFanCnt><twDelInfo twEdge="twFalling">4.973</twDelInfo><twComp>we_3</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y14.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twFalling">0.437</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.921</twLogDel><twRouteDel>6.092</twRouteDel><twTotDel>8.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMERA_PCLK</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>2</twLogLvls><twSrcSite>V17.PAD</twSrcSite><twPathDel><twSite>V17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CAMERA_PCLK</twComp><twBEL>CAMERA_PCLK</twBEL><twBEL>CAMERA_PCLK_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>CAMERA_PCLK_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>CAMERA_PCLK_BUFGP/BUFG</twComp><twBEL>CAMERA_PCLK_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y14.CLKARDCLKU</twSite><twDelType>net</twDelType><twFanCnt>395</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>CAMERA_PCLK_BUFGP</twComp></twPathDel><twLogDel>1.329</twLogDel><twRouteDel>3.383</twRouteDel><twTotDel>4.712</twTotDel><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 4 ns VALID 5 ns BEFORE COMP &quot;CAMERA_PCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y19.WEAL0), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstOffIn anchorID="80" twDataPathType="twDataPathMinDelay"><twSlack>0.541</twSlack><twSrc BELType="PAD">switch_io&lt;2&gt;</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twClkDel>5.312</twClkDel><twClkSrc>CAMERA_PCLK</twClkSrc><twClkDest>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twClkDest><twOff>1.000</twOff><twOffSrc>switch_io&lt;2&gt;</twOffSrc><twOffDest>CAMERA_PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>switch_io&lt;2&gt;</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>2</twLogLvls><twSrcSite>W13.PAD</twSrcSite><twPathDel><twSite>W13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>switch_io&lt;2&gt;</twComp><twBEL>switch_io&lt;2&gt;</twBEL><twBEL>switch_io_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>switch_io_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>vga/Vsync</twComp><twBEL>Mmux_we_311</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y19.WEAL0</twSite><twDelType>net</twDelType><twFanCnt>152</twFanCnt><twDelInfo twEdge="twRising">2.694</twDelInfo><twComp>we_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y19.CLKARDCLKL</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twRising">-0.171</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.227</twLogDel><twRouteDel>3.651</twRouteDel><twTotDel>4.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMERA_PCLK</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>2</twLogLvls><twSrcSite>V17.PAD</twSrcSite><twPathDel><twSite>V17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>CAMERA_PCLK</twComp><twBEL>CAMERA_PCLK</twBEL><twBEL>CAMERA_PCLK_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.610</twDelInfo><twComp>CAMERA_PCLK_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>CAMERA_PCLK_BUFGP/BUFG</twComp><twBEL>CAMERA_PCLK_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y19.CLKARDCLKL</twSite><twDelType>net</twDelType><twFanCnt>395</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>CAMERA_PCLK_BUFGP</twComp></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>3.909</twRouteDel><twTotDel>5.312</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y19.WEAL2), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstOffIn anchorID="82" twDataPathType="twDataPathMinDelay"><twSlack>0.541</twSlack><twSrc BELType="PAD">switch_io&lt;2&gt;</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twClkDel>5.312</twClkDel><twClkSrc>CAMERA_PCLK</twClkSrc><twClkDest>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twClkDest><twOff>1.000</twOff><twOffSrc>switch_io&lt;2&gt;</twOffSrc><twOffDest>CAMERA_PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>switch_io&lt;2&gt;</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>2</twLogLvls><twSrcSite>W13.PAD</twSrcSite><twPathDel><twSite>W13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>switch_io&lt;2&gt;</twComp><twBEL>switch_io&lt;2&gt;</twBEL><twBEL>switch_io_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>switch_io_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>vga/Vsync</twComp><twBEL>Mmux_we_311</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y19.WEAL2</twSite><twDelType>net</twDelType><twFanCnt>152</twFanCnt><twDelInfo twEdge="twRising">2.694</twDelInfo><twComp>we_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y19.CLKARDCLKL</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twRising">-0.171</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.227</twLogDel><twRouteDel>3.651</twRouteDel><twTotDel>4.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMERA_PCLK</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>2</twLogLvls><twSrcSite>V17.PAD</twSrcSite><twPathDel><twSite>V17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>CAMERA_PCLK</twComp><twBEL>CAMERA_PCLK</twBEL><twBEL>CAMERA_PCLK_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.610</twDelInfo><twComp>CAMERA_PCLK_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>CAMERA_PCLK_BUFGP/BUFG</twComp><twBEL>CAMERA_PCLK_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y19.CLKARDCLKL</twSite><twDelType>net</twDelType><twFanCnt>395</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>CAMERA_PCLK_BUFGP</twComp></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>3.909</twRouteDel><twTotDel>5.312</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y19.WEAU0), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstOffIn anchorID="84" twDataPathType="twDataPathMinDelay"><twSlack>0.541</twSlack><twSrc BELType="PAD">switch_io&lt;2&gt;</twSrc><twDest BELType="RAM">ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twClkDel>5.312</twClkDel><twClkSrc>CAMERA_PCLK</twClkSrc><twClkDest>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twClkDest><twOff>1.000</twOff><twOffSrc>switch_io&lt;2&gt;</twOffSrc><twOffDest>CAMERA_PCLK</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>switch_io&lt;2&gt;</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>2</twLogLvls><twSrcSite>W13.PAD</twSrcSite><twPathDel><twSite>W13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>switch_io&lt;2&gt;</twComp><twBEL>switch_io&lt;2&gt;</twBEL><twBEL>switch_io_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>switch_io_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>vga/Vsync</twComp><twBEL>Mmux_we_311</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y19.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>152</twFanCnt><twDelInfo twEdge="twRising">2.694</twDelInfo><twComp>we_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y19.CLKARDCLKU</twSite><twDelType>Trckc_WEA</twDelType><twDelInfo twEdge="twRising">-0.171</twDelInfo><twComp>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.227</twLogDel><twRouteDel>3.651</twRouteDel><twTotDel>4.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CAMERA_PCLK_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMERA_PCLK</twSrc><twDest BELType='RAM'>ram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>2</twLogLvls><twSrcSite>V17.PAD</twSrcSite><twPathDel><twSite>V17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>CAMERA_PCLK</twComp><twBEL>CAMERA_PCLK</twBEL><twBEL>CAMERA_PCLK_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.610</twDelInfo><twComp>CAMERA_PCLK_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y11.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>CAMERA_PCLK_BUFGP/BUFG</twComp><twBEL>CAMERA_PCLK_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y19.CLKARDCLKU</twSite><twDelType>net</twDelType><twFanCnt>395</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>CAMERA_PCLK_BUFGP</twComp></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>3.909</twRouteDel><twTotDel>5.312</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="85"><twConstRollup name="TS_clk_timing" fullName="TS_clk_timing = PERIOD TIMEGRP &quot;clk_timing&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="1.039" errors="0" errorRollup="0" items="0" itemsRollup="13120"/><twConstRollup name="TS_pll_clkout0" fullName="TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clk_timing * 0.192 HIGH 50%;" type="child" depth="1" requirement="41.667" prefType="period" actual="5.414" actualRollup="N/A" errors="0" errorRollup="0" items="13120" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="86">0</twUnmetConstCnt><twDataSheet anchorID="87" twNameLen="15"><twSUH2ClkList anchorID="88" twDestWidth="14" twPhaseWidth="17"><twDest>CAMERA_PCLK</twDest><twSUH2Clk ><twSrc>CAMERA_DATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CAMERA_PCLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.750</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMERA_DATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CAMERA_PCLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.402</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.337</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMERA_DATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CAMERA_PCLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.061</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMERA_DATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CAMERA_PCLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.035</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.102</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMERA_DATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CAMERA_PCLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.102</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMERA_DATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CAMERA_PCLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.257</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.226</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMERA_DATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CAMERA_PCLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.102</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.042</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMERA_DATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CAMERA_PCLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.307</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMERA_HS</twSrc><twSUHTime twInternalClk ="CAMERA_PCLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.730</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.572</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMERA_VS</twSrc><twSUHTime twInternalClk ="CAMERA_PCLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.128</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switch_io&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CAMERA_PCLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.340</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.459</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="89" twDestWidth="11"><twDest>CAMERA_PCLK</twDest><twClk2SU><twSrc>CAMERA_PCLK</twSrc><twRiseRise>12.594</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="90" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>5.414</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="91" twDestWidth="14" twWorstWindow="3.799" twWorstSetup="3.340" twWorstHold="0.459" twWorstSetupSlack="0.660" twWorstHoldSlack="0.541" ><twConstName>OFFSET = IN 4 ns VALID 5 ns BEFORE COMP &quot;CAMERA_PCLK&quot;;</twConstName><twOffInTblRow ><twSrc>CAMERA_DATA&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.250" twHoldSlack = "0.966" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.750</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.034</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMERA_DATA&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.598" twHoldSlack = "1.337" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.402</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.337</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMERA_DATA&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.114" twHoldSlack = "0.939" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.886</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.061</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMERA_DATA&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.965" twHoldSlack = "1.102" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.035</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.102</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMERA_DATA&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "2.279" twHoldSlack = "0.898" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.102</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMERA_DATA&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.743" twHoldSlack = "1.226" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.257</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.226</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMERA_DATA&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.898" twHoldSlack = "1.042" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.102</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.042</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMERA_DATA&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.693" twHoldSlack = "1.180" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.307</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.180</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMERA_HS</twSrc><twSUHSlackTime twSetupSlack = "1.270" twHoldSlack = "1.572" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.730</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.572</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMERA_VS</twSrc><twSUHSlackTime twSetupSlack = "2.355" twHoldSlack = "0.872" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.128</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switch_io&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.660" twHoldSlack = "0.541" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.340</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.459</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="92"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2112068</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>9748</twConnCnt></twConstCov><twStats anchorID="93"><twMinPer>12.594</twMinPer><twFootnote number="1" /><twMaxFreq>79.403</twMaxFreq><twMinInBeforeClk>3.340</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jan 10 11:13:14 2017 </twTimestamp></twFoot><twClientInfo anchorID="94"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 722 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
