hdl_samples
====

## Outline

1. RS flip flop
  - rsff
2. Transparent latch
  - latch
3. D flip flop
  - dff
4. enable D flip flop
  - e_dff

# Require

- iverilog
- gtkwave
