INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.ip_user_files/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dev_timer
WARNING: [VRFC 10-1315] redeclaration of ansi port Rdata is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_timer.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout0 is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_timer.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout1 is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_timer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dev_pwm
WARNING: [VRFC 10-1315] redeclaration of ansi port Pwm is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/devices/dev_pwm.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/mux8x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.ip_user_files/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedevices
WARNING: [VRFC 10-1315] redeclaration of ansi port we is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port address is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port datain is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port reset is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port pwm is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port dataout is not allowed [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedevices.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/MemorIo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemorIo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeid
INFO: [VRFC 10-2458] undeclared symbol compare, assumed default net type wire [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeid.v:52]
INFO: [VRFC 10-2458] undeclared symbol cpdone, assumed default net type wire [D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeid.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedcpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/line_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_sim
INFO: [VRFC 10-2458] undeclared symbol pc4, assumed default net type wire [D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/line_sim.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
