
PwmGen.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000011d0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000036  00800060  000011d0  00001264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001a  00800096  00800096  0000129a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000129a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000012f8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000158  00000000  00000000  00001334  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000012fe  00000000  00000000  0000148c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000941  00000000  00000000  0000278a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000070d  00000000  00000000  000030cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000370  00000000  00000000  000037d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000637  00000000  00000000  00003b48  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000811  00000000  00000000  0000417f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000f8  00000000  00000000  00004990  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2c 00 	jmp	0x58	; 0x58 <__dtors_end>
       4:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
       8:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
       c:	0c 94 ff 02 	jmp	0x5fe	; 0x5fe <__vector_3>
      10:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      14:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      18:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      1c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      20:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      24:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      28:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      2c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      30:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      34:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      38:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      3c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      40:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      44:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      48:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      4c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      50:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>

00000054 <__ctors_start>:
      54:	81 04       	cpc	r8, r1

00000056 <__ctors_end>:
      56:	86 04       	cpc	r8, r6

00000058 <__dtors_end>:
      58:	11 24       	eor	r1, r1
      5a:	1f be       	out	0x3f, r1	; 63
      5c:	cf e5       	ldi	r28, 0x5F	; 95
      5e:	d4 e0       	ldi	r29, 0x04	; 4
      60:	de bf       	out	0x3e, r29	; 62
      62:	cd bf       	out	0x3d, r28	; 61

00000064 <__do_copy_data>:
      64:	10 e0       	ldi	r17, 0x00	; 0
      66:	a0 e6       	ldi	r26, 0x60	; 96
      68:	b0 e0       	ldi	r27, 0x00	; 0
      6a:	e0 ed       	ldi	r30, 0xD0	; 208
      6c:	f1 e1       	ldi	r31, 0x11	; 17
      6e:	02 c0       	rjmp	.+4      	; 0x74 <__do_copy_data+0x10>
      70:	05 90       	lpm	r0, Z+
      72:	0d 92       	st	X+, r0
      74:	a6 39       	cpi	r26, 0x96	; 150
      76:	b1 07       	cpc	r27, r17
      78:	d9 f7       	brne	.-10     	; 0x70 <__do_copy_data+0xc>

0000007a <__do_clear_bss>:
      7a:	20 e0       	ldi	r18, 0x00	; 0
      7c:	a6 e9       	ldi	r26, 0x96	; 150
      7e:	b0 e0       	ldi	r27, 0x00	; 0
      80:	01 c0       	rjmp	.+2      	; 0x84 <.do_clear_bss_start>

00000082 <.do_clear_bss_loop>:
      82:	1d 92       	st	X+, r1

00000084 <.do_clear_bss_start>:
      84:	a0 3b       	cpi	r26, 0xB0	; 176
      86:	b2 07       	cpc	r27, r18
      88:	e1 f7       	brne	.-8      	; 0x82 <.do_clear_bss_loop>

0000008a <__do_global_ctors>:
      8a:	10 e0       	ldi	r17, 0x00	; 0
      8c:	cb e2       	ldi	r28, 0x2B	; 43
      8e:	d0 e0       	ldi	r29, 0x00	; 0
      90:	04 c0       	rjmp	.+8      	; 0x9a <__do_global_ctors+0x10>
      92:	21 97       	sbiw	r28, 0x01	; 1
      94:	fe 01       	movw	r30, r28
      96:	0e 94 f6 05 	call	0xbec	; 0xbec <__tablejump2__>
      9a:	ca 32       	cpi	r28, 0x2A	; 42
      9c:	d1 07       	cpc	r29, r17
      9e:	c9 f7       	brne	.-14     	; 0x92 <__do_global_ctors+0x8>
      a0:	0e 94 5d 04 	call	0x8ba	; 0x8ba <main>
      a4:	0c 94 db 08 	jmp	0x11b6	; 0x11b6 <__do_global_dtors>

000000a8 <__bad_interrupt>:
      a8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ac <lcd_e_port_low>:
#if (LCD_DISPLAYS>1)
static unsigned char ActiveDisplay=1;
#endif

static inline void lcd_e_port_low()
{
      ac:	cf 93       	push	r28
      ae:	df 93       	push	r29
      b0:	cd b7       	in	r28, 0x3d	; 61
      b2:	de b7       	in	r29, 0x3e	; 62
      case 4 : LCD_E4_PORT&=~_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT&=~_BV(LCD_E_PIN);
      b4:	85 e3       	ldi	r24, 0x35	; 53
      b6:	90 e0       	ldi	r25, 0x00	; 0
      b8:	25 e3       	ldi	r18, 0x35	; 53
      ba:	30 e0       	ldi	r19, 0x00	; 0
      bc:	f9 01       	movw	r30, r18
      be:	20 81       	ld	r18, Z
      c0:	2f 7b       	andi	r18, 0xBF	; 191
      c2:	fc 01       	movw	r30, r24
      c4:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
      c6:	df 91       	pop	r29
      c8:	cf 91       	pop	r28
      ca:	08 95       	ret

000000cc <lcd_e_port_high>:

static inline void lcd_e_port_high()
{
      cc:	cf 93       	push	r28
      ce:	df 93       	push	r29
      d0:	cd b7       	in	r28, 0x3d	; 61
      d2:	de b7       	in	r29, 0x3e	; 62
      case 4 : LCD_E4_PORT|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT|=_BV(LCD_E_PIN);
      d4:	85 e3       	ldi	r24, 0x35	; 53
      d6:	90 e0       	ldi	r25, 0x00	; 0
      d8:	25 e3       	ldi	r18, 0x35	; 53
      da:	30 e0       	ldi	r19, 0x00	; 0
      dc:	f9 01       	movw	r30, r18
      de:	20 81       	ld	r18, Z
      e0:	20 64       	ori	r18, 0x40	; 64
      e2:	fc 01       	movw	r30, r24
      e4:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
      e6:	df 91       	pop	r29
      e8:	cf 91       	pop	r28
      ea:	08 95       	ret

000000ec <lcd_e_ddr_high>:
    }
  #endif
}

static inline void lcd_e_ddr_high()
{
      ec:	cf 93       	push	r28
      ee:	df 93       	push	r29
      f0:	cd b7       	in	r28, 0x3d	; 61
      f2:	de b7       	in	r29, 0x3e	; 62
      case 4 : DDR(LCD_E4_PORT)|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                DDR(LCD_E_PORT)|=_BV(LCD_E_PIN);
      f4:	84 e3       	ldi	r24, 0x34	; 52
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	24 e3       	ldi	r18, 0x34	; 52
      fa:	30 e0       	ldi	r19, 0x00	; 0
      fc:	f9 01       	movw	r30, r18
      fe:	20 81       	ld	r18, Z
     100:	20 64       	ori	r18, 0x40	; 64
     102:	fc 01       	movw	r30, r24
     104:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
     106:	df 91       	pop	r29
     108:	cf 91       	pop	r28
     10a:	08 95       	ret

0000010c <lcd_write>:
          rs     1: write data
                 0: write instruction
Returns:  none
*************************************************************************/
static void lcd_write(uint8_t data,uint8_t rs)
  {
     10c:	cf 93       	push	r28
     10e:	df 93       	push	r29
     110:	00 d0       	rcall	.+0      	; 0x112 <lcd_write+0x6>
     112:	cd b7       	in	r28, 0x3d	; 61
     114:	de b7       	in	r29, 0x3e	; 62
     116:	89 83       	std	Y+1, r24	; 0x01
     118:	6a 83       	std	Y+2, r22	; 0x02
          Delay_us(5);
          PrevCmdInvolvedAddressCounter=0;
        }
    #endif

    if (rs)
     11a:	8a 81       	ldd	r24, Y+2	; 0x02
     11c:	88 23       	and	r24, r24
     11e:	51 f0       	breq	.+20     	; 0x134 <lcd_write+0x28>
      {
        lcd_rs_port_high();                            // RS=1: Write Character
     120:	85 e3       	ldi	r24, 0x35	; 53
     122:	90 e0       	ldi	r25, 0x00	; 0
     124:	25 e3       	ldi	r18, 0x35	; 53
     126:	30 e0       	ldi	r19, 0x00	; 0
     128:	f9 01       	movw	r30, r18
     12a:	20 81       	ld	r18, Z
     12c:	20 61       	ori	r18, 0x10	; 16
     12e:	fc 01       	movw	r30, r24
     130:	20 83       	st	Z, r18
     132:	09 c0       	rjmp	.+18     	; 0x146 <lcd_write+0x3a>
        PrevCmdInvolvedAddressCounter=1;
        #endif
      }
    else
      {
        lcd_rs_port_low();                          // RS=0: Write Command
     134:	85 e3       	ldi	r24, 0x35	; 53
     136:	90 e0       	ldi	r25, 0x00	; 0
     138:	25 e3       	ldi	r18, 0x35	; 53
     13a:	30 e0       	ldi	r19, 0x00	; 0
     13c:	f9 01       	movw	r30, r18
     13e:	20 81       	ld	r18, Z
     140:	2f 7e       	andi	r18, 0xEF	; 239
     142:	fc 01       	movw	r30, r24
     144:	20 83       	st	Z, r18
        PrevCmdInvolvedAddressCounter=0;
        #endif
      }

    #if LCD_BITS==4
      lcd_db7_port_set(data&_BV(7));                  //Output High Nibble
     146:	89 81       	ldd	r24, Y+1	; 0x01
     148:	88 23       	and	r24, r24
     14a:	54 f4       	brge	.+20     	; 0x160 <lcd_write+0x54>
     14c:	85 e3       	ldi	r24, 0x35	; 53
     14e:	90 e0       	ldi	r25, 0x00	; 0
     150:	25 e3       	ldi	r18, 0x35	; 53
     152:	30 e0       	ldi	r19, 0x00	; 0
     154:	f9 01       	movw	r30, r18
     156:	20 81       	ld	r18, Z
     158:	28 60       	ori	r18, 0x08	; 8
     15a:	fc 01       	movw	r30, r24
     15c:	20 83       	st	Z, r18
     15e:	09 c0       	rjmp	.+18     	; 0x172 <lcd_write+0x66>
     160:	85 e3       	ldi	r24, 0x35	; 53
     162:	90 e0       	ldi	r25, 0x00	; 0
     164:	25 e3       	ldi	r18, 0x35	; 53
     166:	30 e0       	ldi	r19, 0x00	; 0
     168:	f9 01       	movw	r30, r18
     16a:	20 81       	ld	r18, Z
     16c:	27 7f       	andi	r18, 0xF7	; 247
     16e:	fc 01       	movw	r30, r24
     170:	20 83       	st	Z, r18
      lcd_db6_port_set(data&_BV(6));
     172:	89 81       	ldd	r24, Y+1	; 0x01
     174:	88 2f       	mov	r24, r24
     176:	90 e0       	ldi	r25, 0x00	; 0
     178:	80 74       	andi	r24, 0x40	; 64
     17a:	99 27       	eor	r25, r25
     17c:	89 2b       	or	r24, r25
     17e:	51 f0       	breq	.+20     	; 0x194 <lcd_write+0x88>
     180:	85 e3       	ldi	r24, 0x35	; 53
     182:	90 e0       	ldi	r25, 0x00	; 0
     184:	25 e3       	ldi	r18, 0x35	; 53
     186:	30 e0       	ldi	r19, 0x00	; 0
     188:	f9 01       	movw	r30, r18
     18a:	20 81       	ld	r18, Z
     18c:	24 60       	ori	r18, 0x04	; 4
     18e:	fc 01       	movw	r30, r24
     190:	20 83       	st	Z, r18
     192:	09 c0       	rjmp	.+18     	; 0x1a6 <lcd_write+0x9a>
     194:	85 e3       	ldi	r24, 0x35	; 53
     196:	90 e0       	ldi	r25, 0x00	; 0
     198:	25 e3       	ldi	r18, 0x35	; 53
     19a:	30 e0       	ldi	r19, 0x00	; 0
     19c:	f9 01       	movw	r30, r18
     19e:	20 81       	ld	r18, Z
     1a0:	2b 7f       	andi	r18, 0xFB	; 251
     1a2:	fc 01       	movw	r30, r24
     1a4:	20 83       	st	Z, r18
      lcd_db5_port_set(data&_BV(5));
     1a6:	89 81       	ldd	r24, Y+1	; 0x01
     1a8:	88 2f       	mov	r24, r24
     1aa:	90 e0       	ldi	r25, 0x00	; 0
     1ac:	80 72       	andi	r24, 0x20	; 32
     1ae:	99 27       	eor	r25, r25
     1b0:	89 2b       	or	r24, r25
     1b2:	51 f0       	breq	.+20     	; 0x1c8 <lcd_write+0xbc>
     1b4:	85 e3       	ldi	r24, 0x35	; 53
     1b6:	90 e0       	ldi	r25, 0x00	; 0
     1b8:	25 e3       	ldi	r18, 0x35	; 53
     1ba:	30 e0       	ldi	r19, 0x00	; 0
     1bc:	f9 01       	movw	r30, r18
     1be:	20 81       	ld	r18, Z
     1c0:	22 60       	ori	r18, 0x02	; 2
     1c2:	fc 01       	movw	r30, r24
     1c4:	20 83       	st	Z, r18
     1c6:	09 c0       	rjmp	.+18     	; 0x1da <lcd_write+0xce>
     1c8:	85 e3       	ldi	r24, 0x35	; 53
     1ca:	90 e0       	ldi	r25, 0x00	; 0
     1cc:	25 e3       	ldi	r18, 0x35	; 53
     1ce:	30 e0       	ldi	r19, 0x00	; 0
     1d0:	f9 01       	movw	r30, r18
     1d2:	20 81       	ld	r18, Z
     1d4:	2d 7f       	andi	r18, 0xFD	; 253
     1d6:	fc 01       	movw	r30, r24
     1d8:	20 83       	st	Z, r18
      lcd_db4_port_set(data&_BV(4));
     1da:	89 81       	ldd	r24, Y+1	; 0x01
     1dc:	88 2f       	mov	r24, r24
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	80 71       	andi	r24, 0x10	; 16
     1e2:	99 27       	eor	r25, r25
     1e4:	89 2b       	or	r24, r25
     1e6:	51 f0       	breq	.+20     	; 0x1fc <lcd_write+0xf0>
     1e8:	85 e3       	ldi	r24, 0x35	; 53
     1ea:	90 e0       	ldi	r25, 0x00	; 0
     1ec:	25 e3       	ldi	r18, 0x35	; 53
     1ee:	30 e0       	ldi	r19, 0x00	; 0
     1f0:	f9 01       	movw	r30, r18
     1f2:	20 81       	ld	r18, Z
     1f4:	21 60       	ori	r18, 0x01	; 1
     1f6:	fc 01       	movw	r30, r24
     1f8:	20 83       	st	Z, r18
     1fa:	09 c0       	rjmp	.+18     	; 0x20e <lcd_write+0x102>
     1fc:	85 e3       	ldi	r24, 0x35	; 53
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	25 e3       	ldi	r18, 0x35	; 53
     202:	30 e0       	ldi	r19, 0x00	; 0
     204:	f9 01       	movw	r30, r18
     206:	20 81       	ld	r18, Z
     208:	2e 7f       	andi	r18, 0xFE	; 254
     20a:	fc 01       	movw	r30, r24
     20c:	20 83       	st	Z, r18

      Delay_ns(100);
     20e:	00 c0       	rjmp	.+0      	; 0x210 <lcd_write+0x104>
      lcd_e_port_high();
     210:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>

      Delay_ns(500);
     214:	f2 e0       	ldi	r31, 0x02	; 2
     216:	fa 95       	dec	r31
     218:	f1 f7       	brne	.-4      	; 0x216 <lcd_write+0x10a>
     21a:	00 c0       	rjmp	.+0      	; 0x21c <lcd_write+0x110>
      lcd_e_port_low();
     21c:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

      lcd_db7_port_set(data&_BV(3));                  //Output High Nibble
     220:	89 81       	ldd	r24, Y+1	; 0x01
     222:	88 2f       	mov	r24, r24
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	88 70       	andi	r24, 0x08	; 8
     228:	99 27       	eor	r25, r25
     22a:	89 2b       	or	r24, r25
     22c:	51 f0       	breq	.+20     	; 0x242 <lcd_write+0x136>
     22e:	85 e3       	ldi	r24, 0x35	; 53
     230:	90 e0       	ldi	r25, 0x00	; 0
     232:	25 e3       	ldi	r18, 0x35	; 53
     234:	30 e0       	ldi	r19, 0x00	; 0
     236:	f9 01       	movw	r30, r18
     238:	20 81       	ld	r18, Z
     23a:	28 60       	ori	r18, 0x08	; 8
     23c:	fc 01       	movw	r30, r24
     23e:	20 83       	st	Z, r18
     240:	09 c0       	rjmp	.+18     	; 0x254 <lcd_write+0x148>
     242:	85 e3       	ldi	r24, 0x35	; 53
     244:	90 e0       	ldi	r25, 0x00	; 0
     246:	25 e3       	ldi	r18, 0x35	; 53
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	f9 01       	movw	r30, r18
     24c:	20 81       	ld	r18, Z
     24e:	27 7f       	andi	r18, 0xF7	; 247
     250:	fc 01       	movw	r30, r24
     252:	20 83       	st	Z, r18
      lcd_db6_port_set(data&_BV(2));
     254:	89 81       	ldd	r24, Y+1	; 0x01
     256:	88 2f       	mov	r24, r24
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	84 70       	andi	r24, 0x04	; 4
     25c:	99 27       	eor	r25, r25
     25e:	89 2b       	or	r24, r25
     260:	51 f0       	breq	.+20     	; 0x276 <lcd_write+0x16a>
     262:	85 e3       	ldi	r24, 0x35	; 53
     264:	90 e0       	ldi	r25, 0x00	; 0
     266:	25 e3       	ldi	r18, 0x35	; 53
     268:	30 e0       	ldi	r19, 0x00	; 0
     26a:	f9 01       	movw	r30, r18
     26c:	20 81       	ld	r18, Z
     26e:	24 60       	ori	r18, 0x04	; 4
     270:	fc 01       	movw	r30, r24
     272:	20 83       	st	Z, r18
     274:	09 c0       	rjmp	.+18     	; 0x288 <lcd_write+0x17c>
     276:	85 e3       	ldi	r24, 0x35	; 53
     278:	90 e0       	ldi	r25, 0x00	; 0
     27a:	25 e3       	ldi	r18, 0x35	; 53
     27c:	30 e0       	ldi	r19, 0x00	; 0
     27e:	f9 01       	movw	r30, r18
     280:	20 81       	ld	r18, Z
     282:	2b 7f       	andi	r18, 0xFB	; 251
     284:	fc 01       	movw	r30, r24
     286:	20 83       	st	Z, r18
      lcd_db5_port_set(data&_BV(1));
     288:	89 81       	ldd	r24, Y+1	; 0x01
     28a:	88 2f       	mov	r24, r24
     28c:	90 e0       	ldi	r25, 0x00	; 0
     28e:	82 70       	andi	r24, 0x02	; 2
     290:	99 27       	eor	r25, r25
     292:	89 2b       	or	r24, r25
     294:	51 f0       	breq	.+20     	; 0x2aa <lcd_write+0x19e>
     296:	85 e3       	ldi	r24, 0x35	; 53
     298:	90 e0       	ldi	r25, 0x00	; 0
     29a:	25 e3       	ldi	r18, 0x35	; 53
     29c:	30 e0       	ldi	r19, 0x00	; 0
     29e:	f9 01       	movw	r30, r18
     2a0:	20 81       	ld	r18, Z
     2a2:	22 60       	ori	r18, 0x02	; 2
     2a4:	fc 01       	movw	r30, r24
     2a6:	20 83       	st	Z, r18
     2a8:	09 c0       	rjmp	.+18     	; 0x2bc <lcd_write+0x1b0>
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	90 e0       	ldi	r25, 0x00	; 0
     2ae:	25 e3       	ldi	r18, 0x35	; 53
     2b0:	30 e0       	ldi	r19, 0x00	; 0
     2b2:	f9 01       	movw	r30, r18
     2b4:	20 81       	ld	r18, Z
     2b6:	2d 7f       	andi	r18, 0xFD	; 253
     2b8:	fc 01       	movw	r30, r24
     2ba:	20 83       	st	Z, r18
      lcd_db4_port_set(data&_BV(0));
     2bc:	89 81       	ldd	r24, Y+1	; 0x01
     2be:	88 2f       	mov	r24, r24
     2c0:	90 e0       	ldi	r25, 0x00	; 0
     2c2:	81 70       	andi	r24, 0x01	; 1
     2c4:	99 27       	eor	r25, r25
     2c6:	89 2b       	or	r24, r25
     2c8:	51 f0       	breq	.+20     	; 0x2de <lcd_write+0x1d2>
     2ca:	85 e3       	ldi	r24, 0x35	; 53
     2cc:	90 e0       	ldi	r25, 0x00	; 0
     2ce:	25 e3       	ldi	r18, 0x35	; 53
     2d0:	30 e0       	ldi	r19, 0x00	; 0
     2d2:	f9 01       	movw	r30, r18
     2d4:	20 81       	ld	r18, Z
     2d6:	21 60       	ori	r18, 0x01	; 1
     2d8:	fc 01       	movw	r30, r24
     2da:	20 83       	st	Z, r18
     2dc:	09 c0       	rjmp	.+18     	; 0x2f0 <lcd_write+0x1e4>
     2de:	85 e3       	ldi	r24, 0x35	; 53
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	25 e3       	ldi	r18, 0x35	; 53
     2e4:	30 e0       	ldi	r19, 0x00	; 0
     2e6:	f9 01       	movw	r30, r18
     2e8:	20 81       	ld	r18, Z
     2ea:	2e 7f       	andi	r18, 0xFE	; 254
     2ec:	fc 01       	movw	r30, r24
     2ee:	20 83       	st	Z, r18

      Delay_ns(100);
     2f0:	00 c0       	rjmp	.+0      	; 0x2f2 <lcd_write+0x1e6>
      lcd_e_port_high();
     2f2:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>

      Delay_ns(500);
     2f6:	f2 e0       	ldi	r31, 0x02	; 2
     2f8:	fa 95       	dec	r31
     2fa:	f1 f7       	brne	.-4      	; 0x2f8 <lcd_write+0x1ec>
     2fc:	00 c0       	rjmp	.+0      	; 0x2fe <lcd_write+0x1f2>
      lcd_e_port_low();
     2fe:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

      lcd_db7_port_high();                            // All Data Pins High (Inactive)
     302:	85 e3       	ldi	r24, 0x35	; 53
     304:	90 e0       	ldi	r25, 0x00	; 0
     306:	25 e3       	ldi	r18, 0x35	; 53
     308:	30 e0       	ldi	r19, 0x00	; 0
     30a:	f9 01       	movw	r30, r18
     30c:	20 81       	ld	r18, Z
     30e:	28 60       	ori	r18, 0x08	; 8
     310:	fc 01       	movw	r30, r24
     312:	20 83       	st	Z, r18
      lcd_db6_port_high();
     314:	85 e3       	ldi	r24, 0x35	; 53
     316:	90 e0       	ldi	r25, 0x00	; 0
     318:	25 e3       	ldi	r18, 0x35	; 53
     31a:	30 e0       	ldi	r19, 0x00	; 0
     31c:	f9 01       	movw	r30, r18
     31e:	20 81       	ld	r18, Z
     320:	24 60       	ori	r18, 0x04	; 4
     322:	fc 01       	movw	r30, r24
     324:	20 83       	st	Z, r18
      lcd_db5_port_high();
     326:	85 e3       	ldi	r24, 0x35	; 53
     328:	90 e0       	ldi	r25, 0x00	; 0
     32a:	25 e3       	ldi	r18, 0x35	; 53
     32c:	30 e0       	ldi	r19, 0x00	; 0
     32e:	f9 01       	movw	r30, r18
     330:	20 81       	ld	r18, Z
     332:	22 60       	ori	r18, 0x02	; 2
     334:	fc 01       	movw	r30, r24
     336:	20 83       	st	Z, r18
      lcd_db4_port_high();
     338:	85 e3       	ldi	r24, 0x35	; 53
     33a:	90 e0       	ldi	r25, 0x00	; 0
     33c:	25 e3       	ldi	r18, 0x35	; 53
     33e:	30 e0       	ldi	r19, 0x00	; 0
     340:	f9 01       	movw	r30, r18
     342:	20 81       	ld	r18, Z
     344:	21 60       	ori	r18, 0x01	; 1
     346:	fc 01       	movw	r30, r24
     348:	20 83       	st	Z, r18
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    #if (WAIT_MODE==0 || RW_LINE_IMPLEMENTED==0)
      if (!rs && data<=((1<<LCD_CLR) | (1<<LCD_HOME))) // Is command clrscr or home?
     34a:	8a 81       	ldd	r24, Y+2	; 0x02
     34c:	88 23       	and	r24, r24
     34e:	51 f4       	brne	.+20     	; 0x364 <lcd_write+0x258>
     350:	89 81       	ldd	r24, Y+1	; 0x01
     352:	84 30       	cpi	r24, 0x04	; 4
     354:	38 f4       	brcc	.+14     	; 0x364 <lcd_write+0x258>
        Delay_us(1640);
     356:	8f e9       	ldi	r24, 0x9F	; 159
     358:	99 e1       	ldi	r25, 0x19	; 25
     35a:	01 97       	sbiw	r24, 0x01	; 1
     35c:	f1 f7       	brne	.-4      	; 0x35a <lcd_write+0x24e>
     35e:	00 c0       	rjmp	.+0      	; 0x360 <lcd_write+0x254>
     360:	00 00       	nop
     362:	04 c0       	rjmp	.+8      	; 0x36c <lcd_write+0x260>
      else Delay_us(40);
     364:	95 ed       	ldi	r25, 0xD5	; 213
     366:	9a 95       	dec	r25
     368:	f1 f7       	brne	.-4      	; 0x366 <lcd_write+0x25a>
     36a:	00 00       	nop
    #endif
  }
     36c:	0f 90       	pop	r0
     36e:	0f 90       	pop	r0
     370:	df 91       	pop	r29
     372:	cf 91       	pop	r28
     374:	08 95       	ret

00000376 <lcd_command>:
Send LCD controller instruction command
Input:   instruction to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_command(uint8_t cmd)
  {
     376:	cf 93       	push	r28
     378:	df 93       	push	r29
     37a:	1f 92       	push	r1
     37c:	cd b7       	in	r28, 0x3d	; 61
     37e:	de b7       	in	r29, 0x3e	; 62
     380:	89 83       	std	Y+1, r24	; 0x01
    lcd_write(cmd,0);
     382:	60 e0       	ldi	r22, 0x00	; 0
     384:	89 81       	ldd	r24, Y+1	; 0x01
     386:	0e 94 86 00 	call	0x10c	; 0x10c <lcd_write>
  }
     38a:	0f 90       	pop	r0
     38c:	df 91       	pop	r29
     38e:	cf 91       	pop	r28
     390:	08 95       	ret

00000392 <lcd_goto>:
Set cursor to specified position
Input:    pos position
Returns:  none
*************************************************************************/
void lcd_goto(uint8_t pos)
  {
     392:	cf 93       	push	r28
     394:	df 93       	push	r29
     396:	1f 92       	push	r1
     398:	cd b7       	in	r28, 0x3d	; 61
     39a:	de b7       	in	r29, 0x3e	; 62
     39c:	89 83       	std	Y+1, r24	; 0x01
    lcd_command((1<<LCD_DDRAM)+pos);
     39e:	89 81       	ldd	r24, Y+1	; 0x01
     3a0:	80 58       	subi	r24, 0x80	; 128
     3a2:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
     3a6:	0f 90       	pop	r0
     3a8:	df 91       	pop	r29
     3aa:	cf 91       	pop	r28
     3ac:	08 95       	ret

000003ae <lcd_clrscr>:
Clear screen
Input:    none
Returns:  none
*************************************************************************/
void lcd_clrscr()
  {
     3ae:	cf 93       	push	r28
     3b0:	df 93       	push	r29
     3b2:	cd b7       	in	r28, 0x3d	; 61
     3b4:	de b7       	in	r29, 0x3e	; 62
    lcd_command(1<<LCD_CLR);
     3b6:	81 e0       	ldi	r24, 0x01	; 1
     3b8:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
     3bc:	df 91       	pop	r29
     3be:	cf 91       	pop	r28
     3c0:	08 95       	ret

000003c2 <lcd_putc>:
Display character
Input:    character to be displayed
Returns:  none
*************************************************************************/
void lcd_putc(char c)
  {
     3c2:	cf 93       	push	r28
     3c4:	df 93       	push	r29
     3c6:	1f 92       	push	r1
     3c8:	cd b7       	in	r28, 0x3d	; 61
     3ca:	de b7       	in	r29, 0x3e	; 62
     3cc:	89 83       	std	Y+1, r24	; 0x01
    lcd_write(c,1);
     3ce:	61 e0       	ldi	r22, 0x01	; 1
     3d0:	89 81       	ldd	r24, Y+1	; 0x01
     3d2:	0e 94 86 00 	call	0x10c	; 0x10c <lcd_write>
  }
     3d6:	0f 90       	pop	r0
     3d8:	df 91       	pop	r29
     3da:	cf 91       	pop	r28
     3dc:	08 95       	ret

000003de <lcd_puts>:
Display string
Input:    string to be displayed
Returns:  none
*************************************************************************/
void lcd_puts(const char *s)
  {
     3de:	1f 93       	push	r17
     3e0:	cf 93       	push	r28
     3e2:	df 93       	push	r29
     3e4:	00 d0       	rcall	.+0      	; 0x3e6 <lcd_puts+0x8>
     3e6:	cd b7       	in	r28, 0x3d	; 61
     3e8:	de b7       	in	r29, 0x3e	; 62
     3ea:	9a 83       	std	Y+2, r25	; 0x02
     3ec:	89 83       	std	Y+1, r24	; 0x01
    register char c;

    while ((c=*s++)) 
     3ee:	03 c0       	rjmp	.+6      	; 0x3f6 <lcd_puts+0x18>
      lcd_putc(c);
     3f0:	81 2f       	mov	r24, r17
     3f2:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <lcd_putc>
*************************************************************************/
void lcd_puts(const char *s)
  {
    register char c;

    while ((c=*s++)) 
     3f6:	89 81       	ldd	r24, Y+1	; 0x01
     3f8:	9a 81       	ldd	r25, Y+2	; 0x02
     3fa:	9c 01       	movw	r18, r24
     3fc:	2f 5f       	subi	r18, 0xFF	; 255
     3fe:	3f 4f       	sbci	r19, 0xFF	; 255
     400:	3a 83       	std	Y+2, r19	; 0x02
     402:	29 83       	std	Y+1, r18	; 0x01
     404:	fc 01       	movw	r30, r24
     406:	10 81       	ld	r17, Z
     408:	11 23       	and	r17, r17
     40a:	91 f7       	brne	.-28     	; 0x3f0 <lcd_puts+0x12>
      lcd_putc(c);
  }
     40c:	0f 90       	pop	r0
     40e:	0f 90       	pop	r0
     410:	df 91       	pop	r29
     412:	cf 91       	pop	r28
     414:	1f 91       	pop	r17
     416:	08 95       	ret

00000418 <lcd_init>:
Initialize display
Input:    none
Returns:  none
*************************************************************************/
void lcd_init()
  {
     418:	cf 93       	push	r28
     41a:	df 93       	push	r29
     41c:	cd b7       	in	r28, 0x3d	; 61
     41e:	de b7       	in	r29, 0x3e	; 62
    //Set All Pins as Output
    lcd_e_ddr_high();
     420:	0e 94 76 00 	call	0xec	; 0xec <lcd_e_ddr_high>
    lcd_rs_ddr_high();
     424:	84 e3       	ldi	r24, 0x34	; 52
     426:	90 e0       	ldi	r25, 0x00	; 0
     428:	24 e3       	ldi	r18, 0x34	; 52
     42a:	30 e0       	ldi	r19, 0x00	; 0
     42c:	f9 01       	movw	r30, r18
     42e:	20 81       	ld	r18, Z
     430:	20 61       	ori	r18, 0x10	; 16
     432:	fc 01       	movw	r30, r24
     434:	20 83       	st	Z, r18
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_ddr_high();
    #endif
    lcd_db7_ddr_high();
     436:	84 e3       	ldi	r24, 0x34	; 52
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	24 e3       	ldi	r18, 0x34	; 52
     43c:	30 e0       	ldi	r19, 0x00	; 0
     43e:	f9 01       	movw	r30, r18
     440:	20 81       	ld	r18, Z
     442:	28 60       	ori	r18, 0x08	; 8
     444:	fc 01       	movw	r30, r24
     446:	20 83       	st	Z, r18
    lcd_db6_ddr_high();
     448:	84 e3       	ldi	r24, 0x34	; 52
     44a:	90 e0       	ldi	r25, 0x00	; 0
     44c:	24 e3       	ldi	r18, 0x34	; 52
     44e:	30 e0       	ldi	r19, 0x00	; 0
     450:	f9 01       	movw	r30, r18
     452:	20 81       	ld	r18, Z
     454:	24 60       	ori	r18, 0x04	; 4
     456:	fc 01       	movw	r30, r24
     458:	20 83       	st	Z, r18
    lcd_db5_ddr_high();
     45a:	84 e3       	ldi	r24, 0x34	; 52
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	24 e3       	ldi	r18, 0x34	; 52
     460:	30 e0       	ldi	r19, 0x00	; 0
     462:	f9 01       	movw	r30, r18
     464:	20 81       	ld	r18, Z
     466:	22 60       	ori	r18, 0x02	; 2
     468:	fc 01       	movw	r30, r24
     46a:	20 83       	st	Z, r18
    lcd_db4_ddr_high();
     46c:	84 e3       	ldi	r24, 0x34	; 52
     46e:	90 e0       	ldi	r25, 0x00	; 0
     470:	24 e3       	ldi	r18, 0x34	; 52
     472:	30 e0       	ldi	r19, 0x00	; 0
     474:	f9 01       	movw	r30, r18
     476:	20 81       	ld	r18, Z
     478:	21 60       	ori	r18, 0x01	; 1
     47a:	fc 01       	movw	r30, r24
     47c:	20 83       	st	Z, r18
      lcd_db1_ddr_high();
      lcd_db0_ddr_high();
    #endif

    //Set All Control Lines Low
    lcd_e_port_low();
     47e:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
    lcd_rs_port_low();
     482:	85 e3       	ldi	r24, 0x35	; 53
     484:	90 e0       	ldi	r25, 0x00	; 0
     486:	25 e3       	ldi	r18, 0x35	; 53
     488:	30 e0       	ldi	r19, 0x00	; 0
     48a:	f9 01       	movw	r30, r18
     48c:	20 81       	ld	r18, Z
     48e:	2f 7e       	andi	r18, 0xEF	; 239
     490:	fc 01       	movw	r30, r24
     492:	20 83       	st	Z, r18
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_port_low();
    #endif

    //Set All Data Lines High
    lcd_db7_port_high();
     494:	85 e3       	ldi	r24, 0x35	; 53
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	25 e3       	ldi	r18, 0x35	; 53
     49a:	30 e0       	ldi	r19, 0x00	; 0
     49c:	f9 01       	movw	r30, r18
     49e:	20 81       	ld	r18, Z
     4a0:	28 60       	ori	r18, 0x08	; 8
     4a2:	fc 01       	movw	r30, r24
     4a4:	20 83       	st	Z, r18
    lcd_db6_port_high();
     4a6:	85 e3       	ldi	r24, 0x35	; 53
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	25 e3       	ldi	r18, 0x35	; 53
     4ac:	30 e0       	ldi	r19, 0x00	; 0
     4ae:	f9 01       	movw	r30, r18
     4b0:	20 81       	ld	r18, Z
     4b2:	24 60       	ori	r18, 0x04	; 4
     4b4:	fc 01       	movw	r30, r24
     4b6:	20 83       	st	Z, r18
    lcd_db5_port_high();
     4b8:	85 e3       	ldi	r24, 0x35	; 53
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	25 e3       	ldi	r18, 0x35	; 53
     4be:	30 e0       	ldi	r19, 0x00	; 0
     4c0:	f9 01       	movw	r30, r18
     4c2:	20 81       	ld	r18, Z
     4c4:	22 60       	ori	r18, 0x02	; 2
     4c6:	fc 01       	movw	r30, r24
     4c8:	20 83       	st	Z, r18
    lcd_db4_port_high();
     4ca:	85 e3       	ldi	r24, 0x35	; 53
     4cc:	90 e0       	ldi	r25, 0x00	; 0
     4ce:	25 e3       	ldi	r18, 0x35	; 53
     4d0:	30 e0       	ldi	r19, 0x00	; 0
     4d2:	f9 01       	movw	r30, r18
     4d4:	20 81       	ld	r18, Z
     4d6:	21 60       	ori	r18, 0x01	; 1
     4d8:	fc 01       	movw	r30, r24
     4da:	20 83       	st	Z, r18
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    //Startup Delay
    Delay_ms(DELAY_RESET);
     4dc:	8f e5       	ldi	r24, 0x5F	; 95
     4de:	9a ee       	ldi	r25, 0xEA	; 234
     4e0:	01 97       	sbiw	r24, 0x01	; 1
     4e2:	f1 f7       	brne	.-4      	; 0x4e0 <__stack+0x81>
     4e4:	00 c0       	rjmp	.+0      	; 0x4e6 <__stack+0x87>
     4e6:	00 00       	nop

    //Initialize Display
    lcd_db7_port_low();
     4e8:	85 e3       	ldi	r24, 0x35	; 53
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	25 e3       	ldi	r18, 0x35	; 53
     4ee:	30 e0       	ldi	r19, 0x00	; 0
     4f0:	f9 01       	movw	r30, r18
     4f2:	20 81       	ld	r18, Z
     4f4:	27 7f       	andi	r18, 0xF7	; 247
     4f6:	fc 01       	movw	r30, r24
     4f8:	20 83       	st	Z, r18
    lcd_db6_port_low();
     4fa:	85 e3       	ldi	r24, 0x35	; 53
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	25 e3       	ldi	r18, 0x35	; 53
     500:	30 e0       	ldi	r19, 0x00	; 0
     502:	f9 01       	movw	r30, r18
     504:	20 81       	ld	r18, Z
     506:	2b 7f       	andi	r18, 0xFB	; 251
     508:	fc 01       	movw	r30, r24
     50a:	20 83       	st	Z, r18
    Delay_ns(100);
     50c:	00 c0       	rjmp	.+0      	; 0x50e <__stack+0xaf>
    lcd_e_port_high();
     50e:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
     512:	f2 e0       	ldi	r31, 0x02	; 2
     514:	fa 95       	dec	r31
     516:	f1 f7       	brne	.-4      	; 0x514 <__stack+0xb5>
     518:	00 c0       	rjmp	.+0      	; 0x51a <__stack+0xbb>
    lcd_e_port_low();
     51a:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(4100);
     51e:	8f e0       	ldi	r24, 0x0F	; 15
     520:	90 e4       	ldi	r25, 0x40	; 64
     522:	01 97       	sbiw	r24, 0x01	; 1
     524:	f1 f7       	brne	.-4      	; 0x522 <__stack+0xc3>
     526:	00 c0       	rjmp	.+0      	; 0x528 <__stack+0xc9>
     528:	00 00       	nop

    lcd_e_port_high();
     52a:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
     52e:	92 e0       	ldi	r25, 0x02	; 2
     530:	9a 95       	dec	r25
     532:	f1 f7       	brne	.-4      	; 0x530 <__stack+0xd1>
     534:	00 c0       	rjmp	.+0      	; 0x536 <__stack+0xd7>
    lcd_e_port_low();
     536:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(100);
     53a:	ef e8       	ldi	r30, 0x8F	; 143
     53c:	f1 e0       	ldi	r31, 0x01	; 1
     53e:	31 97       	sbiw	r30, 0x01	; 1
     540:	f1 f7       	brne	.-4      	; 0x53e <__stack+0xdf>
     542:	00 c0       	rjmp	.+0      	; 0x544 <__stack+0xe5>
     544:	00 00       	nop

    lcd_e_port_high();
     546:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
     54a:	f2 e0       	ldi	r31, 0x02	; 2
     54c:	fa 95       	dec	r31
     54e:	f1 f7       	brne	.-4      	; 0x54c <__stack+0xed>
     550:	00 c0       	rjmp	.+0      	; 0x552 <__stack+0xf3>
    lcd_e_port_low();
     552:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(40);
     556:	85 ed       	ldi	r24, 0xD5	; 213
     558:	8a 95       	dec	r24
     55a:	f1 f7       	brne	.-4      	; 0x558 <__stack+0xf9>
     55c:	00 00       	nop

    //Init differs between 4-bit and 8-bit from here
    #if (LCD_BITS==4)
      lcd_db4_port_low();
     55e:	85 e3       	ldi	r24, 0x35	; 53
     560:	90 e0       	ldi	r25, 0x00	; 0
     562:	25 e3       	ldi	r18, 0x35	; 53
     564:	30 e0       	ldi	r19, 0x00	; 0
     566:	f9 01       	movw	r30, r18
     568:	20 81       	ld	r18, Z
     56a:	2e 7f       	andi	r18, 0xFE	; 254
     56c:	fc 01       	movw	r30, r24
     56e:	20 83       	st	Z, r18
      Delay_ns(100);
     570:	00 c0       	rjmp	.+0      	; 0x572 <__stack+0x113>
      lcd_e_port_high();
     572:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
     576:	f2 e0       	ldi	r31, 0x02	; 2
     578:	fa 95       	dec	r31
     57a:	f1 f7       	brne	.-4      	; 0x578 <__stack+0x119>
     57c:	00 c0       	rjmp	.+0      	; 0x57e <__stack+0x11f>
      lcd_e_port_low();
     57e:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_us(40);
     582:	85 ed       	ldi	r24, 0xD5	; 213
     584:	8a 95       	dec	r24
     586:	f1 f7       	brne	.-4      	; 0x584 <__stack+0x125>
     588:	00 00       	nop

      lcd_db4_port_low();
     58a:	85 e3       	ldi	r24, 0x35	; 53
     58c:	90 e0       	ldi	r25, 0x00	; 0
     58e:	25 e3       	ldi	r18, 0x35	; 53
     590:	30 e0       	ldi	r19, 0x00	; 0
     592:	f9 01       	movw	r30, r18
     594:	20 81       	ld	r18, Z
     596:	2e 7f       	andi	r18, 0xFE	; 254
     598:	fc 01       	movw	r30, r24
     59a:	20 83       	st	Z, r18
      Delay_ns(100);
     59c:	00 c0       	rjmp	.+0      	; 0x59e <__stack+0x13f>
      lcd_e_port_high();
     59e:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
     5a2:	f2 e0       	ldi	r31, 0x02	; 2
     5a4:	fa 95       	dec	r31
     5a6:	f1 f7       	brne	.-4      	; 0x5a4 <__stack+0x145>
     5a8:	00 c0       	rjmp	.+0      	; 0x5aa <__stack+0x14b>
      lcd_e_port_low();
     5aa:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_ns(500);
     5ae:	82 e0       	ldi	r24, 0x02	; 2
     5b0:	8a 95       	dec	r24
     5b2:	f1 f7       	brne	.-4      	; 0x5b0 <__stack+0x151>
     5b4:	00 c0       	rjmp	.+0      	; 0x5b6 <__stack+0x157>

      #if (LCD_DISPLAYS==1)
        if (LCD_DISPLAY_LINES>1)
          lcd_db7_port_high();
     5b6:	85 e3       	ldi	r24, 0x35	; 53
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	25 e3       	ldi	r18, 0x35	; 53
     5bc:	30 e0       	ldi	r19, 0x00	; 0
     5be:	f9 01       	movw	r30, r18
     5c0:	20 81       	ld	r18, Z
     5c2:	28 60       	ori	r18, 0x08	; 8
     5c4:	fc 01       	movw	r30, r24
     5c6:	20 83       	st	Z, r18
          }
        if (c>1)
          lcd_db7_port_high();
      #endif

      Delay_ns(100);
     5c8:	00 c0       	rjmp	.+0      	; 0x5ca <__stack+0x16b>
      lcd_e_port_high();
     5ca:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
     5ce:	f2 e0       	ldi	r31, 0x02	; 2
     5d0:	fa 95       	dec	r31
     5d2:	f1 f7       	brne	.-4      	; 0x5d0 <__stack+0x171>
     5d4:	00 c0       	rjmp	.+0      	; 0x5d6 <__stack+0x177>
      lcd_e_port_low();
     5d6:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_us(40);
     5da:	85 ed       	ldi	r24, 0xD5	; 213
     5dc:	8a 95       	dec	r24
     5de:	f1 f7       	brne	.-4      	; 0x5dc <__stack+0x17d>
     5e0:	00 00       	nop
      lcd_e_port_low();
      Delay_us(40);
    #endif

    //Display Off
    lcd_command(_BV(LCD_DISPLAYMODE));
     5e2:	88 e0       	ldi	r24, 0x08	; 8
     5e4:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>

    //Display Clear
    lcd_clrscr();
     5e8:	0e 94 d7 01 	call	0x3ae	; 0x3ae <lcd_clrscr>

    //Entry Mode Set
    lcd_command(_BV(LCD_ENTRY_MODE) | _BV(LCD_ENTRY_INC));
     5ec:	86 e0       	ldi	r24, 0x06	; 6
     5ee:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>

    //Display On
    lcd_command(_BV(LCD_DISPLAYMODE) | _BV(LCD_DISPLAYMODE_ON));
     5f2:	8c e0       	ldi	r24, 0x0C	; 12
     5f4:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
     5f8:	df 91       	pop	r29
     5fa:	cf 91       	pop	r28
     5fc:	08 95       	ret

000005fe <__vector_3>:
Button pwm_mode_select = {0,70};
Encoder enc = {0,0,0};

/* Диспетчер */
ISR(TIMER2_COMP_vect)
{
     5fe:	1f 92       	push	r1
     600:	0f 92       	push	r0
     602:	0f b6       	in	r0, 0x3f	; 63
     604:	0f 92       	push	r0
     606:	11 24       	eor	r1, r1
     608:	2f 93       	push	r18
     60a:	3f 93       	push	r19
     60c:	4f 93       	push	r20
     60e:	5f 93       	push	r21
     610:	6f 93       	push	r22
     612:	7f 93       	push	r23
     614:	8f 93       	push	r24
     616:	9f 93       	push	r25
     618:	af 93       	push	r26
     61a:	bf 93       	push	r27
     61c:	ef 93       	push	r30
     61e:	ff 93       	push	r31
     620:	cf 93       	push	r28
     622:	df 93       	push	r29
     624:	1f 92       	push	r1
     626:	cd b7       	in	r28, 0x3d	; 61
     628:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = 0;
     62a:	12 be       	out	0x32, r1	; 50
	//делитель clk
	if(push_button(PIND, 6, freq_div))
     62c:	80 b3       	in	r24, 0x10	; 16
     62e:	44 e6       	ldi	r20, 0x64	; 100
     630:	50 e0       	ldi	r21, 0x00	; 0
     632:	66 e0       	ldi	r22, 0x06	; 6
     634:	0e 94 63 04 	call	0x8c6	; 0x8c6 <_Z11push_buttonhhR6Button>
     638:	88 23       	and	r24, r24
     63a:	f1 f0       	breq	.+60     	; 0x678 <__vector_3+0x7a>
	{
		if(state.prescaller > 4)
     63c:	80 91 99 00 	lds	r24, 0x0099
     640:	87 70       	andi	r24, 0x07	; 7
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	05 97       	sbiw	r24, 0x05	; 5
     646:	2c f0       	brlt	.+10     	; 0x652 <__vector_3+0x54>
			state.prescaller = 0;
     648:	e9 e9       	ldi	r30, 0x99	; 153
     64a:	f0 e0       	ldi	r31, 0x00	; 0
     64c:	80 81       	ld	r24, Z
     64e:	88 7f       	andi	r24, 0xF8	; 248
     650:	80 83       	st	Z, r24
		pwm.set_prescaler(state.prescaller++);
     652:	e9 e9       	ldi	r30, 0x99	; 153
     654:	f0 e0       	ldi	r31, 0x00	; 0
     656:	80 81       	ld	r24, Z
     658:	28 2f       	mov	r18, r24
     65a:	27 70       	andi	r18, 0x07	; 7
     65c:	91 e0       	ldi	r25, 0x01	; 1
     65e:	92 0f       	add	r25, r18
     660:	97 70       	andi	r25, 0x07	; 7
     662:	88 7f       	andi	r24, 0xF8	; 248
     664:	89 2b       	or	r24, r25
     666:	80 83       	st	Z, r24
     668:	29 83       	std	Y+1, r18	; 0x01
     66a:	be 01       	movw	r22, r28
     66c:	6f 5f       	subi	r22, 0xFF	; 255
     66e:	7f 4f       	sbci	r23, 0xFF	; 255
     670:	8b e9       	ldi	r24, 0x9B	; 155
     672:	90 e0       	ldi	r25, 0x00	; 0
     674:	0e 94 c2 04 	call	0x984	; 0x984 <_ZN3PWM13set_prescalerERKh>
	}
	
	//коэфф. инкремента 
	if (push_button(PIND, 3, mult_div))
     678:	80 b3       	in	r24, 0x10	; 16
     67a:	42 e6       	ldi	r20, 0x62	; 98
     67c:	50 e0       	ldi	r21, 0x00	; 0
     67e:	63 e0       	ldi	r22, 0x03	; 3
     680:	0e 94 63 04 	call	0x8c6	; 0x8c6 <_Z11push_buttonhhR6Button>
     684:	88 23       	and	r24, r24
     686:	09 f4       	brne	.+2      	; 0x68a <__vector_3+0x8c>
     688:	47 c0       	rjmp	.+142    	; 0x718 <__vector_3+0x11a>
	{
		if(state.coeff > 4)
     68a:	80 91 99 00 	lds	r24, 0x0099
     68e:	86 95       	lsr	r24
     690:	86 95       	lsr	r24
     692:	86 95       	lsr	r24
     694:	87 70       	andi	r24, 0x07	; 7
     696:	28 2f       	mov	r18, r24
     698:	30 e0       	ldi	r19, 0x00	; 0
     69a:	25 30       	cpi	r18, 0x05	; 5
     69c:	31 05       	cpc	r19, r1
     69e:	3c f0       	brlt	.+14     	; 0x6ae <__vector_3+0xb0>
			state.coeff = 0;
		switch(state.coeff++)
     6a0:	e9 e9       	ldi	r30, 0x99	; 153
     6a2:	f0 e0       	ldi	r31, 0x00	; 0
     6a4:	80 81       	ld	r24, Z
     6a6:	87 7c       	andi	r24, 0xC7	; 199
     6a8:	88 60       	ori	r24, 0x08	; 8
     6aa:	80 83       	st	Z, r24
     6ac:	1a c0       	rjmp	.+52     	; 0x6e2 <__vector_3+0xe4>
     6ae:	8f 5f       	subi	r24, 0xFF	; 255
     6b0:	87 70       	andi	r24, 0x07	; 7
     6b2:	e9 e9       	ldi	r30, 0x99	; 153
     6b4:	f0 e0       	ldi	r31, 0x00	; 0
     6b6:	98 2f       	mov	r25, r24
     6b8:	99 0f       	add	r25, r25
     6ba:	99 0f       	add	r25, r25
     6bc:	99 0f       	add	r25, r25
     6be:	80 81       	ld	r24, Z
     6c0:	87 7c       	andi	r24, 0xC7	; 199
     6c2:	89 2b       	or	r24, r25
     6c4:	80 83       	st	Z, r24
     6c6:	21 30       	cpi	r18, 0x01	; 1
     6c8:	31 05       	cpc	r19, r1
     6ca:	91 f0       	breq	.+36     	; 0x6f0 <__vector_3+0xf2>
     6cc:	1c f4       	brge	.+6      	; 0x6d4 <__vector_3+0xd6>
     6ce:	23 2b       	or	r18, r19
     6d0:	19 f5       	brne	.+70     	; 0x718 <__vector_3+0x11a>
     6d2:	07 c0       	rjmp	.+14     	; 0x6e2 <__vector_3+0xe4>
     6d4:	22 30       	cpi	r18, 0x02	; 2
     6d6:	31 05       	cpc	r19, r1
     6d8:	91 f0       	breq	.+36     	; 0x6fe <__vector_3+0x100>
     6da:	23 30       	cpi	r18, 0x03	; 3
     6dc:	31 05       	cpc	r19, r1
     6de:	b1 f0       	breq	.+44     	; 0x70c <__vector_3+0x10e>
     6e0:	1b c0       	rjmp	.+54     	; 0x718 <__vector_3+0x11a>
		{
			case 0: coeff = 1;		break;
     6e2:	81 e0       	ldi	r24, 0x01	; 1
     6e4:	90 e0       	ldi	r25, 0x00	; 0
     6e6:	90 93 67 00 	sts	0x0067, r25
     6ea:	80 93 66 00 	sts	0x0066, r24
     6ee:	14 c0       	rjmp	.+40     	; 0x718 <__vector_3+0x11a>
			case 1: coeff = 10;		break;
     6f0:	8a e0       	ldi	r24, 0x0A	; 10
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	90 93 67 00 	sts	0x0067, r25
     6f8:	80 93 66 00 	sts	0x0066, r24
     6fc:	0d c0       	rjmp	.+26     	; 0x718 <__vector_3+0x11a>
			case 2: coeff = 100;	break;
     6fe:	84 e6       	ldi	r24, 0x64	; 100
     700:	90 e0       	ldi	r25, 0x00	; 0
     702:	90 93 67 00 	sts	0x0067, r25
     706:	80 93 66 00 	sts	0x0066, r24
     70a:	06 c0       	rjmp	.+12     	; 0x718 <__vector_3+0x11a>
			case 3: coeff = 1000;	break;
     70c:	88 ee       	ldi	r24, 0xE8	; 232
     70e:	93 e0       	ldi	r25, 0x03	; 3
     710:	90 93 67 00 	sts	0x0067, r25
     714:	80 93 66 00 	sts	0x0066, r24
		}
	}
	
	//выбор режима ШИМ
	if(push_button(PIND, 2, pwm_mode_select))
     718:	80 b3       	in	r24, 0x10	; 16
     71a:	40 e6       	ldi	r20, 0x60	; 96
     71c:	50 e0       	ldi	r21, 0x00	; 0
     71e:	62 e0       	ldi	r22, 0x02	; 2
     720:	0e 94 63 04 	call	0x8c6	; 0x8c6 <_Z11push_buttonhhR6Button>
     724:	88 23       	and	r24, r24
     726:	09 f4       	brne	.+2      	; 0x72a <__vector_3+0x12c>
     728:	4e c0       	rjmp	.+156    	; 0x7c6 <__vector_3+0x1c8>
	{		
		if(state.pwm_mode > 2)
     72a:	80 91 99 00 	lds	r24, 0x0099
     72e:	98 2f       	mov	r25, r24
     730:	92 95       	swap	r25
     732:	96 95       	lsr	r25
     734:	96 95       	lsr	r25
     736:	93 70       	andi	r25, 0x03	; 3
     738:	80 91 9a 00 	lds	r24, 0x009A
     73c:	81 70       	andi	r24, 0x01	; 1
     73e:	88 0f       	add	r24, r24
     740:	88 0f       	add	r24, r24
     742:	89 2b       	or	r24, r25
     744:	28 2f       	mov	r18, r24
     746:	30 e0       	ldi	r19, 0x00	; 0
     748:	23 30       	cpi	r18, 0x03	; 3
     74a:	31 05       	cpc	r19, r1
     74c:	64 f0       	brlt	.+24     	; 0x766 <__vector_3+0x168>
			state.pwm_mode = 0;
		switch(state.pwm_mode++)
     74e:	e9 e9       	ldi	r30, 0x99	; 153
     750:	f0 e0       	ldi	r31, 0x00	; 0
     752:	80 81       	ld	r24, Z
     754:	8f 73       	andi	r24, 0x3F	; 63
     756:	80 64       	ori	r24, 0x40	; 64
     758:	80 83       	st	Z, r24
     75a:	ea e9       	ldi	r30, 0x9A	; 154
     75c:	f0 e0       	ldi	r31, 0x00	; 0
     75e:	80 81       	ld	r24, Z
     760:	8e 7f       	andi	r24, 0xFE	; 254
     762:	80 83       	st	Z, r24
     764:	1d c0       	rjmp	.+58     	; 0x7a0 <__vector_3+0x1a2>
     766:	8f 5f       	subi	r24, 0xFF	; 255
     768:	e9 e9       	ldi	r30, 0x99	; 153
     76a:	f0 e0       	ldi	r31, 0x00	; 0
     76c:	48 2f       	mov	r20, r24
     76e:	42 95       	swap	r20
     770:	44 0f       	add	r20, r20
     772:	44 0f       	add	r20, r20
     774:	40 7c       	andi	r20, 0xC0	; 192
     776:	90 81       	ld	r25, Z
     778:	9f 73       	andi	r25, 0x3F	; 63
     77a:	94 2b       	or	r25, r20
     77c:	90 83       	st	Z, r25
     77e:	82 fb       	bst	r24, 2
     780:	99 27       	eor	r25, r25
     782:	90 f9       	bld	r25, 0
     784:	ea e9       	ldi	r30, 0x9A	; 154
     786:	f0 e0       	ldi	r31, 0x00	; 0
     788:	80 81       	ld	r24, Z
     78a:	8e 7f       	andi	r24, 0xFE	; 254
     78c:	89 2b       	or	r24, r25
     78e:	80 83       	st	Z, r24
     790:	21 30       	cpi	r18, 0x01	; 1
     792:	31 05       	cpc	r19, r1
     794:	59 f0       	breq	.+22     	; 0x7ac <__vector_3+0x1ae>
     796:	22 30       	cpi	r18, 0x02	; 2
     798:	31 05       	cpc	r19, r1
     79a:	71 f0       	breq	.+28     	; 0x7b8 <__vector_3+0x1ba>
     79c:	23 2b       	or	r18, r19
     79e:	89 f4       	brne	.+34     	; 0x7c2 <__vector_3+0x1c4>
		{
			case 0: pwm.set_mode_pwm(PWM::CTC);				break;
     7a0:	64 e0       	ldi	r22, 0x04	; 4
     7a2:	8b e9       	ldi	r24, 0x9B	; 155
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	0e 94 1f 05 	call	0xa3e	; 0xa3e <_ZN3PWM12set_mode_pwmENS_5_MODEE>
     7aa:	0b c0       	rjmp	.+22     	; 0x7c2 <__vector_3+0x1c4>
			case 1: pwm.set_mode_pwm(PWM::FAST_PWM);		break;
     7ac:	61 e0       	ldi	r22, 0x01	; 1
     7ae:	8b e9       	ldi	r24, 0x9B	; 155
     7b0:	90 e0       	ldi	r25, 0x00	; 0
     7b2:	0e 94 1f 05 	call	0xa3e	; 0xa3e <_ZN3PWM12set_mode_pwmENS_5_MODEE>
     7b6:	05 c0       	rjmp	.+10     	; 0x7c2 <__vector_3+0x1c4>
			case 2: pwm.set_mode_pwm(PWM::PHASE_CORRECT);	break;
     7b8:	62 e0       	ldi	r22, 0x02	; 2
     7ba:	8b e9       	ldi	r24, 0x9B	; 155
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	0e 94 1f 05 	call	0xa3e	; 0xa3e <_ZN3PWM12set_mode_pwmENS_5_MODEE>
			//case 3: pwm.set_mode_pwm(PWM::PHASE_FREQ_CORRECT);	lcd_puts(" "); lcd_goto(4);	break;
		}
		refresh_freq = false;
     7c2:	10 92 69 00 	sts	0x0069, r1
	}
	
	//проверка энкодера
	if((!(PINA & BIT1) || !(PINA & BIT2)) || (enc.detect == true))
     7c6:	c9 9b       	sbis	0x19, 1	; 25
     7c8:	07 c0       	rjmp	.+14     	; 0x7d8 <__vector_3+0x1da>
     7ca:	ca 9b       	sbis	0x19, 2	; 25
     7cc:	05 c0       	rjmp	.+10     	; 0x7d8 <__vector_3+0x1da>
     7ce:	80 91 96 00 	lds	r24, 0x0096
     7d2:	88 23       	and	r24, r24
     7d4:	09 f4       	brne	.+2      	; 0x7d8 <__vector_3+0x1da>
     7d6:	48 c0       	rjmp	.+144    	; 0x868 <__vector_3+0x26a>
	{
		if(enc.init == false)
     7d8:	80 91 97 00 	lds	r24, 0x0097
     7dc:	81 11       	cpse	r24, r1
     7de:	30 c0       	rjmp	.+96     	; 0x840 <__vector_3+0x242>
		{
			enc.detect = true;
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	80 93 96 00 	sts	0x0096, r24
			uint16_t tmp = OCR1AH<<8 | OCR1AL;
     7e6:	2b b5       	in	r18, 0x2b	; 43
     7e8:	8a b5       	in	r24, 0x2a	; 42
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	92 2b       	or	r25, r18
			
			if(PINA & BIT1)
     7ee:	c9 9b       	sbis	0x19, 1	; 25
     7f0:	13 c0       	rjmp	.+38     	; 0x818 <__vector_3+0x21a>
			{
				if(coeff <= 0xFFFF - tmp)
     7f2:	20 91 66 00 	lds	r18, 0x0066
     7f6:	30 91 67 00 	lds	r19, 0x0067
     7fa:	ac 01       	movw	r20, r24
     7fc:	40 95       	com	r20
     7fe:	50 95       	com	r21
     800:	42 17       	cp	r20, r18
     802:	53 07       	cpc	r21, r19
     804:	28 f0       	brcs	.+10     	; 0x810 <__vector_3+0x212>
				{
					tmp += coeff;
     806:	82 0f       	add	r24, r18
     808:	93 1f       	adc	r25, r19
					OCR1AH = (uint8_t)(tmp>>8);
     80a:	9b bd       	out	0x2b, r25	; 43
					OCR1AL = (uint8_t)tmp;
     80c:	8a bd       	out	0x2a, r24	; 42
     80e:	12 c0       	rjmp	.+36     	; 0x834 <__vector_3+0x236>
				}
				else
				{
					OCR1AH = 0xFF;
     810:	8f ef       	ldi	r24, 0xFF	; 255
     812:	8b bd       	out	0x2b, r24	; 43
					OCR1AL = 0xFF;
     814:	8a bd       	out	0x2a, r24	; 42
     816:	0e c0       	rjmp	.+28     	; 0x834 <__vector_3+0x236>
				}
			}
			else
			{	
				if(tmp >= coeff)
     818:	20 91 66 00 	lds	r18, 0x0066
     81c:	30 91 67 00 	lds	r19, 0x0067
     820:	82 17       	cp	r24, r18
     822:	93 07       	cpc	r25, r19
     824:	28 f0       	brcs	.+10     	; 0x830 <__vector_3+0x232>
				{
					tmp -= coeff;
     826:	82 1b       	sub	r24, r18
     828:	93 0b       	sbc	r25, r19
					OCR1AH = (uint8_t)(tmp>>8);
     82a:	9b bd       	out	0x2b, r25	; 43
					OCR1AL = (uint8_t)tmp;
     82c:	8a bd       	out	0x2a, r24	; 42
     82e:	02 c0       	rjmp	.+4      	; 0x834 <__vector_3+0x236>
				}
				else
				{
					OCR1AH = 0x00;
     830:	1b bc       	out	0x2b, r1	; 43
					OCR1AL = 0x00;
     832:	1a bc       	out	0x2a, r1	; 42
				}
			}
										
			enc.delay = 10;
     834:	e6 e9       	ldi	r30, 0x96	; 150
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	8a e0       	ldi	r24, 0x0A	; 10
     83a:	82 83       	std	Z+2, r24	; 0x02
			enc.init = true;
     83c:	81 e0       	ldi	r24, 0x01	; 1
     83e:	81 83       	std	Z+1, r24	; 0x01
		}
		if((PINA & BIT1) && (PINA & BIT2) && !(enc.delay ? --enc.delay : 0))
     840:	c9 9b       	sbis	0x19, 1	; 25
     842:	12 c0       	rjmp	.+36     	; 0x868 <__vector_3+0x26a>
     844:	ca 9b       	sbis	0x19, 2	; 25
     846:	10 c0       	rjmp	.+32     	; 0x868 <__vector_3+0x26a>
     848:	80 91 98 00 	lds	r24, 0x0098
     84c:	88 23       	and	r24, r24
     84e:	29 f0       	breq	.+10     	; 0x85a <__vector_3+0x25c>
     850:	81 50       	subi	r24, 0x01	; 1
     852:	80 93 98 00 	sts	0x0098, r24
     856:	81 11       	cpse	r24, r1
     858:	07 c0       	rjmp	.+14     	; 0x868 <__vector_3+0x26a>
		{
			enc.detect = false;
     85a:	e6 e9       	ldi	r30, 0x96	; 150
     85c:	f0 e0       	ldi	r31, 0x00	; 0
     85e:	10 82       	st	Z, r1
			enc.init = false;
     860:	11 82       	std	Z+1, r1	; 0x01
			refresh_freq = false;
     862:	10 92 69 00 	sts	0x0069, r1
     866:	04 c0       	rjmp	.+8      	; 0x870 <__vector_3+0x272>
		}
	}
	
	
	//1 раз в 100 мс
	if((refresh_freq == false) && (!tim_150ms--))
     868:	80 91 69 00 	lds	r24, 0x0069
     86c:	81 11       	cpse	r24, r1
     86e:	0f c0       	rjmp	.+30     	; 0x88e <__vector_3+0x290>
     870:	80 91 68 00 	lds	r24, 0x0068
     874:	9f ef       	ldi	r25, 0xFF	; 255
     876:	98 0f       	add	r25, r24
     878:	90 93 68 00 	sts	0x0068, r25
     87c:	81 11       	cpse	r24, r1
     87e:	07 c0       	rjmp	.+14     	; 0x88e <__vector_3+0x290>
	{
		refresh_freq = screen_refresh();		//обновление lcd
     880:	0e 94 5a 05 	call	0xab4	; 0xab4 <_Z14screen_refreshv>
     884:	80 93 69 00 	sts	0x0069, r24
		tim_150ms = 150;		
     888:	86 e9       	ldi	r24, 0x96	; 150
     88a:	80 93 68 00 	sts	0x0068, r24
	}
	

	// запуск преобразований ADC
	if(!(ADCSRA & 1<<ADSC))
     88e:	86 b1       	in	r24, 0x06	; 6
	{	
								
	}
	ADCSRA |= 1<<ADSC;					
     890:	36 9a       	sbi	0x06, 6	; 6
}
     892:	0f 90       	pop	r0
     894:	df 91       	pop	r29
     896:	cf 91       	pop	r28
     898:	ff 91       	pop	r31
     89a:	ef 91       	pop	r30
     89c:	bf 91       	pop	r27
     89e:	af 91       	pop	r26
     8a0:	9f 91       	pop	r25
     8a2:	8f 91       	pop	r24
     8a4:	7f 91       	pop	r23
     8a6:	6f 91       	pop	r22
     8a8:	5f 91       	pop	r21
     8aa:	4f 91       	pop	r20
     8ac:	3f 91       	pop	r19
     8ae:	2f 91       	pop	r18
     8b0:	0f 90       	pop	r0
     8b2:	0f be       	out	0x3f, r0	; 63
     8b4:	0f 90       	pop	r0
     8b6:	1f 90       	pop	r1
     8b8:	18 95       	reti

000008ba <main>:
#include "Main.h"
PWM pwm;

int main( void )
{
	peiph_init();
     8ba:	0e 94 8b 04 	call	0x916	; 0x916 <_Z10peiph_initv>
	lcd_init();
     8be:	0e 94 0c 02 	call	0x418	; 0x418 <lcd_init>
	
	sei();
     8c2:	78 94       	sei
#include "Main.h"
PWM pwm;

int main( void )
     8c4:	ff cf       	rjmp	.-2      	; 0x8c4 <main+0xa>

000008c6 <_Z11push_buttonhhR6Button>:
	}
}

bool push_button (const uint8_t PINX, const uint8_t pin_number, Button &but)
{
	if (!(PINX & 1<<pin_number))
     8c6:	90 e0       	ldi	r25, 0x00	; 0
     8c8:	02 c0       	rjmp	.+4      	; 0x8ce <_Z11push_buttonhhR6Button+0x8>
     8ca:	95 95       	asr	r25
     8cc:	87 95       	ror	r24
     8ce:	6a 95       	dec	r22
     8d0:	e2 f7       	brpl	.-8      	; 0x8ca <_Z11push_buttonhhR6Button+0x4>
     8d2:	80 fd       	sbrc	r24, 0
     8d4:	05 c0       	rjmp	.+10     	; 0x8e0 <_Z11push_buttonhhR6Button+0x1a>
		but.detect = true;
     8d6:	81 e0       	ldi	r24, 0x01	; 1
     8d8:	fa 01       	movw	r30, r20
     8da:	80 83       	st	Z, r24
		{
			but.time = 70;
			but.detect = false;
			return true;
		}
	return false;
     8dc:	80 e0       	ldi	r24, 0x00	; 0
     8de:	08 95       	ret
bool push_button (const uint8_t PINX, const uint8_t pin_number, Button &but)
{
	if (!(PINX & 1<<pin_number))
		but.detect = true;
	else
		if ((but.detect == true) && !(but.time ? but.time-- : 0))
     8e0:	fa 01       	movw	r30, r20
     8e2:	80 81       	ld	r24, Z
     8e4:	88 23       	and	r24, r24
     8e6:	59 f0       	breq	.+22     	; 0x8fe <_Z11push_buttonhhR6Button+0x38>
     8e8:	91 81       	ldd	r25, Z+1	; 0x01
     8ea:	99 23       	and	r25, r25
     8ec:	19 f0       	breq	.+6      	; 0x8f4 <_Z11push_buttonhhR6Button+0x2e>
     8ee:	91 50       	subi	r25, 0x01	; 1
     8f0:	91 83       	std	Z+1, r25	; 0x01
     8f2:	05 c0       	rjmp	.+10     	; 0x8fe <_Z11push_buttonhhR6Button+0x38>
		{
			but.time = 70;
     8f4:	96 e4       	ldi	r25, 0x46	; 70
     8f6:	fa 01       	movw	r30, r20
     8f8:	91 83       	std	Z+1, r25	; 0x01
			but.detect = false;
     8fa:	10 82       	st	Z, r1
			return true;
     8fc:	08 95       	ret
		}
	return false;
     8fe:	80 e0       	ldi	r24, 0x00	; 0
}
     900:	08 95       	ret

00000902 <_GLOBAL__sub_I_pwm>:
#include "Main.h"
PWM pwm;
     902:	8b e9       	ldi	r24, 0x9B	; 155
     904:	90 e0       	ldi	r25, 0x00	; 0
     906:	0e 94 a1 04 	call	0x942	; 0x942 <_ZN3PWMC1Ev>
     90a:	08 95       	ret

0000090c <_GLOBAL__sub_D_pwm>:
     90c:	8b e9       	ldi	r24, 0x9B	; 155
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	0e 94 4f 05 	call	0xa9e	; 0xa9e <_ZN3PWMD1Ev>
     914:	08 95       	ret

00000916 <_Z10peiph_initv>:
#include "periph_init.h"

void peiph_init()
{
	DDRB =	BIT3;									// ШИМ
     916:	88 e0       	ldi	r24, 0x08	; 8
     918:	87 bb       	out	0x17, r24	; 23
	DDRD =	BIT4 | BIT5;							// светодиоды
     91a:	80 e3       	ldi	r24, 0x30	; 48
     91c:	81 bb       	out	0x11, r24	; 17
	PORTD = BIT2 | BIT3 | BIT6;						// кнопки
     91e:	8c e4       	ldi	r24, 0x4C	; 76
     920:	82 bb       	out	0x12, r24	; 18
	PORTB = BIT1 | BIT2;							// энкодер	
     922:	86 e0       	ldi	r24, 0x06	; 6
     924:	88 bb       	out	0x18, r24	; 24
	//GICR =	(1<<INT0);								// PD2(16)
	//MCUCR =	(1<<ISC01) | (0<<ISC00);				// по спаду 
	
	//ADC initial
	ADMUX	=	(1<<ADLAR)|							// выравнивание по левому краю
				(0<<REFS1)|(1<<REFS0);				// опорное напряжение от внешнего источника питания
     926:	80 e6       	ldi	r24, 0x60	; 96
     928:	87 b9       	out	0x07, r24	; 7
	
	SFIOR	=	(0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);	// преобразование по прерыванию TIM0 OCR0
     92a:	10 be       	out	0x30, r1	; 48
	
	ADCSRA	=	(1<<ADEN); 							// ADC ON
     92c:	80 e8       	ldi	r24, 0x80	; 128
     92e:	86 b9       	out	0x06, r24	; 6
				//(1<<ADSC) |						// включение преобразования (сбрасывается по окончанию) 
				//(1<<ADATE);						// автоматическое включение преобразований

	//TIM2 initial periodic system timer
	TIMSK |= (1<<OCIE2);							// прерывание по сравнению
     930:	89 b7       	in	r24, 0x39	; 57
     932:	80 68       	ori	r24, 0x80	; 128
     934:	89 bf       	out	0x39, r24	; 57
	TCCR2 = (1<<FOC2) |								// режим NORMAL
			(0<<CS22) |(1<<CS21) |(1<<CS20);		// clk/256
     936:	83 e8       	ldi	r24, 0x83	; 131
     938:	85 bd       	out	0x25, r24	; 37
	TCNT2 = 0;										// обнуление счётного регистра
     93a:	14 bc       	out	0x24, r1	; 36
	OCR2  = 125;									// регистр сравнения
     93c:	8d e7       	ldi	r24, 0x7D	; 125
     93e:	83 bd       	out	0x23, r24	; 35
     940:	08 95       	ret

00000942 <_ZN3PWMC1Ev>:
#include "PWM.h"

PWM::PWM()
     942:	fc 01       	movw	r30, r24
{
	mode = INITIAL;
     944:	80 81       	ld	r24, Z
     946:	88 7f       	andi	r24, 0xF8	; 248
     948:	80 83       	st	Z, r24
	
	FastPWM_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
     94a:	81 e8       	ldi	r24, 0x81	; 129
     94c:	86 83       	std	Z+6, r24	; 0x06
	FastPWM_settings._TCCR1B = 0<<WGM13 | 1<< WGM12 | 0<<CS12	| 0<<CS11	| 1<<CS10;
     94e:	99 e0       	ldi	r25, 0x09	; 9
     950:	97 83       	std	Z+7, r25	; 0x07
	FastPWM_settings._OCR1AH = 0;
     952:	10 86       	std	Z+8, r1	; 0x08
	FastPWM_settings._OCR1AL = 0;
     954:	11 86       	std	Z+9, r1	; 0x09
	
	CTC_settings._TCCR1A = 0<<WGM11 | 0<< WGM10 | 0<<COM1A1 | 1<<COM1A0;
     956:	20 e4       	ldi	r18, 0x40	; 64
     958:	21 83       	std	Z+1, r18	; 0x01
	CTC_settings._TCCR1B = 0<<WGM13 | 1<< WGM12 | 0<<CS12	| 0<<CS11	| 1<<CS10;
     95a:	92 83       	std	Z+2, r25	; 0x02
	CTC_settings._OCR1AH = 0;
     95c:	13 82       	std	Z+3, r1	; 0x03
	CTC_settings._OCR1AL = 0;
     95e:	14 82       	std	Z+4, r1	; 0x04
	
	PhaseCorrect_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
     960:	83 87       	std	Z+11, r24	; 0x0b
	PhaseCorrect_settings._TCCR1B = 0<<WGM13 | 0<< WGM12 | 0<<CS12	 | 0<<CS11	| 1<<CS10;
     962:	91 e0       	ldi	r25, 0x01	; 1
     964:	94 87       	std	Z+12, r25	; 0x0c
	PhaseCorrect_settings._OCR1AH = 0;
     966:	15 86       	std	Z+13, r1	; 0x0d
	PhaseCorrect_settings._OCR1AL = 0;
     968:	16 86       	std	Z+14, r1	; 0x0e

	PhaseCorrectFreq_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
     96a:	80 8b       	std	Z+16, r24	; 0x10
	PhaseCorrectFreq_settings._TCCR1B = 1<<WGM13 | 0<< WGM12 | 0<<CS12	 | 0<<CS11	| 1<<CS10;
     96c:	81 e1       	ldi	r24, 0x11	; 17
     96e:	81 8b       	std	Z+17, r24	; 0x11
	PhaseCorrectFreq_settings._OCR1AH = 0;
     970:	12 8a       	std	Z+18, r1	; 0x12
	PhaseCorrectFreq_settings._OCR1AL = 0;
     972:	13 8a       	std	Z+19, r1	; 0x13


	TCCR1A = 0;
     974:	1f bc       	out	0x2f, r1	; 47
	TCCR1B = 0;
     976:	1e bc       	out	0x2e, r1	; 46
	TCNT1H = 0;	TCNT1L = 0;									// обнуление счётного регистра
     978:	1d bc       	out	0x2d, r1	; 45
     97a:	1c bc       	out	0x2c, r1	; 44
	OCR1AH = 0;	OCR1AL = 0;									// обнуление регистра сравнения выходного сигнала
     97c:	1b bc       	out	0x2b, r1	; 43
     97e:	1a bc       	out	0x2a, r1	; 42
	
	DDRD	|=	OC1A_bit;									// OC1A ON
     980:	8d 9a       	sbi	0x11, 5	; 17
     982:	08 95       	ret

00000984 <_ZN3PWM13set_prescalerERKh>:
}

// выбор деления входной частоты 
void PWM::set_prescaler(const uint8_t &state)
{
	TCCR1B &=~ ((1<<CS12) | (1<<CS11) | (1<<CS10));
     984:	8e b5       	in	r24, 0x2e	; 46
     986:	88 7f       	andi	r24, 0xF8	; 248
     988:	8e bd       	out	0x2e, r24	; 46
	switch(state)
     98a:	fb 01       	movw	r30, r22
     98c:	80 81       	ld	r24, Z
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	99 f0       	breq	.+38     	; 0x9b8 <_ZN3PWM13set_prescalerERKh+0x34>
     992:	28 f4       	brcc	.+10     	; 0x99e <_ZN3PWM13set_prescalerERKh+0x1a>
     994:	88 23       	and	r24, r24
     996:	41 f0       	breq	.+16     	; 0x9a8 <_ZN3PWM13set_prescalerERKh+0x24>
     998:	81 30       	cpi	r24, 0x01	; 1
     99a:	51 f0       	breq	.+20     	; 0x9b0 <_ZN3PWM13set_prescalerERKh+0x2c>
     99c:	08 95       	ret
     99e:	83 30       	cpi	r24, 0x03	; 3
     9a0:	79 f0       	breq	.+30     	; 0x9c0 <_ZN3PWM13set_prescalerERKh+0x3c>
     9a2:	84 30       	cpi	r24, 0x04	; 4
     9a4:	89 f0       	breq	.+34     	; 0x9c8 <_ZN3PWM13set_prescalerERKh+0x44>
     9a6:	08 95       	ret
	{
		case 0: TCCR1B |= (0<<CS12) | (0<<CS11) | (1<<CS10);  break;
     9a8:	8e b5       	in	r24, 0x2e	; 46
     9aa:	81 60       	ori	r24, 0x01	; 1
     9ac:	8e bd       	out	0x2e, r24	; 46
     9ae:	08 95       	ret
		case 1: TCCR1B |= (0<<CS12) | (1<<CS11) | (0<<CS10);  break;
     9b0:	8e b5       	in	r24, 0x2e	; 46
     9b2:	82 60       	ori	r24, 0x02	; 2
     9b4:	8e bd       	out	0x2e, r24	; 46
     9b6:	08 95       	ret
		case 2: TCCR1B |= (0<<CS12) | (1<<CS11) | (1<<CS10);  break;
     9b8:	8e b5       	in	r24, 0x2e	; 46
     9ba:	83 60       	ori	r24, 0x03	; 3
     9bc:	8e bd       	out	0x2e, r24	; 46
     9be:	08 95       	ret
		case 3: TCCR1B |= (1<<CS12) | (0<<CS11) | (0<<CS10);  break;
     9c0:	8e b5       	in	r24, 0x2e	; 46
     9c2:	84 60       	ori	r24, 0x04	; 4
     9c4:	8e bd       	out	0x2e, r24	; 46
     9c6:	08 95       	ret
		case 4:	TCCR1B |= (1<<CS12) | (0<<CS11) | (1<<CS10);  break;
     9c8:	8e b5       	in	r24, 0x2e	; 46
     9ca:	85 60       	ori	r24, 0x05	; 5
     9cc:	8e bd       	out	0x2e, r24	; 46
     9ce:	08 95       	ret

000009d0 <_ZN3PWM11select_modeERKh>:
		OCR1AL = 0;
	}
}

settings* PWM::select_mode(const uint8_t &mode)
{
     9d0:	9c 01       	movw	r18, r24
	settings* tmp;
	switch(mode)
     9d2:	fb 01       	movw	r30, r22
     9d4:	90 81       	ld	r25, Z
     9d6:	92 30       	cpi	r25, 0x02	; 2
     9d8:	79 f0       	breq	.+30     	; 0x9f8 <_ZN3PWM11select_modeERKh+0x28>
     9da:	18 f4       	brcc	.+6      	; 0x9e2 <_ZN3PWM11select_modeERKh+0x12>
     9dc:	91 30       	cpi	r25, 0x01	; 1
     9de:	31 f0       	breq	.+12     	; 0x9ec <_ZN3PWM11select_modeERKh+0x1c>
     9e0:	11 c0       	rjmp	.+34     	; 0xa04 <_ZN3PWM11select_modeERKh+0x34>
     9e2:	93 30       	cpi	r25, 0x03	; 3
     9e4:	61 f0       	breq	.+24     	; 0x9fe <_ZN3PWM11select_modeERKh+0x2e>
     9e6:	94 30       	cpi	r25, 0x04	; 4
     9e8:	21 f0       	breq	.+8      	; 0x9f2 <_ZN3PWM11select_modeERKh+0x22>
     9ea:	0c c0       	rjmp	.+24     	; 0xa04 <_ZN3PWM11select_modeERKh+0x34>
	{
		case FAST_PWM:				tmp = &FastPWM_settings;			break;
     9ec:	c9 01       	movw	r24, r18
     9ee:	06 96       	adiw	r24, 0x06	; 6
     9f0:	08 95       	ret
		case CTC:					tmp = &CTC_settings;				break;
     9f2:	c9 01       	movw	r24, r18
     9f4:	01 96       	adiw	r24, 0x01	; 1
     9f6:	08 95       	ret
		case PHASE_CORRECT:			tmp = &PhaseCorrect_settings;		break;
     9f8:	c9 01       	movw	r24, r18
     9fa:	0b 96       	adiw	r24, 0x0b	; 11
     9fc:	08 95       	ret
		case PHASE_FREQ_CORRECT:	tmp = &PhaseCorrectFreq_settings;	break;
     9fe:	c9 01       	movw	r24, r18
     a00:	40 96       	adiw	r24, 0x10	; 16
     a02:	08 95       	ret
		default: return 0;
     a04:	80 e0       	ldi	r24, 0x00	; 0
     a06:	90 e0       	ldi	r25, 0x00	; 0
	}
	return tmp;
}
     a08:	08 95       	ret

00000a0a <_ZN3PWM13save_settingsEv>:
		case 4:	TCCR1B |= (1<<CS12) | (0<<CS11) | (1<<CS10);  break;
	}
}

void PWM::save_settings()
{
     a0a:	cf 93       	push	r28
     a0c:	df 93       	push	r29
     a0e:	1f 92       	push	r1
     a10:	cd b7       	in	r28, 0x3d	; 61
     a12:	de b7       	in	r29, 0x3e	; 62
     a14:	fc 01       	movw	r30, r24
	settings *tmp;
	tmp = select_mode(mode);	
     a16:	90 81       	ld	r25, Z
     a18:	97 70       	andi	r25, 0x07	; 7
     a1a:	99 83       	std	Y+1, r25	; 0x01
     a1c:	be 01       	movw	r22, r28
     a1e:	6f 5f       	subi	r22, 0xFF	; 255
     a20:	7f 4f       	sbci	r23, 0xFF	; 255
     a22:	cf 01       	movw	r24, r30
     a24:	0e 94 e8 04 	call	0x9d0	; 0x9d0 <_ZN3PWM11select_modeERKh>
     a28:	fc 01       	movw	r30, r24
	tmp->_OCR1AH = OCR1AH;
     a2a:	8b b5       	in	r24, 0x2b	; 43
     a2c:	82 83       	std	Z+2, r24	; 0x02
	tmp->_OCR1AL = OCR1AL;
     a2e:	8a b5       	in	r24, 0x2a	; 42
     a30:	83 83       	std	Z+3, r24	; 0x03
	tmp->save	 = true;
     a32:	81 e0       	ldi	r24, 0x01	; 1
     a34:	84 83       	std	Z+4, r24	; 0x04
}
     a36:	0f 90       	pop	r0
     a38:	df 91       	pop	r29
     a3a:	cf 91       	pop	r28
     a3c:	08 95       	ret

00000a3e <_ZN3PWM12set_mode_pwmENS_5_MODEE>:

void PWM::set_mode_pwm(_MODE _M)
{
     a3e:	ff 92       	push	r15
     a40:	0f 93       	push	r16
     a42:	1f 93       	push	r17
     a44:	cf 93       	push	r28
     a46:	df 93       	push	r29
     a48:	1f 92       	push	r1
     a4a:	cd b7       	in	r28, 0x3d	; 61
     a4c:	de b7       	in	r29, 0x3e	; 62
     a4e:	8c 01       	movw	r16, r24
     a50:	f6 2e       	mov	r15, r22
	save_settings();
     a52:	0e 94 05 05 	call	0xa0a	; 0xa0a <_ZN3PWM13save_settingsEv>
	mode = _M;
     a56:	6f 2d       	mov	r22, r15
     a58:	67 70       	andi	r22, 0x07	; 7
     a5a:	f8 01       	movw	r30, r16
     a5c:	90 81       	ld	r25, Z
     a5e:	98 7f       	andi	r25, 0xF8	; 248
     a60:	96 2b       	or	r25, r22
     a62:	90 83       	st	Z, r25
	settings *mode_setting;
	mode_setting = select_mode(mode);
     a64:	69 83       	std	Y+1, r22	; 0x01
     a66:	be 01       	movw	r22, r28
     a68:	6f 5f       	subi	r22, 0xFF	; 255
     a6a:	7f 4f       	sbci	r23, 0xFF	; 255
     a6c:	c8 01       	movw	r24, r16
     a6e:	0e 94 e8 04 	call	0x9d0	; 0x9d0 <_ZN3PWM11select_modeERKh>
     a72:	fc 01       	movw	r30, r24

	TCCR1A = mode_setting->_TCCR1A;
     a74:	80 81       	ld	r24, Z
     a76:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = mode_setting->_TCCR1B;
     a78:	81 81       	ldd	r24, Z+1	; 0x01
     a7a:	8e bd       	out	0x2e, r24	; 46
	
	if (mode_setting->save)
     a7c:	84 81       	ldd	r24, Z+4	; 0x04
     a7e:	88 23       	and	r24, r24
     a80:	29 f0       	breq	.+10     	; 0xa8c <_ZN3PWM12set_mode_pwmENS_5_MODEE+0x4e>
	{
		OCR1AH = mode_setting->_OCR1AH;
     a82:	82 81       	ldd	r24, Z+2	; 0x02
     a84:	8b bd       	out	0x2b, r24	; 43
		OCR1AL = mode_setting->_OCR1AL;
     a86:	83 81       	ldd	r24, Z+3	; 0x03
     a88:	8a bd       	out	0x2a, r24	; 42
     a8a:	02 c0       	rjmp	.+4      	; 0xa90 <_ZN3PWM12set_mode_pwmENS_5_MODEE+0x52>
	}
	else
	{
		OCR1AH = 0;
     a8c:	1b bc       	out	0x2b, r1	; 43
		OCR1AL = 0;
     a8e:	1a bc       	out	0x2a, r1	; 42
	}
}
     a90:	0f 90       	pop	r0
     a92:	df 91       	pop	r29
     a94:	cf 91       	pop	r28
     a96:	1f 91       	pop	r17
     a98:	0f 91       	pop	r16
     a9a:	ff 90       	pop	r15
     a9c:	08 95       	ret

00000a9e <_ZN3PWMD1Ev>:
}


PWM::~PWM()
{
	TIMSK	&=~ (1<<OCIE1A);
     a9e:	89 b7       	in	r24, 0x39	; 57
     aa0:	8f 7e       	andi	r24, 0xEF	; 239
     aa2:	89 bf       	out	0x39, r24	; 57
	TCCR1A	= 0;
     aa4:	1f bc       	out	0x2f, r1	; 47
	TCCR1B	= 0;
     aa6:	1e bc       	out	0x2e, r1	; 46
	DDRD	&=~ OC1A_bit;
     aa8:	8d 98       	cbi	0x11, 5	; 17
	TCNT1H	= 0;	TCNT1L = 0;									// обнуление счётного регистра
     aaa:	1d bc       	out	0x2d, r1	; 45
     aac:	1c bc       	out	0x2c, r1	; 44
	OCR1AH	= 0;	OCR1AL = 0;									// обнуление регистра сравнения выходного сигнала
     aae:	1b bc       	out	0x2b, r1	; 43
     ab0:	1a bc       	out	0x2a, r1	; 42
     ab2:	08 95       	ret

00000ab4 <_Z14screen_refreshv>:
#include "screen.h"

extern States state;

bool screen_refresh()
{
     ab4:	cf 93       	push	r28
     ab6:	df 93       	push	r29
     ab8:	00 d0       	rcall	.+0      	; 0xaba <_Z14screen_refreshv+0x6>
     aba:	00 d0       	rcall	.+0      	; 0xabc <_Z14screen_refreshv+0x8>
     abc:	1f 92       	push	r1
     abe:	cd b7       	in	r28, 0x3d	; 61
     ac0:	de b7       	in	r29, 0x3e	; 62
	lcd_clrscr();
     ac2:	0e 94 d7 01 	call	0x3ae	; 0x3ae <lcd_clrscr>
	lcd_goto(0);
     ac6:	80 e0       	ldi	r24, 0x00	; 0
     ac8:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_goto>

	uint16_t tmp;
	uint32_t tmpL;	
	char buff[5];
	switch(state.pwm_mode - 1)
     acc:	80 91 99 00 	lds	r24, 0x0099
     ad0:	98 2f       	mov	r25, r24
     ad2:	92 95       	swap	r25
     ad4:	96 95       	lsr	r25
     ad6:	96 95       	lsr	r25
     ad8:	93 70       	andi	r25, 0x03	; 3
     ada:	80 91 9a 00 	lds	r24, 0x009A
     ade:	81 70       	andi	r24, 0x01	; 1
     ae0:	88 0f       	add	r24, r24
     ae2:	88 0f       	add	r24, r24
     ae4:	89 2b       	or	r24, r25
     ae6:	90 e0       	ldi	r25, 0x00	; 0
     ae8:	01 97       	sbiw	r24, 0x01	; 1
     aea:	81 30       	cpi	r24, 0x01	; 1
     aec:	91 05       	cpc	r25, r1
     aee:	e1 f1       	breq	.+120    	; 0xb68 <_Z14screen_refreshv+0xb4>
     af0:	82 30       	cpi	r24, 0x02	; 2
     af2:	91 05       	cpc	r25, r1
     af4:	09 f4       	brne	.+2      	; 0xaf8 <_Z14screen_refreshv+0x44>
     af6:	44 c0       	rjmp	.+136    	; 0xb80 <_Z14screen_refreshv+0xcc>
     af8:	89 2b       	or	r24, r25
     afa:	09 f0       	breq	.+2      	; 0xafe <_Z14screen_refreshv+0x4a>
     afc:	4c c0       	rjmp	.+152    	; 0xb96 <_Z14screen_refreshv+0xe2>
	{
		case 0: 
			lcd_puts("CTC "); 
     afe:	8a e6       	ldi	r24, 0x6A	; 106
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
			lcd_goto(40); 
     b06:	88 e2       	ldi	r24, 0x28	; 40
     b08:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_goto>
			lcd_puts("Freq: ");
     b0c:	8f e6       	ldi	r24, 0x6F	; 111
     b0e:	90 e0       	ldi	r25, 0x00	; 0
     b10:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
			lcd_goto(46);
     b14:	8e e2       	ldi	r24, 0x2E	; 46
     b16:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_goto>
			tmp = OCR1AH<<8 | OCR1AL;
     b1a:	2b b5       	in	r18, 0x2b	; 43
     b1c:	8a b5       	in	r24, 0x2a	; 42
     b1e:	90 e0       	ldi	r25, 0x00	; 0
     b20:	92 2b       	or	r25, r18
			tmpL = 2000 * (tmp+1);
     b22:	01 96       	adiw	r24, 0x01	; 1
     b24:	40 ed       	ldi	r20, 0xD0	; 208
     b26:	57 e0       	ldi	r21, 0x07	; 7
     b28:	84 9f       	mul	r24, r20
     b2a:	90 01       	movw	r18, r0
     b2c:	85 9f       	mul	r24, r21
     b2e:	30 0d       	add	r19, r0
     b30:	94 9f       	mul	r25, r20
     b32:	30 0d       	add	r19, r0
     b34:	11 24       	eor	r1, r1
     b36:	40 e0       	ldi	r20, 0x00	; 0
     b38:	50 e0       	ldi	r21, 0x00	; 0
			if (tmpL <= F_CPU)	
			{
				tmpL = F_CPU/tmpL;
     b3a:	60 e0       	ldi	r22, 0x00	; 0
     b3c:	74 e2       	ldi	r23, 0x24	; 36
     b3e:	84 ef       	ldi	r24, 0xF4	; 244
     b40:	90 e0       	ldi	r25, 0x00	; 0
     b42:	0e 94 d4 05 	call	0xba8	; 0xba8 <__udivmodsi4>
     b46:	da 01       	movw	r26, r20
     b48:	c9 01       	movw	r24, r18
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__utoa_ncheck (unsigned int, char *, unsigned char);
	return __utoa_ncheck (__val, __s, __radix);
     b4a:	4a e0       	ldi	r20, 0x0A	; 10
     b4c:	be 01       	movw	r22, r28
     b4e:	6f 5f       	subi	r22, 0xFF	; 255
     b50:	7f 4f       	sbci	r23, 0xFF	; 255
     b52:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <__utoa_ncheck>
				utoa(tmpL,buff,10);
				lcd_puts(buff);
     b56:	ce 01       	movw	r24, r28
     b58:	01 96       	adiw	r24, 0x01	; 1
     b5a:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
				lcd_puts(" KHz");
     b5e:	86 e7       	ldi	r24, 0x76	; 118
     b60:	90 e0       	ldi	r25, 0x00	; 0
     b62:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
     b66:	17 c0       	rjmp	.+46     	; 0xb96 <_Z14screen_refreshv+0xe2>
			}
			
		
			
		break;	
		case 1:	lcd_puts("Fast PWM "); lcd_goto(40); lcd_puts("Freq: ");		break;
     b68:	8b e7       	ldi	r24, 0x7B	; 123
     b6a:	90 e0       	ldi	r25, 0x00	; 0
     b6c:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
     b70:	88 e2       	ldi	r24, 0x28	; 40
     b72:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_goto>
     b76:	8f e6       	ldi	r24, 0x6F	; 111
     b78:	90 e0       	ldi	r25, 0x00	; 0
     b7a:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
     b7e:	0b c0       	rjmp	.+22     	; 0xb96 <_Z14screen_refreshv+0xe2>
		case 2:	lcd_puts("Phase Corr. PWM "); lcd_goto(40); lcd_puts("Freq: ");	break;
     b80:	85 e8       	ldi	r24, 0x85	; 133
     b82:	90 e0       	ldi	r25, 0x00	; 0
     b84:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
     b88:	88 e2       	ldi	r24, 0x28	; 40
     b8a:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_goto>
     b8e:	8f e6       	ldi	r24, 0x6F	; 111
     b90:	90 e0       	ldi	r25, 0x00	; 0
     b92:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
	}
	
		return true;
     b96:	81 e0       	ldi	r24, 0x01	; 1
     b98:	0f 90       	pop	r0
     b9a:	0f 90       	pop	r0
     b9c:	0f 90       	pop	r0
     b9e:	0f 90       	pop	r0
     ba0:	0f 90       	pop	r0
     ba2:	df 91       	pop	r29
     ba4:	cf 91       	pop	r28
     ba6:	08 95       	ret

00000ba8 <__udivmodsi4>:
     ba8:	a1 e2       	ldi	r26, 0x21	; 33
     baa:	1a 2e       	mov	r1, r26
     bac:	aa 1b       	sub	r26, r26
     bae:	bb 1b       	sub	r27, r27
     bb0:	fd 01       	movw	r30, r26
     bb2:	0d c0       	rjmp	.+26     	; 0xbce <__udivmodsi4_ep>

00000bb4 <__udivmodsi4_loop>:
     bb4:	aa 1f       	adc	r26, r26
     bb6:	bb 1f       	adc	r27, r27
     bb8:	ee 1f       	adc	r30, r30
     bba:	ff 1f       	adc	r31, r31
     bbc:	a2 17       	cp	r26, r18
     bbe:	b3 07       	cpc	r27, r19
     bc0:	e4 07       	cpc	r30, r20
     bc2:	f5 07       	cpc	r31, r21
     bc4:	20 f0       	brcs	.+8      	; 0xbce <__udivmodsi4_ep>
     bc6:	a2 1b       	sub	r26, r18
     bc8:	b3 0b       	sbc	r27, r19
     bca:	e4 0b       	sbc	r30, r20
     bcc:	f5 0b       	sbc	r31, r21

00000bce <__udivmodsi4_ep>:
     bce:	66 1f       	adc	r22, r22
     bd0:	77 1f       	adc	r23, r23
     bd2:	88 1f       	adc	r24, r24
     bd4:	99 1f       	adc	r25, r25
     bd6:	1a 94       	dec	r1
     bd8:	69 f7       	brne	.-38     	; 0xbb4 <__udivmodsi4_loop>
     bda:	60 95       	com	r22
     bdc:	70 95       	com	r23
     bde:	80 95       	com	r24
     be0:	90 95       	com	r25
     be2:	9b 01       	movw	r18, r22
     be4:	ac 01       	movw	r20, r24
     be6:	bd 01       	movw	r22, r26
     be8:	cf 01       	movw	r24, r30
     bea:	08 95       	ret

00000bec <__tablejump2__>:
     bec:	ee 0f       	add	r30, r30
     bee:	ff 1f       	adc	r31, r31
     bf0:	05 90       	lpm	r0, Z+
     bf2:	f4 91       	lpm	r31, Z
     bf4:	e0 2d       	mov	r30, r0
     bf6:	09 94       	ijmp

00000bf8 <__utoa_ncheck>:
     bf8:	bb 27       	eor	r27, r27

00000bfa <__utoa_common>:
     bfa:	fb 01       	movw	r30, r22
     bfc:	55 27       	eor	r21, r21
     bfe:	aa 27       	eor	r26, r26
     c00:	88 0f       	add	r24, r24
     c02:	99 1f       	adc	r25, r25
     c04:	aa 1f       	adc	r26, r26
     c06:	a4 17       	cp	r26, r20
     c08:	10 f0       	brcs	.+4      	; 0xc0e <__utoa_common+0x14>
     c0a:	a4 1b       	sub	r26, r20
     c0c:	83 95       	inc	r24
     c0e:	50 51       	subi	r21, 0x10	; 16
     c10:	b9 f7       	brne	.-18     	; 0xc00 <__utoa_common+0x6>
     c12:	a0 5d       	subi	r26, 0xD0	; 208
     c14:	aa 33       	cpi	r26, 0x3A	; 58
     c16:	08 f0       	brcs	.+2      	; 0xc1a <__utoa_common+0x20>
     c18:	a9 5d       	subi	r26, 0xD9	; 217
     c1a:	a1 93       	st	Z+, r26
     c1c:	00 97       	sbiw	r24, 0x00	; 0
     c1e:	79 f7       	brne	.-34     	; 0xbfe <__utoa_common+0x4>
     c20:	b1 11       	cpse	r27, r1
     c22:	b1 93       	st	Z+, r27
     c24:	11 92       	st	Z+, r1
     c26:	cb 01       	movw	r24, r22
     c28:	0c 94 fe 07 	jmp	0xffc	; 0xffc <strrev>

00000c2c <vfprintf>:
     c2c:	ac e0       	ldi	r26, 0x0C	; 12
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	ec e1       	ldi	r30, 0x1C	; 28
     c32:	f6 e0       	ldi	r31, 0x06	; 6
     c34:	0c 94 a4 08 	jmp	0x1148	; 0x1148 <__prologue_saves__>
     c38:	7c 01       	movw	r14, r24
     c3a:	6b 01       	movw	r12, r22
     c3c:	8a 01       	movw	r16, r20
     c3e:	fc 01       	movw	r30, r24
     c40:	17 82       	std	Z+7, r1	; 0x07
     c42:	16 82       	std	Z+6, r1	; 0x06
     c44:	83 81       	ldd	r24, Z+3	; 0x03
     c46:	81 ff       	sbrs	r24, 1
     c48:	bd c1       	rjmp	.+890    	; 0xfc4 <vfprintf+0x398>
     c4a:	ce 01       	movw	r24, r28
     c4c:	01 96       	adiw	r24, 0x01	; 1
     c4e:	4c 01       	movw	r8, r24
     c50:	f7 01       	movw	r30, r14
     c52:	93 81       	ldd	r25, Z+3	; 0x03
     c54:	f6 01       	movw	r30, r12
     c56:	93 fd       	sbrc	r25, 3
     c58:	85 91       	lpm	r24, Z+
     c5a:	93 ff       	sbrs	r25, 3
     c5c:	81 91       	ld	r24, Z+
     c5e:	6f 01       	movw	r12, r30
     c60:	88 23       	and	r24, r24
     c62:	09 f4       	brne	.+2      	; 0xc66 <vfprintf+0x3a>
     c64:	ab c1       	rjmp	.+854    	; 0xfbc <vfprintf+0x390>
     c66:	85 32       	cpi	r24, 0x25	; 37
     c68:	39 f4       	brne	.+14     	; 0xc78 <vfprintf+0x4c>
     c6a:	93 fd       	sbrc	r25, 3
     c6c:	85 91       	lpm	r24, Z+
     c6e:	93 ff       	sbrs	r25, 3
     c70:	81 91       	ld	r24, Z+
     c72:	6f 01       	movw	r12, r30
     c74:	85 32       	cpi	r24, 0x25	; 37
     c76:	29 f4       	brne	.+10     	; 0xc82 <vfprintf+0x56>
     c78:	b7 01       	movw	r22, r14
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	0e 94 0e 08 	call	0x101c	; 0x101c <fputc>
     c80:	e7 cf       	rjmp	.-50     	; 0xc50 <vfprintf+0x24>
     c82:	51 2c       	mov	r5, r1
     c84:	31 2c       	mov	r3, r1
     c86:	20 e0       	ldi	r18, 0x00	; 0
     c88:	20 32       	cpi	r18, 0x20	; 32
     c8a:	a0 f4       	brcc	.+40     	; 0xcb4 <vfprintf+0x88>
     c8c:	8b 32       	cpi	r24, 0x2B	; 43
     c8e:	69 f0       	breq	.+26     	; 0xcaa <vfprintf+0x7e>
     c90:	30 f4       	brcc	.+12     	; 0xc9e <vfprintf+0x72>
     c92:	80 32       	cpi	r24, 0x20	; 32
     c94:	59 f0       	breq	.+22     	; 0xcac <vfprintf+0x80>
     c96:	83 32       	cpi	r24, 0x23	; 35
     c98:	69 f4       	brne	.+26     	; 0xcb4 <vfprintf+0x88>
     c9a:	20 61       	ori	r18, 0x10	; 16
     c9c:	2c c0       	rjmp	.+88     	; 0xcf6 <vfprintf+0xca>
     c9e:	8d 32       	cpi	r24, 0x2D	; 45
     ca0:	39 f0       	breq	.+14     	; 0xcb0 <vfprintf+0x84>
     ca2:	80 33       	cpi	r24, 0x30	; 48
     ca4:	39 f4       	brne	.+14     	; 0xcb4 <vfprintf+0x88>
     ca6:	21 60       	ori	r18, 0x01	; 1
     ca8:	26 c0       	rjmp	.+76     	; 0xcf6 <vfprintf+0xca>
     caa:	22 60       	ori	r18, 0x02	; 2
     cac:	24 60       	ori	r18, 0x04	; 4
     cae:	23 c0       	rjmp	.+70     	; 0xcf6 <vfprintf+0xca>
     cb0:	28 60       	ori	r18, 0x08	; 8
     cb2:	21 c0       	rjmp	.+66     	; 0xcf6 <vfprintf+0xca>
     cb4:	27 fd       	sbrc	r18, 7
     cb6:	27 c0       	rjmp	.+78     	; 0xd06 <vfprintf+0xda>
     cb8:	30 ed       	ldi	r19, 0xD0	; 208
     cba:	38 0f       	add	r19, r24
     cbc:	3a 30       	cpi	r19, 0x0A	; 10
     cbe:	78 f4       	brcc	.+30     	; 0xcde <vfprintf+0xb2>
     cc0:	26 ff       	sbrs	r18, 6
     cc2:	06 c0       	rjmp	.+12     	; 0xcd0 <vfprintf+0xa4>
     cc4:	fa e0       	ldi	r31, 0x0A	; 10
     cc6:	5f 9e       	mul	r5, r31
     cc8:	30 0d       	add	r19, r0
     cca:	11 24       	eor	r1, r1
     ccc:	53 2e       	mov	r5, r19
     cce:	13 c0       	rjmp	.+38     	; 0xcf6 <vfprintf+0xca>
     cd0:	8a e0       	ldi	r24, 0x0A	; 10
     cd2:	38 9e       	mul	r3, r24
     cd4:	30 0d       	add	r19, r0
     cd6:	11 24       	eor	r1, r1
     cd8:	33 2e       	mov	r3, r19
     cda:	20 62       	ori	r18, 0x20	; 32
     cdc:	0c c0       	rjmp	.+24     	; 0xcf6 <vfprintf+0xca>
     cde:	8e 32       	cpi	r24, 0x2E	; 46
     ce0:	21 f4       	brne	.+8      	; 0xcea <vfprintf+0xbe>
     ce2:	26 fd       	sbrc	r18, 6
     ce4:	6b c1       	rjmp	.+726    	; 0xfbc <vfprintf+0x390>
     ce6:	20 64       	ori	r18, 0x40	; 64
     ce8:	06 c0       	rjmp	.+12     	; 0xcf6 <vfprintf+0xca>
     cea:	8c 36       	cpi	r24, 0x6C	; 108
     cec:	11 f4       	brne	.+4      	; 0xcf2 <vfprintf+0xc6>
     cee:	20 68       	ori	r18, 0x80	; 128
     cf0:	02 c0       	rjmp	.+4      	; 0xcf6 <vfprintf+0xca>
     cf2:	88 36       	cpi	r24, 0x68	; 104
     cf4:	41 f4       	brne	.+16     	; 0xd06 <vfprintf+0xda>
     cf6:	f6 01       	movw	r30, r12
     cf8:	93 fd       	sbrc	r25, 3
     cfa:	85 91       	lpm	r24, Z+
     cfc:	93 ff       	sbrs	r25, 3
     cfe:	81 91       	ld	r24, Z+
     d00:	6f 01       	movw	r12, r30
     d02:	81 11       	cpse	r24, r1
     d04:	c1 cf       	rjmp	.-126    	; 0xc88 <vfprintf+0x5c>
     d06:	98 2f       	mov	r25, r24
     d08:	9f 7d       	andi	r25, 0xDF	; 223
     d0a:	95 54       	subi	r25, 0x45	; 69
     d0c:	93 30       	cpi	r25, 0x03	; 3
     d0e:	28 f4       	brcc	.+10     	; 0xd1a <vfprintf+0xee>
     d10:	0c 5f       	subi	r16, 0xFC	; 252
     d12:	1f 4f       	sbci	r17, 0xFF	; 255
     d14:	ff e3       	ldi	r31, 0x3F	; 63
     d16:	f9 83       	std	Y+1, r31	; 0x01
     d18:	0d c0       	rjmp	.+26     	; 0xd34 <vfprintf+0x108>
     d1a:	83 36       	cpi	r24, 0x63	; 99
     d1c:	31 f0       	breq	.+12     	; 0xd2a <vfprintf+0xfe>
     d1e:	83 37       	cpi	r24, 0x73	; 115
     d20:	71 f0       	breq	.+28     	; 0xd3e <vfprintf+0x112>
     d22:	83 35       	cpi	r24, 0x53	; 83
     d24:	09 f0       	breq	.+2      	; 0xd28 <vfprintf+0xfc>
     d26:	5b c0       	rjmp	.+182    	; 0xdde <vfprintf+0x1b2>
     d28:	22 c0       	rjmp	.+68     	; 0xd6e <vfprintf+0x142>
     d2a:	f8 01       	movw	r30, r16
     d2c:	80 81       	ld	r24, Z
     d2e:	89 83       	std	Y+1, r24	; 0x01
     d30:	0e 5f       	subi	r16, 0xFE	; 254
     d32:	1f 4f       	sbci	r17, 0xFF	; 255
     d34:	44 24       	eor	r4, r4
     d36:	43 94       	inc	r4
     d38:	51 2c       	mov	r5, r1
     d3a:	54 01       	movw	r10, r8
     d3c:	15 c0       	rjmp	.+42     	; 0xd68 <vfprintf+0x13c>
     d3e:	38 01       	movw	r6, r16
     d40:	f2 e0       	ldi	r31, 0x02	; 2
     d42:	6f 0e       	add	r6, r31
     d44:	71 1c       	adc	r7, r1
     d46:	f8 01       	movw	r30, r16
     d48:	a0 80       	ld	r10, Z
     d4a:	b1 80       	ldd	r11, Z+1	; 0x01
     d4c:	26 ff       	sbrs	r18, 6
     d4e:	03 c0       	rjmp	.+6      	; 0xd56 <vfprintf+0x12a>
     d50:	65 2d       	mov	r22, r5
     d52:	70 e0       	ldi	r23, 0x00	; 0
     d54:	02 c0       	rjmp	.+4      	; 0xd5a <vfprintf+0x12e>
     d56:	6f ef       	ldi	r22, 0xFF	; 255
     d58:	7f ef       	ldi	r23, 0xFF	; 255
     d5a:	c5 01       	movw	r24, r10
     d5c:	2c 87       	std	Y+12, r18	; 0x0c
     d5e:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <strnlen>
     d62:	2c 01       	movw	r4, r24
     d64:	83 01       	movw	r16, r6
     d66:	2c 85       	ldd	r18, Y+12	; 0x0c
     d68:	2f 77       	andi	r18, 0x7F	; 127
     d6a:	22 2e       	mov	r2, r18
     d6c:	17 c0       	rjmp	.+46     	; 0xd9c <vfprintf+0x170>
     d6e:	38 01       	movw	r6, r16
     d70:	f2 e0       	ldi	r31, 0x02	; 2
     d72:	6f 0e       	add	r6, r31
     d74:	71 1c       	adc	r7, r1
     d76:	f8 01       	movw	r30, r16
     d78:	a0 80       	ld	r10, Z
     d7a:	b1 80       	ldd	r11, Z+1	; 0x01
     d7c:	26 ff       	sbrs	r18, 6
     d7e:	03 c0       	rjmp	.+6      	; 0xd86 <vfprintf+0x15a>
     d80:	65 2d       	mov	r22, r5
     d82:	70 e0       	ldi	r23, 0x00	; 0
     d84:	02 c0       	rjmp	.+4      	; 0xd8a <vfprintf+0x15e>
     d86:	6f ef       	ldi	r22, 0xFF	; 255
     d88:	7f ef       	ldi	r23, 0xFF	; 255
     d8a:	c5 01       	movw	r24, r10
     d8c:	2c 87       	std	Y+12, r18	; 0x0c
     d8e:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <strnlen_P>
     d92:	2c 01       	movw	r4, r24
     d94:	2c 85       	ldd	r18, Y+12	; 0x0c
     d96:	20 68       	ori	r18, 0x80	; 128
     d98:	22 2e       	mov	r2, r18
     d9a:	83 01       	movw	r16, r6
     d9c:	23 fc       	sbrc	r2, 3
     d9e:	1b c0       	rjmp	.+54     	; 0xdd6 <vfprintf+0x1aa>
     da0:	83 2d       	mov	r24, r3
     da2:	90 e0       	ldi	r25, 0x00	; 0
     da4:	48 16       	cp	r4, r24
     da6:	59 06       	cpc	r5, r25
     da8:	b0 f4       	brcc	.+44     	; 0xdd6 <vfprintf+0x1aa>
     daa:	b7 01       	movw	r22, r14
     dac:	80 e2       	ldi	r24, 0x20	; 32
     dae:	90 e0       	ldi	r25, 0x00	; 0
     db0:	0e 94 0e 08 	call	0x101c	; 0x101c <fputc>
     db4:	3a 94       	dec	r3
     db6:	f4 cf       	rjmp	.-24     	; 0xda0 <vfprintf+0x174>
     db8:	f5 01       	movw	r30, r10
     dba:	27 fc       	sbrc	r2, 7
     dbc:	85 91       	lpm	r24, Z+
     dbe:	27 fe       	sbrs	r2, 7
     dc0:	81 91       	ld	r24, Z+
     dc2:	5f 01       	movw	r10, r30
     dc4:	b7 01       	movw	r22, r14
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	0e 94 0e 08 	call	0x101c	; 0x101c <fputc>
     dcc:	31 10       	cpse	r3, r1
     dce:	3a 94       	dec	r3
     dd0:	f1 e0       	ldi	r31, 0x01	; 1
     dd2:	4f 1a       	sub	r4, r31
     dd4:	51 08       	sbc	r5, r1
     dd6:	41 14       	cp	r4, r1
     dd8:	51 04       	cpc	r5, r1
     dda:	71 f7       	brne	.-36     	; 0xdb8 <vfprintf+0x18c>
     ddc:	e5 c0       	rjmp	.+458    	; 0xfa8 <vfprintf+0x37c>
     dde:	84 36       	cpi	r24, 0x64	; 100
     de0:	11 f0       	breq	.+4      	; 0xde6 <vfprintf+0x1ba>
     de2:	89 36       	cpi	r24, 0x69	; 105
     de4:	39 f5       	brne	.+78     	; 0xe34 <vfprintf+0x208>
     de6:	f8 01       	movw	r30, r16
     de8:	27 ff       	sbrs	r18, 7
     dea:	07 c0       	rjmp	.+14     	; 0xdfa <vfprintf+0x1ce>
     dec:	60 81       	ld	r22, Z
     dee:	71 81       	ldd	r23, Z+1	; 0x01
     df0:	82 81       	ldd	r24, Z+2	; 0x02
     df2:	93 81       	ldd	r25, Z+3	; 0x03
     df4:	0c 5f       	subi	r16, 0xFC	; 252
     df6:	1f 4f       	sbci	r17, 0xFF	; 255
     df8:	08 c0       	rjmp	.+16     	; 0xe0a <vfprintf+0x1de>
     dfa:	60 81       	ld	r22, Z
     dfc:	71 81       	ldd	r23, Z+1	; 0x01
     dfe:	07 2e       	mov	r0, r23
     e00:	00 0c       	add	r0, r0
     e02:	88 0b       	sbc	r24, r24
     e04:	99 0b       	sbc	r25, r25
     e06:	0e 5f       	subi	r16, 0xFE	; 254
     e08:	1f 4f       	sbci	r17, 0xFF	; 255
     e0a:	2f 76       	andi	r18, 0x6F	; 111
     e0c:	72 2e       	mov	r7, r18
     e0e:	97 ff       	sbrs	r25, 7
     e10:	09 c0       	rjmp	.+18     	; 0xe24 <vfprintf+0x1f8>
     e12:	90 95       	com	r25
     e14:	80 95       	com	r24
     e16:	70 95       	com	r23
     e18:	61 95       	neg	r22
     e1a:	7f 4f       	sbci	r23, 0xFF	; 255
     e1c:	8f 4f       	sbci	r24, 0xFF	; 255
     e1e:	9f 4f       	sbci	r25, 0xFF	; 255
     e20:	20 68       	ori	r18, 0x80	; 128
     e22:	72 2e       	mov	r7, r18
     e24:	2a e0       	ldi	r18, 0x0A	; 10
     e26:	30 e0       	ldi	r19, 0x00	; 0
     e28:	a4 01       	movw	r20, r8
     e2a:	0e 94 46 08 	call	0x108c	; 0x108c <__ultoa_invert>
     e2e:	a8 2e       	mov	r10, r24
     e30:	a8 18       	sub	r10, r8
     e32:	44 c0       	rjmp	.+136    	; 0xebc <vfprintf+0x290>
     e34:	85 37       	cpi	r24, 0x75	; 117
     e36:	29 f4       	brne	.+10     	; 0xe42 <vfprintf+0x216>
     e38:	2f 7e       	andi	r18, 0xEF	; 239
     e3a:	b2 2e       	mov	r11, r18
     e3c:	2a e0       	ldi	r18, 0x0A	; 10
     e3e:	30 e0       	ldi	r19, 0x00	; 0
     e40:	25 c0       	rjmp	.+74     	; 0xe8c <vfprintf+0x260>
     e42:	f2 2f       	mov	r31, r18
     e44:	f9 7f       	andi	r31, 0xF9	; 249
     e46:	bf 2e       	mov	r11, r31
     e48:	8f 36       	cpi	r24, 0x6F	; 111
     e4a:	c1 f0       	breq	.+48     	; 0xe7c <vfprintf+0x250>
     e4c:	18 f4       	brcc	.+6      	; 0xe54 <vfprintf+0x228>
     e4e:	88 35       	cpi	r24, 0x58	; 88
     e50:	79 f0       	breq	.+30     	; 0xe70 <vfprintf+0x244>
     e52:	b4 c0       	rjmp	.+360    	; 0xfbc <vfprintf+0x390>
     e54:	80 37       	cpi	r24, 0x70	; 112
     e56:	19 f0       	breq	.+6      	; 0xe5e <vfprintf+0x232>
     e58:	88 37       	cpi	r24, 0x78	; 120
     e5a:	21 f0       	breq	.+8      	; 0xe64 <vfprintf+0x238>
     e5c:	af c0       	rjmp	.+350    	; 0xfbc <vfprintf+0x390>
     e5e:	2f 2f       	mov	r18, r31
     e60:	20 61       	ori	r18, 0x10	; 16
     e62:	b2 2e       	mov	r11, r18
     e64:	b4 fe       	sbrs	r11, 4
     e66:	0d c0       	rjmp	.+26     	; 0xe82 <vfprintf+0x256>
     e68:	8b 2d       	mov	r24, r11
     e6a:	84 60       	ori	r24, 0x04	; 4
     e6c:	b8 2e       	mov	r11, r24
     e6e:	09 c0       	rjmp	.+18     	; 0xe82 <vfprintf+0x256>
     e70:	24 ff       	sbrs	r18, 4
     e72:	0a c0       	rjmp	.+20     	; 0xe88 <vfprintf+0x25c>
     e74:	9f 2f       	mov	r25, r31
     e76:	96 60       	ori	r25, 0x06	; 6
     e78:	b9 2e       	mov	r11, r25
     e7a:	06 c0       	rjmp	.+12     	; 0xe88 <vfprintf+0x25c>
     e7c:	28 e0       	ldi	r18, 0x08	; 8
     e7e:	30 e0       	ldi	r19, 0x00	; 0
     e80:	05 c0       	rjmp	.+10     	; 0xe8c <vfprintf+0x260>
     e82:	20 e1       	ldi	r18, 0x10	; 16
     e84:	30 e0       	ldi	r19, 0x00	; 0
     e86:	02 c0       	rjmp	.+4      	; 0xe8c <vfprintf+0x260>
     e88:	20 e1       	ldi	r18, 0x10	; 16
     e8a:	32 e0       	ldi	r19, 0x02	; 2
     e8c:	f8 01       	movw	r30, r16
     e8e:	b7 fe       	sbrs	r11, 7
     e90:	07 c0       	rjmp	.+14     	; 0xea0 <vfprintf+0x274>
     e92:	60 81       	ld	r22, Z
     e94:	71 81       	ldd	r23, Z+1	; 0x01
     e96:	82 81       	ldd	r24, Z+2	; 0x02
     e98:	93 81       	ldd	r25, Z+3	; 0x03
     e9a:	0c 5f       	subi	r16, 0xFC	; 252
     e9c:	1f 4f       	sbci	r17, 0xFF	; 255
     e9e:	06 c0       	rjmp	.+12     	; 0xeac <vfprintf+0x280>
     ea0:	60 81       	ld	r22, Z
     ea2:	71 81       	ldd	r23, Z+1	; 0x01
     ea4:	80 e0       	ldi	r24, 0x00	; 0
     ea6:	90 e0       	ldi	r25, 0x00	; 0
     ea8:	0e 5f       	subi	r16, 0xFE	; 254
     eaa:	1f 4f       	sbci	r17, 0xFF	; 255
     eac:	a4 01       	movw	r20, r8
     eae:	0e 94 46 08 	call	0x108c	; 0x108c <__ultoa_invert>
     eb2:	a8 2e       	mov	r10, r24
     eb4:	a8 18       	sub	r10, r8
     eb6:	fb 2d       	mov	r31, r11
     eb8:	ff 77       	andi	r31, 0x7F	; 127
     eba:	7f 2e       	mov	r7, r31
     ebc:	76 fe       	sbrs	r7, 6
     ebe:	0b c0       	rjmp	.+22     	; 0xed6 <vfprintf+0x2aa>
     ec0:	37 2d       	mov	r19, r7
     ec2:	3e 7f       	andi	r19, 0xFE	; 254
     ec4:	a5 14       	cp	r10, r5
     ec6:	50 f4       	brcc	.+20     	; 0xedc <vfprintf+0x2b0>
     ec8:	74 fe       	sbrs	r7, 4
     eca:	0a c0       	rjmp	.+20     	; 0xee0 <vfprintf+0x2b4>
     ecc:	72 fc       	sbrc	r7, 2
     ece:	08 c0       	rjmp	.+16     	; 0xee0 <vfprintf+0x2b4>
     ed0:	37 2d       	mov	r19, r7
     ed2:	3e 7e       	andi	r19, 0xEE	; 238
     ed4:	05 c0       	rjmp	.+10     	; 0xee0 <vfprintf+0x2b4>
     ed6:	ba 2c       	mov	r11, r10
     ed8:	37 2d       	mov	r19, r7
     eda:	03 c0       	rjmp	.+6      	; 0xee2 <vfprintf+0x2b6>
     edc:	ba 2c       	mov	r11, r10
     ede:	01 c0       	rjmp	.+2      	; 0xee2 <vfprintf+0x2b6>
     ee0:	b5 2c       	mov	r11, r5
     ee2:	34 ff       	sbrs	r19, 4
     ee4:	0d c0       	rjmp	.+26     	; 0xf00 <vfprintf+0x2d4>
     ee6:	fe 01       	movw	r30, r28
     ee8:	ea 0d       	add	r30, r10
     eea:	f1 1d       	adc	r31, r1
     eec:	80 81       	ld	r24, Z
     eee:	80 33       	cpi	r24, 0x30	; 48
     ef0:	11 f4       	brne	.+4      	; 0xef6 <vfprintf+0x2ca>
     ef2:	39 7e       	andi	r19, 0xE9	; 233
     ef4:	09 c0       	rjmp	.+18     	; 0xf08 <vfprintf+0x2dc>
     ef6:	32 ff       	sbrs	r19, 2
     ef8:	06 c0       	rjmp	.+12     	; 0xf06 <vfprintf+0x2da>
     efa:	b3 94       	inc	r11
     efc:	b3 94       	inc	r11
     efe:	04 c0       	rjmp	.+8      	; 0xf08 <vfprintf+0x2dc>
     f00:	83 2f       	mov	r24, r19
     f02:	86 78       	andi	r24, 0x86	; 134
     f04:	09 f0       	breq	.+2      	; 0xf08 <vfprintf+0x2dc>
     f06:	b3 94       	inc	r11
     f08:	33 fd       	sbrc	r19, 3
     f0a:	13 c0       	rjmp	.+38     	; 0xf32 <vfprintf+0x306>
     f0c:	30 ff       	sbrs	r19, 0
     f0e:	06 c0       	rjmp	.+12     	; 0xf1c <vfprintf+0x2f0>
     f10:	5a 2c       	mov	r5, r10
     f12:	b3 14       	cp	r11, r3
     f14:	18 f4       	brcc	.+6      	; 0xf1c <vfprintf+0x2f0>
     f16:	53 0c       	add	r5, r3
     f18:	5b 18       	sub	r5, r11
     f1a:	b3 2c       	mov	r11, r3
     f1c:	b3 14       	cp	r11, r3
     f1e:	68 f4       	brcc	.+26     	; 0xf3a <vfprintf+0x30e>
     f20:	b7 01       	movw	r22, r14
     f22:	80 e2       	ldi	r24, 0x20	; 32
     f24:	90 e0       	ldi	r25, 0x00	; 0
     f26:	3c 87       	std	Y+12, r19	; 0x0c
     f28:	0e 94 0e 08 	call	0x101c	; 0x101c <fputc>
     f2c:	b3 94       	inc	r11
     f2e:	3c 85       	ldd	r19, Y+12	; 0x0c
     f30:	f5 cf       	rjmp	.-22     	; 0xf1c <vfprintf+0x2f0>
     f32:	b3 14       	cp	r11, r3
     f34:	10 f4       	brcc	.+4      	; 0xf3a <vfprintf+0x30e>
     f36:	3b 18       	sub	r3, r11
     f38:	01 c0       	rjmp	.+2      	; 0xf3c <vfprintf+0x310>
     f3a:	31 2c       	mov	r3, r1
     f3c:	34 ff       	sbrs	r19, 4
     f3e:	12 c0       	rjmp	.+36     	; 0xf64 <vfprintf+0x338>
     f40:	b7 01       	movw	r22, r14
     f42:	80 e3       	ldi	r24, 0x30	; 48
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	3c 87       	std	Y+12, r19	; 0x0c
     f48:	0e 94 0e 08 	call	0x101c	; 0x101c <fputc>
     f4c:	3c 85       	ldd	r19, Y+12	; 0x0c
     f4e:	32 ff       	sbrs	r19, 2
     f50:	17 c0       	rjmp	.+46     	; 0xf80 <vfprintf+0x354>
     f52:	31 fd       	sbrc	r19, 1
     f54:	03 c0       	rjmp	.+6      	; 0xf5c <vfprintf+0x330>
     f56:	88 e7       	ldi	r24, 0x78	; 120
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <vfprintf+0x334>
     f5c:	88 e5       	ldi	r24, 0x58	; 88
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	b7 01       	movw	r22, r14
     f62:	0c c0       	rjmp	.+24     	; 0xf7c <vfprintf+0x350>
     f64:	83 2f       	mov	r24, r19
     f66:	86 78       	andi	r24, 0x86	; 134
     f68:	59 f0       	breq	.+22     	; 0xf80 <vfprintf+0x354>
     f6a:	31 ff       	sbrs	r19, 1
     f6c:	02 c0       	rjmp	.+4      	; 0xf72 <vfprintf+0x346>
     f6e:	8b e2       	ldi	r24, 0x2B	; 43
     f70:	01 c0       	rjmp	.+2      	; 0xf74 <vfprintf+0x348>
     f72:	80 e2       	ldi	r24, 0x20	; 32
     f74:	37 fd       	sbrc	r19, 7
     f76:	8d e2       	ldi	r24, 0x2D	; 45
     f78:	b7 01       	movw	r22, r14
     f7a:	90 e0       	ldi	r25, 0x00	; 0
     f7c:	0e 94 0e 08 	call	0x101c	; 0x101c <fputc>
     f80:	a5 14       	cp	r10, r5
     f82:	38 f4       	brcc	.+14     	; 0xf92 <vfprintf+0x366>
     f84:	b7 01       	movw	r22, r14
     f86:	80 e3       	ldi	r24, 0x30	; 48
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	0e 94 0e 08 	call	0x101c	; 0x101c <fputc>
     f8e:	5a 94       	dec	r5
     f90:	f7 cf       	rjmp	.-18     	; 0xf80 <vfprintf+0x354>
     f92:	aa 94       	dec	r10
     f94:	f4 01       	movw	r30, r8
     f96:	ea 0d       	add	r30, r10
     f98:	f1 1d       	adc	r31, r1
     f9a:	80 81       	ld	r24, Z
     f9c:	b7 01       	movw	r22, r14
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	0e 94 0e 08 	call	0x101c	; 0x101c <fputc>
     fa4:	a1 10       	cpse	r10, r1
     fa6:	f5 cf       	rjmp	.-22     	; 0xf92 <vfprintf+0x366>
     fa8:	33 20       	and	r3, r3
     faa:	09 f4       	brne	.+2      	; 0xfae <vfprintf+0x382>
     fac:	51 ce       	rjmp	.-862    	; 0xc50 <vfprintf+0x24>
     fae:	b7 01       	movw	r22, r14
     fb0:	80 e2       	ldi	r24, 0x20	; 32
     fb2:	90 e0       	ldi	r25, 0x00	; 0
     fb4:	0e 94 0e 08 	call	0x101c	; 0x101c <fputc>
     fb8:	3a 94       	dec	r3
     fba:	f6 cf       	rjmp	.-20     	; 0xfa8 <vfprintf+0x37c>
     fbc:	f7 01       	movw	r30, r14
     fbe:	86 81       	ldd	r24, Z+6	; 0x06
     fc0:	97 81       	ldd	r25, Z+7	; 0x07
     fc2:	02 c0       	rjmp	.+4      	; 0xfc8 <vfprintf+0x39c>
     fc4:	8f ef       	ldi	r24, 0xFF	; 255
     fc6:	9f ef       	ldi	r25, 0xFF	; 255
     fc8:	2c 96       	adiw	r28, 0x0c	; 12
     fca:	e2 e1       	ldi	r30, 0x12	; 18
     fcc:	0c 94 c0 08 	jmp	0x1180	; 0x1180 <__epilogue_restores__>

00000fd0 <strnlen_P>:
     fd0:	fc 01       	movw	r30, r24
     fd2:	05 90       	lpm	r0, Z+
     fd4:	61 50       	subi	r22, 0x01	; 1
     fd6:	70 40       	sbci	r23, 0x00	; 0
     fd8:	01 10       	cpse	r0, r1
     fda:	d8 f7       	brcc	.-10     	; 0xfd2 <strnlen_P+0x2>
     fdc:	80 95       	com	r24
     fde:	90 95       	com	r25
     fe0:	8e 0f       	add	r24, r30
     fe2:	9f 1f       	adc	r25, r31
     fe4:	08 95       	ret

00000fe6 <strnlen>:
     fe6:	fc 01       	movw	r30, r24
     fe8:	61 50       	subi	r22, 0x01	; 1
     fea:	70 40       	sbci	r23, 0x00	; 0
     fec:	01 90       	ld	r0, Z+
     fee:	01 10       	cpse	r0, r1
     ff0:	d8 f7       	brcc	.-10     	; 0xfe8 <strnlen+0x2>
     ff2:	80 95       	com	r24
     ff4:	90 95       	com	r25
     ff6:	8e 0f       	add	r24, r30
     ff8:	9f 1f       	adc	r25, r31
     ffa:	08 95       	ret

00000ffc <strrev>:
     ffc:	dc 01       	movw	r26, r24
     ffe:	fc 01       	movw	r30, r24
    1000:	67 2f       	mov	r22, r23
    1002:	71 91       	ld	r23, Z+
    1004:	77 23       	and	r23, r23
    1006:	e1 f7       	brne	.-8      	; 0x1000 <strrev+0x4>
    1008:	32 97       	sbiw	r30, 0x02	; 2
    100a:	04 c0       	rjmp	.+8      	; 0x1014 <strrev+0x18>
    100c:	7c 91       	ld	r23, X
    100e:	6d 93       	st	X+, r22
    1010:	70 83       	st	Z, r23
    1012:	62 91       	ld	r22, -Z
    1014:	ae 17       	cp	r26, r30
    1016:	bf 07       	cpc	r27, r31
    1018:	c8 f3       	brcs	.-14     	; 0x100c <strrev+0x10>
    101a:	08 95       	ret

0000101c <fputc>:
    101c:	0f 93       	push	r16
    101e:	1f 93       	push	r17
    1020:	cf 93       	push	r28
    1022:	df 93       	push	r29
    1024:	fb 01       	movw	r30, r22
    1026:	23 81       	ldd	r18, Z+3	; 0x03
    1028:	21 fd       	sbrc	r18, 1
    102a:	03 c0       	rjmp	.+6      	; 0x1032 <fputc+0x16>
    102c:	8f ef       	ldi	r24, 0xFF	; 255
    102e:	9f ef       	ldi	r25, 0xFF	; 255
    1030:	28 c0       	rjmp	.+80     	; 0x1082 <fputc+0x66>
    1032:	22 ff       	sbrs	r18, 2
    1034:	16 c0       	rjmp	.+44     	; 0x1062 <fputc+0x46>
    1036:	46 81       	ldd	r20, Z+6	; 0x06
    1038:	57 81       	ldd	r21, Z+7	; 0x07
    103a:	24 81       	ldd	r18, Z+4	; 0x04
    103c:	35 81       	ldd	r19, Z+5	; 0x05
    103e:	42 17       	cp	r20, r18
    1040:	53 07       	cpc	r21, r19
    1042:	44 f4       	brge	.+16     	; 0x1054 <fputc+0x38>
    1044:	a0 81       	ld	r26, Z
    1046:	b1 81       	ldd	r27, Z+1	; 0x01
    1048:	9d 01       	movw	r18, r26
    104a:	2f 5f       	subi	r18, 0xFF	; 255
    104c:	3f 4f       	sbci	r19, 0xFF	; 255
    104e:	31 83       	std	Z+1, r19	; 0x01
    1050:	20 83       	st	Z, r18
    1052:	8c 93       	st	X, r24
    1054:	26 81       	ldd	r18, Z+6	; 0x06
    1056:	37 81       	ldd	r19, Z+7	; 0x07
    1058:	2f 5f       	subi	r18, 0xFF	; 255
    105a:	3f 4f       	sbci	r19, 0xFF	; 255
    105c:	37 83       	std	Z+7, r19	; 0x07
    105e:	26 83       	std	Z+6, r18	; 0x06
    1060:	10 c0       	rjmp	.+32     	; 0x1082 <fputc+0x66>
    1062:	eb 01       	movw	r28, r22
    1064:	09 2f       	mov	r16, r25
    1066:	18 2f       	mov	r17, r24
    1068:	00 84       	ldd	r0, Z+8	; 0x08
    106a:	f1 85       	ldd	r31, Z+9	; 0x09
    106c:	e0 2d       	mov	r30, r0
    106e:	09 95       	icall
    1070:	89 2b       	or	r24, r25
    1072:	e1 f6       	brne	.-72     	; 0x102c <fputc+0x10>
    1074:	8e 81       	ldd	r24, Y+6	; 0x06
    1076:	9f 81       	ldd	r25, Y+7	; 0x07
    1078:	01 96       	adiw	r24, 0x01	; 1
    107a:	9f 83       	std	Y+7, r25	; 0x07
    107c:	8e 83       	std	Y+6, r24	; 0x06
    107e:	81 2f       	mov	r24, r17
    1080:	90 2f       	mov	r25, r16
    1082:	df 91       	pop	r29
    1084:	cf 91       	pop	r28
    1086:	1f 91       	pop	r17
    1088:	0f 91       	pop	r16
    108a:	08 95       	ret

0000108c <__ultoa_invert>:
    108c:	fa 01       	movw	r30, r20
    108e:	aa 27       	eor	r26, r26
    1090:	28 30       	cpi	r18, 0x08	; 8
    1092:	51 f1       	breq	.+84     	; 0x10e8 <__ultoa_invert+0x5c>
    1094:	20 31       	cpi	r18, 0x10	; 16
    1096:	81 f1       	breq	.+96     	; 0x10f8 <__ultoa_invert+0x6c>
    1098:	e8 94       	clt
    109a:	6f 93       	push	r22
    109c:	6e 7f       	andi	r22, 0xFE	; 254
    109e:	6e 5f       	subi	r22, 0xFE	; 254
    10a0:	7f 4f       	sbci	r23, 0xFF	; 255
    10a2:	8f 4f       	sbci	r24, 0xFF	; 255
    10a4:	9f 4f       	sbci	r25, 0xFF	; 255
    10a6:	af 4f       	sbci	r26, 0xFF	; 255
    10a8:	b1 e0       	ldi	r27, 0x01	; 1
    10aa:	3e d0       	rcall	.+124    	; 0x1128 <__ultoa_invert+0x9c>
    10ac:	b4 e0       	ldi	r27, 0x04	; 4
    10ae:	3c d0       	rcall	.+120    	; 0x1128 <__ultoa_invert+0x9c>
    10b0:	67 0f       	add	r22, r23
    10b2:	78 1f       	adc	r23, r24
    10b4:	89 1f       	adc	r24, r25
    10b6:	9a 1f       	adc	r25, r26
    10b8:	a1 1d       	adc	r26, r1
    10ba:	68 0f       	add	r22, r24
    10bc:	79 1f       	adc	r23, r25
    10be:	8a 1f       	adc	r24, r26
    10c0:	91 1d       	adc	r25, r1
    10c2:	a1 1d       	adc	r26, r1
    10c4:	6a 0f       	add	r22, r26
    10c6:	71 1d       	adc	r23, r1
    10c8:	81 1d       	adc	r24, r1
    10ca:	91 1d       	adc	r25, r1
    10cc:	a1 1d       	adc	r26, r1
    10ce:	20 d0       	rcall	.+64     	; 0x1110 <__ultoa_invert+0x84>
    10d0:	09 f4       	brne	.+2      	; 0x10d4 <__ultoa_invert+0x48>
    10d2:	68 94       	set
    10d4:	3f 91       	pop	r19
    10d6:	2a e0       	ldi	r18, 0x0A	; 10
    10d8:	26 9f       	mul	r18, r22
    10da:	11 24       	eor	r1, r1
    10dc:	30 19       	sub	r19, r0
    10de:	30 5d       	subi	r19, 0xD0	; 208
    10e0:	31 93       	st	Z+, r19
    10e2:	de f6       	brtc	.-74     	; 0x109a <__ultoa_invert+0xe>
    10e4:	cf 01       	movw	r24, r30
    10e6:	08 95       	ret
    10e8:	46 2f       	mov	r20, r22
    10ea:	47 70       	andi	r20, 0x07	; 7
    10ec:	40 5d       	subi	r20, 0xD0	; 208
    10ee:	41 93       	st	Z+, r20
    10f0:	b3 e0       	ldi	r27, 0x03	; 3
    10f2:	0f d0       	rcall	.+30     	; 0x1112 <__ultoa_invert+0x86>
    10f4:	c9 f7       	brne	.-14     	; 0x10e8 <__ultoa_invert+0x5c>
    10f6:	f6 cf       	rjmp	.-20     	; 0x10e4 <__ultoa_invert+0x58>
    10f8:	46 2f       	mov	r20, r22
    10fa:	4f 70       	andi	r20, 0x0F	; 15
    10fc:	40 5d       	subi	r20, 0xD0	; 208
    10fe:	4a 33       	cpi	r20, 0x3A	; 58
    1100:	18 f0       	brcs	.+6      	; 0x1108 <__ultoa_invert+0x7c>
    1102:	49 5d       	subi	r20, 0xD9	; 217
    1104:	31 fd       	sbrc	r19, 1
    1106:	40 52       	subi	r20, 0x20	; 32
    1108:	41 93       	st	Z+, r20
    110a:	02 d0       	rcall	.+4      	; 0x1110 <__ultoa_invert+0x84>
    110c:	a9 f7       	brne	.-22     	; 0x10f8 <__ultoa_invert+0x6c>
    110e:	ea cf       	rjmp	.-44     	; 0x10e4 <__ultoa_invert+0x58>
    1110:	b4 e0       	ldi	r27, 0x04	; 4
    1112:	a6 95       	lsr	r26
    1114:	97 95       	ror	r25
    1116:	87 95       	ror	r24
    1118:	77 95       	ror	r23
    111a:	67 95       	ror	r22
    111c:	ba 95       	dec	r27
    111e:	c9 f7       	brne	.-14     	; 0x1112 <__ultoa_invert+0x86>
    1120:	00 97       	sbiw	r24, 0x00	; 0
    1122:	61 05       	cpc	r22, r1
    1124:	71 05       	cpc	r23, r1
    1126:	08 95       	ret
    1128:	9b 01       	movw	r18, r22
    112a:	ac 01       	movw	r20, r24
    112c:	0a 2e       	mov	r0, r26
    112e:	06 94       	lsr	r0
    1130:	57 95       	ror	r21
    1132:	47 95       	ror	r20
    1134:	37 95       	ror	r19
    1136:	27 95       	ror	r18
    1138:	ba 95       	dec	r27
    113a:	c9 f7       	brne	.-14     	; 0x112e <__ultoa_invert+0xa2>
    113c:	62 0f       	add	r22, r18
    113e:	73 1f       	adc	r23, r19
    1140:	84 1f       	adc	r24, r20
    1142:	95 1f       	adc	r25, r21
    1144:	a0 1d       	adc	r26, r0
    1146:	08 95       	ret

00001148 <__prologue_saves__>:
    1148:	2f 92       	push	r2
    114a:	3f 92       	push	r3
    114c:	4f 92       	push	r4
    114e:	5f 92       	push	r5
    1150:	6f 92       	push	r6
    1152:	7f 92       	push	r7
    1154:	8f 92       	push	r8
    1156:	9f 92       	push	r9
    1158:	af 92       	push	r10
    115a:	bf 92       	push	r11
    115c:	cf 92       	push	r12
    115e:	df 92       	push	r13
    1160:	ef 92       	push	r14
    1162:	ff 92       	push	r15
    1164:	0f 93       	push	r16
    1166:	1f 93       	push	r17
    1168:	cf 93       	push	r28
    116a:	df 93       	push	r29
    116c:	cd b7       	in	r28, 0x3d	; 61
    116e:	de b7       	in	r29, 0x3e	; 62
    1170:	ca 1b       	sub	r28, r26
    1172:	db 0b       	sbc	r29, r27
    1174:	0f b6       	in	r0, 0x3f	; 63
    1176:	f8 94       	cli
    1178:	de bf       	out	0x3e, r29	; 62
    117a:	0f be       	out	0x3f, r0	; 63
    117c:	cd bf       	out	0x3d, r28	; 61
    117e:	09 94       	ijmp

00001180 <__epilogue_restores__>:
    1180:	2a 88       	ldd	r2, Y+18	; 0x12
    1182:	39 88       	ldd	r3, Y+17	; 0x11
    1184:	48 88       	ldd	r4, Y+16	; 0x10
    1186:	5f 84       	ldd	r5, Y+15	; 0x0f
    1188:	6e 84       	ldd	r6, Y+14	; 0x0e
    118a:	7d 84       	ldd	r7, Y+13	; 0x0d
    118c:	8c 84       	ldd	r8, Y+12	; 0x0c
    118e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1190:	aa 84       	ldd	r10, Y+10	; 0x0a
    1192:	b9 84       	ldd	r11, Y+9	; 0x09
    1194:	c8 84       	ldd	r12, Y+8	; 0x08
    1196:	df 80       	ldd	r13, Y+7	; 0x07
    1198:	ee 80       	ldd	r14, Y+6	; 0x06
    119a:	fd 80       	ldd	r15, Y+5	; 0x05
    119c:	0c 81       	ldd	r16, Y+4	; 0x04
    119e:	1b 81       	ldd	r17, Y+3	; 0x03
    11a0:	aa 81       	ldd	r26, Y+2	; 0x02
    11a2:	b9 81       	ldd	r27, Y+1	; 0x01
    11a4:	ce 0f       	add	r28, r30
    11a6:	d1 1d       	adc	r29, r1
    11a8:	0f b6       	in	r0, 0x3f	; 63
    11aa:	f8 94       	cli
    11ac:	de bf       	out	0x3e, r29	; 62
    11ae:	0f be       	out	0x3f, r0	; 63
    11b0:	cd bf       	out	0x3d, r28	; 61
    11b2:	ed 01       	movw	r28, r26
    11b4:	08 95       	ret

000011b6 <__do_global_dtors>:
    11b6:	10 e0       	ldi	r17, 0x00	; 0
    11b8:	cb e2       	ldi	r28, 0x2B	; 43
    11ba:	d0 e0       	ldi	r29, 0x00	; 0
    11bc:	04 c0       	rjmp	.+8      	; 0x11c6 <__do_global_dtors+0x10>
    11be:	fe 01       	movw	r30, r28
    11c0:	0e 94 f6 05 	call	0xbec	; 0xbec <__tablejump2__>
    11c4:	21 96       	adiw	r28, 0x01	; 1
    11c6:	cc 32       	cpi	r28, 0x2C	; 44
    11c8:	d1 07       	cpc	r29, r17
    11ca:	c9 f7       	brne	.-14     	; 0x11be <__do_global_dtors+0x8>
    11cc:	f8 94       	cli

000011ce <__stop_program>:
    11ce:	ff cf       	rjmp	.-2      	; 0x11ce <__stop_program>
