Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 23 15:26:29 2023
| Host         : MSI-Modern-14-B11M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab5_Team28_Vending_Machine_fpga_control_sets_placed.rpt
| Design       : Lab5_Team28_Vending_Machine_fpga
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           13 |
| No           | No                    | Yes                    |              80 |           24 |
| No           | Yes                   | No                     |              31 |           16 |
| Yes          | No                    | No                     |              20 |            5 |
| Yes          | No                    | Yes                    |             568 |          166 |
| Yes          | Yes                   | No                     |               8 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | key_de/inst/inst/lock_status0                     | OP_RST/op_rst    |                1 |              2 |         2.00 |
|  MNY/E[0]      |                                                   |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                                                   | key_de/SR[0]     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/bits_count        | OP_RST/op_rst    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | seven_seg/FSM_sequential_digit[1]_i_1_n_0         | OP_RST/op_rst    |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | MNY/sumMoney0                                     | MNY/tmp_sumMoney |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/rx_valid          | OP_RST/op_rst    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/rx_finish         | OP_RST/op_rst    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | OP_RST/op_rst    |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | key_de/next_key                                   | OP_RST/op_rst    |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | DB_RST/E[0]                                       |                  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                   | OP_RST/SR[0]     |               15 |             27 |         1.80 |
|  clk_IBUF_BUFG |                                                   |                  |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG |                                                   | OP_RST/op_rst    |               24 |             80 |         3.33 |
|  clk_IBUF_BUFG | key_de/op/E[0]                                    | OP_RST/op_rst    |              147 |            512 |         3.48 |
+----------------+---------------------------------------------------+------------------+------------------+----------------+--------------+


