Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 31 14:48:57 2022
| Host         : Jianning-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 985 register/latch pins with no clock driven by root clock pin: CLK_DIVIDER_ON_SET.CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2666 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.127        0.000                      0                  160        0.152        0.000                      0                  160        4.500        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.127        0.000                      0                  160        0.152        0.000                      0                  160        4.500        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 RX_MSF1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_MSF2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.612ns  (logic 0.419ns (68.471%)  route 0.193ns (31.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.819     5.422    CLK_undiv_IBUF_BUFG
    SLICE_X11Y41         FDSE                                         r  RX_MSF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDSE (Prop_fdse_C_Q)         0.419     5.841 r  RX_MSF1_reg/Q
                         net (fo=1, routed)           0.193     6.034    RX_MSF1
    SLICE_X10Y41         FDSE                                         r  RX_MSF2_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    E3                                                0.000     1.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     1.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411     2.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.692     6.114    CLK_undiv_IBUF_BUFG
    SLICE_X10Y41         FDSE                                         r  RX_MSF2_reg/C
                         clock pessimism              0.285     6.400    
                         clock uncertainty           -0.035     6.364    
    SLICE_X10Y41         FDSE (Setup_fdse_C_D)       -0.204     6.160    RX_MSF2_reg
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 2.456ns (43.205%)  route 3.229ns (56.795%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.817     5.420    CLK_undiv_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.629     6.567    sevenseg_counter_reg[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.147 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.688 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.027     8.714    Wrapper1/sel0[0]
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.306     9.020 r  Wrapper1/SevenSegCat[6]_i_8/O
                         net (fo=1, routed)           0.000     9.020    Wrapper1/SevenSegCat[6]_i_8_n_0
    SLICE_X19Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     9.232 r  Wrapper1/SevenSegCat_reg[6]_i_3/O
                         net (fo=7, routed)           1.573    10.805    Wrapper1/SevenSegCat_reg[6]_i_3_n_0
    SLICE_X8Y50          LUT4 (Prop_lut4_I1_O)        0.299    11.104 r  Wrapper1/SevenSegCat[4]_i_1/O
                         net (fo=1, routed)           0.000    11.104    Wrapper1_n_2
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.525    14.948    CLK_undiv_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[4]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.079    15.178    SevenSegCat_reg[4]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 2.488ns (43.523%)  route 3.229ns (56.477%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.817     5.420    CLK_undiv_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.629     6.567    sevenseg_counter_reg[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.147 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.688 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.027     8.714    Wrapper1/sel0[0]
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.306     9.020 r  Wrapper1/SevenSegCat[6]_i_8/O
                         net (fo=1, routed)           0.000     9.020    Wrapper1/SevenSegCat[6]_i_8_n_0
    SLICE_X19Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     9.232 r  Wrapper1/SevenSegCat_reg[6]_i_3/O
                         net (fo=7, routed)           1.573    10.805    Wrapper1/SevenSegCat_reg[6]_i_3_n_0
    SLICE_X8Y50          LUT4 (Prop_lut4_I2_O)        0.331    11.136 r  Wrapper1/SevenSegCat[5]_i_1/O
                         net (fo=1, routed)           0.000    11.136    Wrapper1_n_1
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.525    14.948    CLK_undiv_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[5]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.118    15.217    SevenSegCat_reg[5]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 2.456ns (43.350%)  route 3.210ns (56.650%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.817     5.420    CLK_undiv_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.629     6.567    sevenseg_counter_reg[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.147 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.688 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.027     8.714    Wrapper1/sel0[0]
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.306     9.020 r  Wrapper1/SevenSegCat[6]_i_8/O
                         net (fo=1, routed)           0.000     9.020    Wrapper1/SevenSegCat[6]_i_8_n_0
    SLICE_X19Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     9.232 r  Wrapper1/SevenSegCat_reg[6]_i_3/O
                         net (fo=7, routed)           1.554    10.786    Wrapper1/SevenSegCat_reg[6]_i_3_n_0
    SLICE_X8Y50          LUT4 (Prop_lut4_I0_O)        0.299    11.085 r  Wrapper1/SevenSegCat[1]_i_1/O
                         net (fo=1, routed)           0.000    11.085    Wrapper1_n_5
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.525    14.948    CLK_undiv_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[1]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.079    15.178    SevenSegCat_reg[1]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 2.485ns (43.638%)  route 3.210ns (56.362%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.817     5.420    CLK_undiv_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.629     6.567    sevenseg_counter_reg[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.147 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.688 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          1.027     8.714    Wrapper1/sel0[0]
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.306     9.020 r  Wrapper1/SevenSegCat[6]_i_8/O
                         net (fo=1, routed)           0.000     9.020    Wrapper1/SevenSegCat[6]_i_8_n_0
    SLICE_X19Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     9.232 r  Wrapper1/SevenSegCat_reg[6]_i_3/O
                         net (fo=7, routed)           1.554    10.786    Wrapper1/SevenSegCat_reg[6]_i_3_n_0
    SLICE_X8Y50          LUT4 (Prop_lut4_I2_O)        0.328    11.114 r  Wrapper1/SevenSegCat[3]_i_1/O
                         net (fo=1, routed)           0.000    11.114    Wrapper1_n_3
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.525    14.948    CLK_undiv_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[3]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.118    15.217    SevenSegCat_reg[3]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.472ns (44.083%)  route 3.136ns (55.917%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.817     5.420    CLK_undiv_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.629     6.567    sevenseg_counter_reg[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.147 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.711 r  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=16, routed)          1.081     8.792    Wrapper1/sel0[1]
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.299     9.091 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     9.091    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X18Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     9.303 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.425    10.728    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X8Y50          LUT4 (Prop_lut4_I3_O)        0.299    11.027 r  Wrapper1/SevenSegCat[2]_i_1/O
                         net (fo=1, routed)           0.000    11.027    Wrapper1_n_4
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.525    14.948    CLK_undiv_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[2]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.077    15.176    SevenSegCat_reg[2]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 2.472ns (44.162%)  route 3.126ns (55.838%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.817     5.420    CLK_undiv_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.629     6.567    sevenseg_counter_reg[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.147 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.711 r  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=16, routed)          1.081     8.792    Wrapper1/sel0[1]
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.299     9.091 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     9.091    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X18Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     9.303 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.415    10.718    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X8Y50          LUT4 (Prop_lut4_I3_O)        0.299    11.017 r  Wrapper1/SevenSegCat[0]_i_1/O
                         net (fo=1, routed)           0.000    11.017    Wrapper1_n_6
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.525    14.948    CLK_undiv_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[0]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.081    15.180    SevenSegCat_reg[0]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 2.500ns (44.439%)  route 3.126ns (55.561%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.817     5.420    CLK_undiv_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.629     6.567    sevenseg_counter_reg[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.147 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.711 r  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=16, routed)          1.081     8.792    Wrapper1/sel0[1]
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.299     9.091 r  Wrapper1/SevenSegCat[6]_i_12/O
                         net (fo=1, routed)           0.000     9.091    Wrapper1/SevenSegCat[6]_i_12_n_0
    SLICE_X18Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     9.303 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.415    10.718    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X8Y50          LUT4 (Prop_lut4_I3_O)        0.327    11.045 r  Wrapper1/SevenSegCat[6]_i_1/O
                         net (fo=1, routed)           0.000    11.045    Wrapper1_n_0
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.525    14.948    CLK_undiv_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  SevenSegCat_reg[6]/C
                         clock pessimism              0.187    15.135    
                         clock uncertainty           -0.035    15.099    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.118    15.217    SevenSegCat_reg[6]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 2.077ns (46.600%)  route 2.380ns (53.400%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.817     5.420    CLK_undiv_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.629     6.567    sevenseg_counter_reg[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.147 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 r  SevenSegAn_reg[7]_i_3/O[1]
                         net (fo=12, routed)          1.751     9.574    sel0[2]
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.303     9.877 r  SevenSegAn[0]_i_1/O
                         net (fo=1, routed)           0.000     9.877    SevenSegAn[0]_i_1_n_0
    SLICE_X12Y54         FDRE                                         r  SevenSegAn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.524    14.947    CLK_undiv_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  SevenSegAn_reg[0]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.077    15.175    SevenSegAn_reg[0]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.077ns (46.704%)  route 2.370ns (53.296%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.817     5.420    CLK_undiv_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.629     6.567    sevenseg_counter_reg[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.147 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 r  SevenSegAn_reg[7]_i_3/O[1]
                         net (fo=12, routed)          1.741     9.564    sel0[2]
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.303     9.867 r  SevenSegAn[1]_i_1/O
                         net (fo=1, routed)           0.000     9.867    SevenSegAn[1]_i_1_n_0
    SLICE_X12Y54         FDRE                                         r  SevenSegAn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.524    14.947    CLK_undiv_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  SevenSegAn_reg[1]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.081    15.179    SevenSegAn_reg[1]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  5.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UART1/FSM_sequential_uart_tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.641     1.561    UART1/CLK
    SLICE_X9Y46          FDCE                                         r  UART1/FSM_sequential_uart_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     1.702 r  UART1/FSM_sequential_uart_tx_state_reg[1]/Q
                         net (fo=18, routed)          0.100     1.801    UART1/uart_tx_state[1]
    SLICE_X8Y46          LUT5 (Prop_lut5_I2_O)        0.045     1.846 r  UART1/uart_tx_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    UART1/uart_tx_count[0]_i_1_n_0
    SLICE_X8Y46          FDCE                                         r  UART1/uart_tx_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.916     2.081    UART1/CLK
    SLICE_X8Y46          FDCE                                         r  UART1/uart_tx_count_reg[0]/C
                         clock pessimism             -0.507     1.574    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.121     1.695    UART1/uart_tx_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UART1/uart_rx_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/FSM_sequential_uart_rx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.640     1.560    UART1/CLK
    SLICE_X11Y40         FDCE                                         r  UART1/uart_rx_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  UART1/uart_rx_count_reg[1]/Q
                         net (fo=3, routed)           0.102     1.803    UART1/uart_rx_count[1]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  UART1/FSM_sequential_uart_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    UART1/FSM_sequential_uart_rx_state[0]_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  UART1/FSM_sequential_uart_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.915     2.080    UART1/CLK
    SLICE_X10Y40         FDCE                                         r  UART1/FSM_sequential_uart_rx_state_reg[0]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.121     1.694    UART1/FSM_sequential_uart_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_block_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.641     1.561    CLK_undiv_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  uart_data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  uart_data_in_reg[1]/Q
                         net (fo=1, routed)           0.106     1.808    UART1/Q[1]
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.853 r  UART1/uart_tx_data_block[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    UART1/uart_tx_data_block[1]
    SLICE_X12Y44         FDCE                                         r  UART1/uart_tx_data_block_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.916     2.081    UART1/CLK
    SLICE_X12Y44         FDCE                                         r  UART1/uart_tx_data_block_reg[1]/C
                         clock pessimism             -0.504     1.577    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.121     1.698    UART1/uart_tx_data_block_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 RX_MSF1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_MSF2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.640     1.560    CLK_undiv_IBUF_BUFG
    SLICE_X11Y41         FDSE                                         r  RX_MSF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDSE (Prop_fdse_C_Q)         0.128     1.688 r  RX_MSF1_reg/Q
                         net (fo=1, routed)           0.059     1.747    RX_MSF1
    SLICE_X10Y41         FDSE                                         r  RX_MSF2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.915     2.080    CLK_undiv_IBUF_BUFG
    SLICE_X10Y41         FDSE                                         r  RX_MSF2_reg/C
                         clock pessimism             -0.507     1.573    
    SLICE_X10Y41         FDSE (Hold_fdse_C_D)         0.006     1.579    RX_MSF2_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.668     1.588    UART1/CLK
    SLICE_X7Y42          FDPE                                         r  UART1/oversample_baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.729 r  UART1/oversample_baud_counter_reg[5]/Q
                         net (fo=4, routed)           0.120     1.849    UART1/oversample_baud_counter[5]
    SLICE_X6Y42          LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  UART1/oversample_baud_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    UART1/oversample_baud_counter[1]_i_1_n_0
    SLICE_X6Y42          FDCE                                         r  UART1/oversample_baud_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.945     2.110    UART1/CLK
    SLICE_X6Y42          FDCE                                         r  UART1/oversample_baud_counter_reg[1]/C
                         clock pessimism             -0.509     1.601    
    SLICE_X6Y42          FDCE (Hold_fdce_C_D)         0.120     1.721    UART1/oversample_baud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.668     1.588    UART1/CLK
    SLICE_X6Y42          FDCE                                         r  UART1/oversample_baud_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.164     1.752 f  UART1/oversample_baud_counter_reg[3]/Q
                         net (fo=5, routed)           0.083     1.835    UART1/oversample_baud_counter[3]
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  UART1/oversample_baud_tick/O
                         net (fo=1, routed)           0.000     1.880    UART1/p_0_in
    SLICE_X7Y42          FDCE                                         r  UART1/oversample_baud_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.945     2.110    UART1/CLK
    SLICE_X7Y42          FDCE                                         r  UART1/oversample_baud_tick_reg/C
                         clock pessimism             -0.509     1.601    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.092     1.693    UART1/oversample_baud_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.668     1.588    UART1/CLK
    SLICE_X6Y42          FDCE                                         r  UART1/oversample_baud_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.164     1.752 r  UART1/oversample_baud_counter_reg[3]/Q
                         net (fo=5, routed)           0.084     1.836    UART1/oversample_baud_counter[3]
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.045     1.881 r  UART1/oversample_baud_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.881    UART1/oversample_baud_counter[5]_i_1_n_0
    SLICE_X7Y42          FDPE                                         r  UART1/oversample_baud_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.945     2.110    UART1/CLK
    SLICE_X7Y42          FDPE                                         r  UART1/oversample_baud_counter_reg[5]/C
                         clock pessimism             -0.509     1.601    
    SLICE_X7Y42          FDPE (Hold_fdpe_C_D)         0.091     1.692    UART1/oversample_baud_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 UART1/baud_counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_rx_sync_clock_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.640     1.560    UART1/CLK
    SLICE_X8Y40          FDPE                                         r  UART1/baud_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDPE (Prop_fdpe_C_Q)         0.148     1.708 r  UART1/baud_counter_reg[2]/Q
                         net (fo=6, routed)           0.075     1.782    UART1/baud_counter[2]
    SLICE_X9Y40          FDCE                                         r  UART1/uart_rx_sync_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.915     2.080    UART1/CLK
    SLICE_X9Y40          FDCE                                         r  UART1/uart_rx_sync_clock_reg[2]/C
                         clock pessimism             -0.507     1.573    
    SLICE_X9Y40          FDCE (Hold_fdce_C_D)         0.017     1.590    UART1/uart_rx_sync_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UART1/uart_rx_bit_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/FSM_sequential_uart_rx_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.559%)  route 0.168ns (47.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.639     1.559    UART1/CLK
    SLICE_X9Y39          FDPE                                         r  UART1/uart_rx_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.700 f  UART1/uart_rx_bit_reg/Q
                         net (fo=6, routed)           0.168     1.868    UART1/uart_rx_bit
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.045     1.913 r  UART1/FSM_sequential_uart_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.913    UART1/FSM_sequential_uart_rx_state[1]_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  UART1/FSM_sequential_uart_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.915     2.080    UART1/CLK
    SLICE_X10Y40         FDCE                                         r  UART1/FSM_sequential_uart_rx_state_reg[1]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120     1.717    UART1/FSM_sequential_uart_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 UART1/uart_rx_filter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_rx_filter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.639     1.559    UART1/CLK
    SLICE_X9Y39          FDPE                                         r  UART1/uart_rx_filter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDPE (Prop_fdpe_C_Q)         0.128     1.687 r  UART1/uart_rx_filter_reg[1]/Q
                         net (fo=3, routed)           0.068     1.754    UART1/uart_rx_filter_reg_n_0_[1]
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.099     1.853 r  UART1/uart_rx_filter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    UART1/uart_rx_filter[0]_i_1_n_0
    SLICE_X9Y39          FDPE                                         r  UART1/uart_rx_filter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.914     2.079    UART1/CLK
    SLICE_X9Y39          FDPE                                         r  UART1/uart_rx_filter_reg[0]/C
                         clock pessimism             -0.520     1.559    
    SLICE_X9Y39          FDPE (Hold_fdpe_C_D)         0.092     1.651    UART1/uart_rx_filter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_undiv }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_undiv_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y94    CLK_DIVIDER_ON_SET.CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y40     UART1/uart_rx_sync_clock_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46     UART1/uart_tx_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46     UART1/uart_tx_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46     UART1/uart_tx_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y90    CLK_DIVIDER_ON_SET.clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y93    CLK_DIVIDER_ON_SET.clk_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    CLK_DIVIDER_ON_SET.clk_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    CLK_DIVIDER_ON_SET.clk_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    CLK_DIVIDER_ON_SET.clk_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    CLK_DIVIDER_ON_SET.clk_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y50     SevenSegCat_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y50     SevenSegCat_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y40     UART1/uart_rx_sync_clock_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42    CONSOLE_IN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42    CONSOLE_IN_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42    CONSOLE_IN_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42    CONSOLE_IN_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42    CONSOLE_IN_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42    CONSOLE_IN_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42    CONSOLE_IN_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42    CONSOLE_IN_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41    RX_MSF1_reg/C



