Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\reinhard\HTL\_TIC\Projekte\vhdl\Lauflicht_cyc1000\source\prod\i2c\I2C_TARGET.qsys --block-symbol-file --output-directory=C:\Users\reinhard\HTL\_TIC\Projekte\vhdl\Lauflicht_cyc1000\source\prod\i2c\I2C_TARGET --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading i2c/I2C_TARGET.qsys
Progress: Reading input file
Progress: Adding i2cslave_to_avlmm_bridge_0 [altera_i2cslave_to_avlmm_bridge 18.1]
Progress: Parameterizing module i2cslave_to_avlmm_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\reinhard\HTL\_TIC\Projekte\vhdl\Lauflicht_cyc1000\source\prod\i2c\I2C_TARGET.qsys --synthesis=VERILOG --output-directory=C:\Users\reinhard\HTL\_TIC\Projekte\vhdl\Lauflicht_cyc1000\source\prod\i2c\I2C_TARGET\synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading i2c/I2C_TARGET.qsys
Progress: Reading input file
Progress: Adding i2cslave_to_avlmm_bridge_0 [altera_i2cslave_to_avlmm_bridge 18.1]
Progress: Parameterizing module i2cslave_to_avlmm_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: I2C_TARGET: Generating I2C_TARGET "I2C_TARGET" for QUARTUS_SYNTH
Info: i2cslave_to_avlmm_bridge_0: "I2C_TARGET" instantiated altera_i2cslave_to_avlmm_bridge "i2cslave_to_avlmm_bridge_0"
Info: I2C_TARGET: Done "I2C_TARGET" with 2 modules, 11 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
