Compile Report
Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)
Date: Fri Feb 16 09:59:31 2024

Device Selection
+--------------------------------------------+-------------+
| Family                                     | PolarFire   |
| Device                                     | MPF300TS_ES |
| Package                                    | FCG1152     |
| Speed Grade                                | -1          |
| Core Voltage                               | 1.0V        |
| Part Range                                 | EXT         |
| Default I/O technology                     | LVCMOS 1.8V |
| FPGA Hardware Breakpoint Auto Instantation | Off         |
+--------------------------------------------+-------------+

Source Files
+---------+------------------------------------------------------------------+
| Topcell | Top                                                              |
| Format  | Verilog                                                          |
| Source  | C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.vm |
+---------+------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+-------+--------+------------+
| Type                      | Used  | Total  | Percentage |
+---------------------------+-------+--------+------------+
| 4LUT                      | 90158 | 299544 | 30.10      |
| DFF                       | 46831 | 299544 | 15.63      |
| I/O Register              | 0     | 1536   | 0.00       |
| User I/O                  | 114   | 512    | 22.27      |
| -- Single-ended I/O       | 102   | 512    | 19.92      |
| -- Differential I/O Pairs | 6     | 256    | 2.34       |
| uSRAM                     | 0     | 2772   | 0.00       |
| LSRAM                     | 927   | 952    | 97.37      |
| Math                      | 0     | 924    | 0.00       |
| H-Chip Global             | 11    | 48     | 22.92      |
| Local Global              | 4     | 1008   | 0.40       |
| PLL                       | 3     | 8      | 37.50      |
| DLL                       | 0     | 8      | 0.00       |
| CRN_INT                   | 3     | 24     | 12.50      |
| INIT                      | 1     | 1      | 100.00     |
| OSC_RC160MHZ              | 1     | 1      | 100.00     |
| Transceiver Lanes         | 2     | 16     | 12.50      |
| Transceiver PCIe          | 0     | 2      | 0.00       |
| TX_PLL                    | 2     | 11     | 18.18      |
| ICB_CLKDIV                | 1     | 24     | 4.17       |
| ICB_CLKINT                | 6     | 72     | 8.33       |
| ICB_INT                   | 1     | 12     | 8.33       |
+---------------------------+-------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+-------+-------+
| Type                  | 4LUT  | DFF   |
+-----------------------+-------+-------+
| Fabric Logic          | 56786 | 13459 |
| uSRAM Interface Logic | 0     | 0     |
| LSRAM Interface Logic | 33372 | 33372 |
| Math Interface Logic  | 0     | 0     |
| Total Used            | 90158 | 46831 |
+-----------------------+-------+-------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 6      | 4    |
| 7      | 49   |
| 8      | 34   |
| 9      | 21   |
| 10     | 30   |
| 11     | 46   |
| 12     | 28   |
| 13     | 8    |
| 14     | 6    |
| 15     | 20   |
| 16     | 27   |
| 17     | 6    |
| 18     | 1    |
| 19     | 1    |
| 20     | 3    |
| 21     | 3    |
| 24     | 1    |
| 32     | 4    |
| 33     | 13   |
| Total  | 305  |
+--------+------+

Detailed 4LUT Groups Resource Usage
+--------+------+
| Length | Used |
| 2      | 144  |
| 5      | 2    |
| 46     | 384  |
| Total  | 530  |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 19           | 0           | 0               |
| Output I/O                    | 49           | 0           | 0               |
| Bidirectional I/O             | 34           | 0           | 0               |
| Differential Input I/O Pairs  | 2            | 0           | 0               |
| Differential Output I/O Pairs | 4            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+-------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                |
+--------+---------+-------------------------------------------------------------------------------------+
| 12870  | INT_NET | Net   : Clock_Reset_0_Main_CLOCK_1                                                  |
|        |         | Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1                      |
|        |         | Source: NETLIST                                                                     |
| 9637   | INT_NET | Net   : dff_arst                                                                    |
|        |         | Driver: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 |
|        |         | Source: NETLIST                                                                     |
| 1046   | INT_NET | Net   : Clock_Reset_0_UART_CLOCK_1                                                  |
|        |         | Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1                      |
|        |         | Source: NETLIST                                                                     |
| 882    | INT_NET | Net   : INT_DataFifo_Reset_N_arst                                                   |
|        |         | Driver: Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N_RNI3DRB/U0_RGB1          |
|        |         | Source: NETLIST                                                                     |
| 878    | INT_NET | Net   : Chain_arst1                                                                 |
|        |         | Driver: Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1                       |
|        |         | Source: NETLIST                                                                     |
| 251    | INT_NET | Net   : NN_1                                                                        |
|        |         | Driver: I_1/U0_RGB1                                                                 |
|        |         | Source: NETLIST                                                                     |
| 78     | INT_NET | Net   : Clock_Reset_0_XCVR_CTRL_Clock_40M                                           |
|        |         | Driver: Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1          |
|        |         | Source: NETLIST                                                                     |
| 4      | INT_NET | Net   : Clock_Reset_0_XCVR_REF_Clock                                                |
|        |         | Driver: Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1                 |
|        |         | Source: NETLIST                                                                     |
| 4      | INT_NET | Net   : Transceiver_Main_0/PF_CCC_C5_0_OUT0_FABCLK_0                                |
|        |         | Driver: Transceiver_Main_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_RGB1                 |
|        |         | Source: NETLIST                                                                     |
| 3      | INT_NET | Net   : GPIO_0_c                                                                    |
|        |         | Driver: I_2/U0_RGB1                                                                 |
|        |         | Source: NETLIST                                                                     |
| 1      | INT_NET | Net   : Clock_Reset_0_HMC_CLK                                                       |
|        |         | Driver: Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1                      |
|        |         | Source: NETLIST                                                                     |
+--------+---------+-------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                         |
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+
| 438    | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0        |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint |
|        |         | Source: NETLIST                                                                                                              |
| 438    | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0        |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint |
|        |         | Source: NETLIST                                                                                                              |
| 96     | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R          |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint |
|        |         | Source: NETLIST                                                                                                              |
| 96     | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R          |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint |
|        |         | Source: NETLIST                                                                                                              |
+--------+---------+------------------------------------------------------------------------------------------------------------------------------+

High fanout nets
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                      |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------+
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_INDEX_1[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_1[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_INDEX_3[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_3[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_INDEX_7[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_7[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_1[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_1[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_3[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_3[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_7[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_7[6] |
| 1024   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_INDEX_5[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_5[6] |
| 1024   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_5[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_5[6] |
| 806    | INT_NET | Net   : Data_Block_0/N_122_i                                                                                                              |
|        |         | Driver: Data_Block_0/FIFOs_Reader_0/state_reg_RNIG19R[1]                                                                                  |
| 771    | INT_NET | Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[0]                                                                               |
|        |         | Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0]                                                                      |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                      |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------+
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_INDEX_1[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_1[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_INDEX_3[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_3[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_INDEX_7[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_7[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_1[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_1[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_3[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_3[6] |
| 1025   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_7[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_7[6] |
| 1024   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_INDEX_5[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_5[6] |
| 1024   | INT_NET | Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_INDEX_5[6]                    |
|        |         | Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/read_index_control.RD_INDEX_5[6] |
| 806    | INT_NET | Net   : Data_Block_0/N_122_i                                                                                                              |
|        |         | Driver: Data_Block_0/FIFOs_Reader_0/state_reg_RNIG19R[1]                                                                                  |
| 771    | INT_NET | Net   : Data_Block_0/FIFOs_Reader_0_Sample_RAM_W_Address[0]                                                                               |
|        |         | Driver: Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0]                                                                      |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------+

