-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition"

-- DATE "04/29/2013 07:16:17"

-- 
-- Device: Altera EP2C20F484C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS IS
    PORT (
	PC : OUT std_logic_vector(9 DOWNTO 0);
	ALU_result_out : OUT std_logic_vector(31 DOWNTO 0);
	read_data_1_out : OUT std_logic_vector(31 DOWNTO 0);
	read_data_2_out : OUT std_logic_vector(31 DOWNTO 0);
	write_data_out : OUT std_logic_vector(31 DOWNTO 0);
	Instruction_out : OUT std_logic_vector(31 DOWNTO 0);
	Branch_out : OUT std_logic;
	Zero_out : OUT std_logic;
	Memwrite_out : OUT std_logic;
	Regwrite_out : OUT std_logic;
	reset : IN std_logic;
	clock : IN std_logic
	);
END MIPS;

-- Design Ports Information
-- PC[0]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[1]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[2]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[3]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[4]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[5]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[6]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[7]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[8]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[9]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[0]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[1]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[2]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[3]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[4]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[5]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[7]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[8]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[9]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[10]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[11]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[12]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[13]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[14]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[15]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[16]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[17]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[18]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[19]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[20]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[21]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[22]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[23]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[24]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[25]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[26]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[27]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[28]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[29]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[30]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[31]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[0]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[1]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[3]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[4]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[5]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[7]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[8]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[9]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[10]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[11]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[12]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[13]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[14]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[15]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[16]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[17]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[18]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[19]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[20]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[21]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[22]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[23]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[24]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[25]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[26]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[27]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[28]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[29]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[30]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[31]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[0]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[1]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[2]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[3]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[4]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[5]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[6]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[7]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[8]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[9]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[10]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[11]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[12]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[13]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[14]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[15]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[16]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[17]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[18]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[19]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[20]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[21]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[22]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[23]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[24]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[25]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[26]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[27]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[28]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[29]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[30]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[31]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[1]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[2]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[3]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[4]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[5]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[6]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[7]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[8]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[9]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[10]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[11]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[12]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[13]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[14]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[15]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[16]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[17]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[18]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[19]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[20]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[21]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[22]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[23]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[24]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[25]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[26]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[27]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[28]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[29]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[30]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[31]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[0]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[1]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[2]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[3]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[5]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[6]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[7]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[8]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[9]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[10]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[11]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[12]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[13]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[14]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[15]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[16]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[17]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[18]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[19]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[20]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[21]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[22]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[23]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[24]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[25]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[26]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[27]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[28]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[29]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[30]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[31]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_out	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Zero_out	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Memwrite_out	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Regwrite_out	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- reset	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clock	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MIPS IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_PC : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ALU_result_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_1_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_2_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_write_data_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Branch_out : std_logic;
SIGNAL ww_Zero_out : std_logic;
SIGNAL ww_Memwrite_out : std_logic;
SIGNAL ww_Regwrite_out : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \EXE|Add1~37_combout\ : std_logic;
SIGNAL \EXE|Add1~67_combout\ : std_logic;
SIGNAL \EXE|Add1~73_combout\ : std_logic;
SIGNAL \EXE|Add1~97_combout\ : std_logic;
SIGNAL \EXE|Add_Result[0]~0_combout\ : std_logic;
SIGNAL \EXE|Add_Result[1]~2_combout\ : std_logic;
SIGNAL \EXE|Add_Result[3]~6_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[6]~8_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[8]~12_combout\ : std_logic;
SIGNAL \ID|register_array[22][31]~regout\ : std_logic;
SIGNAL \ID|register_array[18][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~2_combout\ : std_logic;
SIGNAL \ID|register_array[31][31]~regout\ : std_logic;
SIGNAL \ID|register_array[5][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~10_combout\ : std_logic;
SIGNAL \ID|Mux0~11_combout\ : std_logic;
SIGNAL \ID|register_array[10][31]~regout\ : std_logic;
SIGNAL \ID|register_array[8][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~12_combout\ : std_logic;
SIGNAL \ID|Mux32~0_combout\ : std_logic;
SIGNAL \ID|Mux32~2_combout\ : std_logic;
SIGNAL \ID|Mux32~3_combout\ : std_logic;
SIGNAL \ID|Mux32~7_combout\ : std_logic;
SIGNAL \ID|Mux32~8_combout\ : std_logic;
SIGNAL \ID|Mux32~12_combout\ : std_logic;
SIGNAL \EXE|Add1~2_combout\ : std_logic;
SIGNAL \ID|Mux1~0_combout\ : std_logic;
SIGNAL \ID|register_array[21][30]~regout\ : std_logic;
SIGNAL \ID|register_array[17][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~2_combout\ : std_logic;
SIGNAL \ID|Mux1~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~4_combout\ : std_logic;
SIGNAL \ID|Mux1~5_combout\ : std_logic;
SIGNAL \ID|Mux1~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][30]~regout\ : std_logic;
SIGNAL \ID|register_array[13][30]~regout\ : std_logic;
SIGNAL \ID|register_array[14][30]~regout\ : std_logic;
SIGNAL \ID|register_array[12][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~18_combout\ : std_logic;
SIGNAL \ID|Mux33~2_combout\ : std_logic;
SIGNAL \ID|Mux33~7_combout\ : std_logic;
SIGNAL \ID|Mux33~8_combout\ : std_logic;
SIGNAL \ID|Mux33~10_combout\ : std_logic;
SIGNAL \ID|Mux33~11_combout\ : std_logic;
SIGNAL \ID|Mux33~12_combout\ : std_logic;
SIGNAL \ID|Mux33~13_combout\ : std_logic;
SIGNAL \ID|Mux33~14_combout\ : std_logic;
SIGNAL \ID|Mux33~15_combout\ : std_logic;
SIGNAL \ID|Mux33~16_combout\ : std_logic;
SIGNAL \ID|Mux33~17_combout\ : std_logic;
SIGNAL \ID|Mux33~18_combout\ : std_logic;
SIGNAL \ID|Mux33~19_combout\ : std_logic;
SIGNAL \ID|register_array[21][29]~regout\ : std_logic;
SIGNAL \ID|register_array[25][29]~regout\ : std_logic;
SIGNAL \ID|register_array[17][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~1_combout\ : std_logic;
SIGNAL \ID|register_array[26][29]~regout\ : std_logic;
SIGNAL \ID|register_array[22][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~2_combout\ : std_logic;
SIGNAL \ID|Mux2~3_combout\ : std_logic;
SIGNAL \ID|Mux2~4_combout\ : std_logic;
SIGNAL \ID|Mux2~5_combout\ : std_logic;
SIGNAL \ID|Mux2~6_combout\ : std_logic;
SIGNAL \ID|Mux2~7_combout\ : std_logic;
SIGNAL \ID|Mux2~8_combout\ : std_logic;
SIGNAL \ID|Mux2~9_combout\ : std_logic;
SIGNAL \ID|register_array[10][29]~regout\ : std_logic;
SIGNAL \ID|register_array[8][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~12_combout\ : std_logic;
SIGNAL \ID|Mux2~14_combout\ : std_logic;
SIGNAL \ID|register_array[12][29]~regout\ : std_logic;
SIGNAL \ID|Mux34~0_combout\ : std_logic;
SIGNAL \ID|Mux34~1_combout\ : std_logic;
SIGNAL \ID|Mux34~12_combout\ : std_logic;
SIGNAL \ID|Mux34~17_combout\ : std_logic;
SIGNAL \ID|Mux34~18_combout\ : std_logic;
SIGNAL \EXE|Add1~5_combout\ : std_logic;
SIGNAL \ID|register_array[25][28]~regout\ : std_logic;
SIGNAL \ID|register_array[21][28]~regout\ : std_logic;
SIGNAL \ID|register_array[17][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~2_combout\ : std_logic;
SIGNAL \ID|register_array[29][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~3_combout\ : std_logic;
SIGNAL \ID|register_array[23][28]~regout\ : std_logic;
SIGNAL \ID|register_array[19][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~7_combout\ : std_logic;
SIGNAL \ID|Mux3~8_combout\ : std_logic;
SIGNAL \ID|register_array[11][28]~regout\ : std_logic;
SIGNAL \ID|register_array[1][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~14_combout\ : std_logic;
SIGNAL \ID|Mux35~0_combout\ : std_logic;
SIGNAL \ID|Mux35~1_combout\ : std_logic;
SIGNAL \ID|Mux35~2_combout\ : std_logic;
SIGNAL \ID|Mux35~3_combout\ : std_logic;
SIGNAL \ID|Mux35~7_combout\ : std_logic;
SIGNAL \ID|Mux35~10_combout\ : std_logic;
SIGNAL \ID|Mux35~11_combout\ : std_logic;
SIGNAL \ID|Mux35~12_combout\ : std_logic;
SIGNAL \ID|Mux35~13_combout\ : std_logic;
SIGNAL \ID|Mux35~14_combout\ : std_logic;
SIGNAL \ID|Mux35~15_combout\ : std_logic;
SIGNAL \ID|Mux35~16_combout\ : std_logic;
SIGNAL \ID|Mux35~17_combout\ : std_logic;
SIGNAL \ID|Mux35~18_combout\ : std_logic;
SIGNAL \ID|Mux35~19_combout\ : std_logic;
SIGNAL \EXE|Add1~6_combout\ : std_logic;
SIGNAL \ID|Mux4~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~1_combout\ : std_logic;
SIGNAL \ID|register_array[26][27]~regout\ : std_logic;
SIGNAL \ID|register_array[22][27]~regout\ : std_logic;
SIGNAL \ID|register_array[18][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][27]~regout\ : std_logic;
SIGNAL \ID|register_array[16][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~4_combout\ : std_logic;
SIGNAL \ID|Mux4~7_combout\ : std_logic;
SIGNAL \ID|register_array[6][27]~regout\ : std_logic;
SIGNAL \ID|register_array[5][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~10_combout\ : std_logic;
SIGNAL \ID|Mux4~11_combout\ : std_logic;
SIGNAL \ID|register_array[9][27]~regout\ : std_logic;
SIGNAL \ID|register_array[10][27]~regout\ : std_logic;
SIGNAL \ID|register_array[8][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~12_combout\ : std_logic;
SIGNAL \ID|register_array[11][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~13_combout\ : std_logic;
SIGNAL \ID|Mux4~14_combout\ : std_logic;
SIGNAL \ID|Mux4~15_combout\ : std_logic;
SIGNAL \ID|Mux4~16_combout\ : std_logic;
SIGNAL \ID|Mux4~17_combout\ : std_logic;
SIGNAL \ID|Mux4~18_combout\ : std_logic;
SIGNAL \ID|Mux4~19_combout\ : std_logic;
SIGNAL \ID|Mux36~2_combout\ : std_logic;
SIGNAL \ID|Mux36~3_combout\ : std_logic;
SIGNAL \ID|Mux36~4_combout\ : std_logic;
SIGNAL \ID|Mux36~5_combout\ : std_logic;
SIGNAL \ID|Mux36~6_combout\ : std_logic;
SIGNAL \ID|Mux36~12_combout\ : std_logic;
SIGNAL \ID|Mux36~13_combout\ : std_logic;
SIGNAL \ID|register_array[26][26]~regout\ : std_logic;
SIGNAL \ID|register_array[18][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~0_combout\ : std_logic;
SIGNAL \ID|register_array[25][26]~regout\ : std_logic;
SIGNAL \ID|register_array[21][26]~regout\ : std_logic;
SIGNAL \ID|register_array[17][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~2_combout\ : std_logic;
SIGNAL \ID|register_array[29][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][26]~regout\ : std_logic;
SIGNAL \ID|register_array[24][26]~regout\ : std_logic;
SIGNAL \ID|register_array[16][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~5_combout\ : std_logic;
SIGNAL \ID|Mux5~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][26]~regout\ : std_logic;
SIGNAL \ID|register_array[19][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~7_combout\ : std_logic;
SIGNAL \ID|register_array[8][26]~regout\ : std_logic;
SIGNAL \ID|Mux37~0_combout\ : std_logic;
SIGNAL \ID|Mux37~1_combout\ : std_logic;
SIGNAL \ID|Mux37~2_combout\ : std_logic;
SIGNAL \ID|Mux37~3_combout\ : std_logic;
SIGNAL \ID|Mux37~4_combout\ : std_logic;
SIGNAL \ID|Mux37~5_combout\ : std_logic;
SIGNAL \ID|Mux37~6_combout\ : std_logic;
SIGNAL \ID|Mux37~7_combout\ : std_logic;
SIGNAL \ID|Mux37~8_combout\ : std_logic;
SIGNAL \ID|Mux37~9_combout\ : std_logic;
SIGNAL \ID|Mux37~10_combout\ : std_logic;
SIGNAL \ID|Mux37~12_combout\ : std_logic;
SIGNAL \ID|Mux37~17_combout\ : std_logic;
SIGNAL \ID|Mux37~18_combout\ : std_logic;
SIGNAL \ID|register_array[21][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~0_combout\ : std_logic;
SIGNAL \ID|Mux6~1_combout\ : std_logic;
SIGNAL \ID|Mux6~4_combout\ : std_logic;
SIGNAL \ID|register_array[27][25]~regout\ : std_logic;
SIGNAL \ID|register_array[19][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~7_combout\ : std_logic;
SIGNAL \ID|register_array[5][25]~regout\ : std_logic;
SIGNAL \ID|register_array[4][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~10_combout\ : std_logic;
SIGNAL \ID|register_array[9][25]~regout\ : std_logic;
SIGNAL \ID|register_array[10][25]~regout\ : std_logic;
SIGNAL \ID|register_array[8][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~12_combout\ : std_logic;
SIGNAL \ID|register_array[11][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~13_combout\ : std_logic;
SIGNAL \ID|Mux38~7_combout\ : std_logic;
SIGNAL \ID|Mux38~8_combout\ : std_logic;
SIGNAL \ID|Mux38~10_combout\ : std_logic;
SIGNAL \ID|Mux38~12_combout\ : std_logic;
SIGNAL \ID|Mux38~13_combout\ : std_logic;
SIGNAL \ID|Mux38~17_combout\ : std_logic;
SIGNAL \ID|Mux38~18_combout\ : std_logic;
SIGNAL \ID|register_array[25][24]~regout\ : std_logic;
SIGNAL \ID|register_array[21][24]~regout\ : std_logic;
SIGNAL \ID|register_array[17][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~2_combout\ : std_logic;
SIGNAL \ID|register_array[29][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][24]~regout\ : std_logic;
SIGNAL \ID|register_array[27][24]~regout\ : std_logic;
SIGNAL \ID|register_array[23][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~7_combout\ : std_logic;
SIGNAL \ID|Mux7~8_combout\ : std_logic;
SIGNAL \ID|register_array[9][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~10_combout\ : std_logic;
SIGNAL \ID|Mux7~11_combout\ : std_logic;
SIGNAL \ID|register_array[5][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~12_combout\ : std_logic;
SIGNAL \ID|Mux7~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~14_combout\ : std_logic;
SIGNAL \ID|Mux7~15_combout\ : std_logic;
SIGNAL \ID|Mux7~16_combout\ : std_logic;
SIGNAL \ID|register_array[13][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~17_combout\ : std_logic;
SIGNAL \ID|Mux7~18_combout\ : std_logic;
SIGNAL \ID|Mux7~19_combout\ : std_logic;
SIGNAL \ID|Mux39~2_combout\ : std_logic;
SIGNAL \ID|Mux39~3_combout\ : std_logic;
SIGNAL \ID|Mux39~4_combout\ : std_logic;
SIGNAL \ID|Mux39~5_combout\ : std_logic;
SIGNAL \ID|Mux39~6_combout\ : std_logic;
SIGNAL \ID|Mux39~14_combout\ : std_logic;
SIGNAL \EXE|Add1~10_combout\ : std_logic;
SIGNAL \ID|register_array[27][23]~regout\ : std_logic;
SIGNAL \ID|register_array[19][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~7_combout\ : std_logic;
SIGNAL \ID|Mux40~2_combout\ : std_logic;
SIGNAL \ID|Mux40~7_combout\ : std_logic;
SIGNAL \ID|Mux40~8_combout\ : std_logic;
SIGNAL \ID|Mux40~17_combout\ : std_logic;
SIGNAL \ID|Mux9~0_combout\ : std_logic;
SIGNAL \ID|register_array[25][22]~regout\ : std_logic;
SIGNAL \ID|register_array[21][22]~regout\ : std_logic;
SIGNAL \ID|register_array[17][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~2_combout\ : std_logic;
SIGNAL \ID|register_array[29][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][22]~regout\ : std_logic;
SIGNAL \ID|register_array[24][22]~regout\ : std_logic;
SIGNAL \ID|register_array[16][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~5_combout\ : std_logic;
SIGNAL \ID|Mux9~6_combout\ : std_logic;
SIGNAL \ID|register_array[9][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~10_combout\ : std_logic;
SIGNAL \ID|register_array[6][22]~regout\ : std_logic;
SIGNAL \ID|register_array[4][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~12_combout\ : std_logic;
SIGNAL \ID|Mux9~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~14_combout\ : std_logic;
SIGNAL \ID|Mux9~15_combout\ : std_logic;
SIGNAL \ID|Mux9~16_combout\ : std_logic;
SIGNAL \ID|Mux41~2_combout\ : std_logic;
SIGNAL \ID|Mux41~3_combout\ : std_logic;
SIGNAL \ID|Mux41~4_combout\ : std_logic;
SIGNAL \ID|Mux41~5_combout\ : std_logic;
SIGNAL \ID|Mux41~6_combout\ : std_logic;
SIGNAL \ID|Mux41~12_combout\ : std_logic;
SIGNAL \ID|Mux41~14_combout\ : std_logic;
SIGNAL \ID|Mux41~17_combout\ : std_logic;
SIGNAL \ID|register_array[21][21]~regout\ : std_logic;
SIGNAL \ID|register_array[27][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~7_combout\ : std_logic;
SIGNAL \ID|Mux10~8_combout\ : std_logic;
SIGNAL \ID|Mux42~10_combout\ : std_logic;
SIGNAL \ID|Mux42~14_combout\ : std_logic;
SIGNAL \ID|Mux42~17_combout\ : std_logic;
SIGNAL \EXE|Add1~13_combout\ : std_logic;
SIGNAL \ID|register_array[18][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~2_combout\ : std_logic;
SIGNAL \ID|Mux11~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][20]~regout\ : std_logic;
SIGNAL \ID|register_array[24][20]~regout\ : std_logic;
SIGNAL \ID|register_array[16][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~5_combout\ : std_logic;
SIGNAL \ID|Mux11~6_combout\ : std_logic;
SIGNAL \ID|register_array[5][20]~regout\ : std_logic;
SIGNAL \ID|register_array[6][20]~regout\ : std_logic;
SIGNAL \ID|register_array[4][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~13_combout\ : std_logic;
SIGNAL \ID|register_array[2][20]~regout\ : std_logic;
SIGNAL \ID|register_array[1][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~15_combout\ : std_logic;
SIGNAL \ID|Mux11~16_combout\ : std_logic;
SIGNAL \ID|Mux43~0_combout\ : std_logic;
SIGNAL \ID|Mux43~1_combout\ : std_logic;
SIGNAL \ID|Mux43~4_combout\ : std_logic;
SIGNAL \ID|Mux43~5_combout\ : std_logic;
SIGNAL \ID|Mux43~10_combout\ : std_logic;
SIGNAL \ID|Mux43~11_combout\ : std_logic;
SIGNAL \ID|Mux43~12_combout\ : std_logic;
SIGNAL \ID|Mux43~13_combout\ : std_logic;
SIGNAL \ID|Mux43~14_combout\ : std_logic;
SIGNAL \ID|Mux43~15_combout\ : std_logic;
SIGNAL \ID|Mux43~16_combout\ : std_logic;
SIGNAL \ID|Mux43~17_combout\ : std_logic;
SIGNAL \ID|Mux43~18_combout\ : std_logic;
SIGNAL \ID|Mux43~19_combout\ : std_logic;
SIGNAL \ID|register_array[21][19]~regout\ : std_logic;
SIGNAL \ID|register_array[25][19]~regout\ : std_logic;
SIGNAL \ID|register_array[17][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~1_combout\ : std_logic;
SIGNAL \ID|register_array[22][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~2_combout\ : std_logic;
SIGNAL \ID|Mux12~3_combout\ : std_logic;
SIGNAL \ID|register_array[5][19]~regout\ : std_logic;
SIGNAL \ID|register_array[4][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~10_combout\ : std_logic;
SIGNAL \ID|Mux44~0_combout\ : std_logic;
SIGNAL \ID|Mux44~1_combout\ : std_logic;
SIGNAL \ID|Mux44~10_combout\ : std_logic;
SIGNAL \ID|Mux44~11_combout\ : std_logic;
SIGNAL \EXE|Add1~15_combout\ : std_logic;
SIGNAL \ID|register_array[21][18]~regout\ : std_logic;
SIGNAL \ID|register_array[17][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~2_combout\ : std_logic;
SIGNAL \ID|register_array[10][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~10_combout\ : std_logic;
SIGNAL \ID|Mux13~11_combout\ : std_logic;
SIGNAL \ID|Mux13~12_combout\ : std_logic;
SIGNAL \ID|Mux45~2_combout\ : std_logic;
SIGNAL \ID|Mux45~7_combout\ : std_logic;
SIGNAL \ID|Mux45~14_combout\ : std_logic;
SIGNAL \EXE|Add1~16_combout\ : std_logic;
SIGNAL \ID|register_array[25][17]~regout\ : std_logic;
SIGNAL \ID|register_array[17][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~0_combout\ : std_logic;
SIGNAL \ID|register_array[30][17]~regout\ : std_logic;
SIGNAL \ID|register_array[28][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~7_combout\ : std_logic;
SIGNAL \ID|register_array[6][17]~regout\ : std_logic;
SIGNAL \ID|register_array[5][17]~regout\ : std_logic;
SIGNAL \ID|register_array[4][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~10_combout\ : std_logic;
SIGNAL \ID|register_array[7][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~11_combout\ : std_logic;
SIGNAL \ID|register_array[9][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~12_combout\ : std_logic;
SIGNAL \ID|Mux14~13_combout\ : std_logic;
SIGNAL \ID|Mux46~0_combout\ : std_logic;
SIGNAL \ID|Mux46~2_combout\ : std_logic;
SIGNAL \ID|Mux46~3_combout\ : std_logic;
SIGNAL \ID|Mux46~4_combout\ : std_logic;
SIGNAL \ID|Mux46~5_combout\ : std_logic;
SIGNAL \ID|Mux46~6_combout\ : std_logic;
SIGNAL \ID|Mux46~10_combout\ : std_logic;
SIGNAL \ID|Mux46~11_combout\ : std_logic;
SIGNAL \ID|Mux46~14_combout\ : std_logic;
SIGNAL \EXE|Add1~17_combout\ : std_logic;
SIGNAL \ID|register_array[28][16]~regout\ : std_logic;
SIGNAL \ID|register_array[2][16]~regout\ : std_logic;
SIGNAL \ID|register_array[1][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~15_combout\ : std_logic;
SIGNAL \ID|Mux47~4_combout\ : std_logic;
SIGNAL \ID|Mux47~5_combout\ : std_logic;
SIGNAL \ID|Mux47~7_combout\ : std_logic;
SIGNAL \ID|Mux47~8_combout\ : std_logic;
SIGNAL \ID|Mux47~10_combout\ : std_logic;
SIGNAL \ID|Mux47~12_combout\ : std_logic;
SIGNAL \ID|Mux47~13_combout\ : std_logic;
SIGNAL \ID|Mux47~14_combout\ : std_logic;
SIGNAL \ID|Mux47~15_combout\ : std_logic;
SIGNAL \ID|Mux47~16_combout\ : std_logic;
SIGNAL \EXE|Add1~18_combout\ : std_logic;
SIGNAL \ID|Mux16~0_combout\ : std_logic;
SIGNAL \ID|Mux16~1_combout\ : std_logic;
SIGNAL \ID|register_array[26][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~2_combout\ : std_logic;
SIGNAL \ID|Mux16~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][15]~regout\ : std_logic;
SIGNAL \ID|register_array[16][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~4_combout\ : std_logic;
SIGNAL \ID|Mux16~5_combout\ : std_logic;
SIGNAL \ID|Mux16~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~7_combout\ : std_logic;
SIGNAL \ID|Mux16~8_combout\ : std_logic;
SIGNAL \ID|Mux16~9_combout\ : std_logic;
SIGNAL \ID|Mux16~10_combout\ : std_logic;
SIGNAL \ID|Mux16~11_combout\ : std_logic;
SIGNAL \ID|Mux48~4_combout\ : std_logic;
SIGNAL \ID|Mux48~12_combout\ : std_logic;
SIGNAL \ID|Mux48~13_combout\ : std_logic;
SIGNAL \ID|Mux48~14_combout\ : std_logic;
SIGNAL \ID|Mux48~15_combout\ : std_logic;
SIGNAL \ID|Mux48~16_combout\ : std_logic;
SIGNAL \EXE|Add1~19_combout\ : std_logic;
SIGNAL \ID|register_array[22][14]~regout\ : std_logic;
SIGNAL \ID|register_array[29][14]~regout\ : std_logic;
SIGNAL \ID|register_array[9][14]~regout\ : std_logic;
SIGNAL \ID|register_array[8][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~10_combout\ : std_logic;
SIGNAL \ID|Mux17~11_combout\ : std_logic;
SIGNAL \ID|register_array[1][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~14_combout\ : std_logic;
SIGNAL \ID|Mux49~0_combout\ : std_logic;
SIGNAL \ID|Mux49~1_combout\ : std_logic;
SIGNAL \ID|Mux49~2_combout\ : std_logic;
SIGNAL \ID|Mux49~3_combout\ : std_logic;
SIGNAL \ID|Mux49~4_combout\ : std_logic;
SIGNAL \ID|Mux49~5_combout\ : std_logic;
SIGNAL \ID|Mux49~6_combout\ : std_logic;
SIGNAL \ID|Mux49~7_combout\ : std_logic;
SIGNAL \ID|Mux49~8_combout\ : std_logic;
SIGNAL \ID|Mux49~9_combout\ : std_logic;
SIGNAL \ID|Mux49~10_combout\ : std_logic;
SIGNAL \ID|Mux49~14_combout\ : std_logic;
SIGNAL \ID|Mux49~15_combout\ : std_logic;
SIGNAL \ID|Mux49~17_combout\ : std_logic;
SIGNAL \ID|Mux49~18_combout\ : std_logic;
SIGNAL \EXE|Add1~20_combout\ : std_logic;
SIGNAL \ID|Mux18~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~1_combout\ : std_logic;
SIGNAL \ID|register_array[26][13]~regout\ : std_logic;
SIGNAL \ID|register_array[22][13]~regout\ : std_logic;
SIGNAL \ID|register_array[18][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~3_combout\ : std_logic;
SIGNAL \ID|register_array[9][13]~regout\ : std_logic;
SIGNAL \ID|register_array[10][13]~regout\ : std_logic;
SIGNAL \ID|register_array[8][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~12_combout\ : std_logic;
SIGNAL \ID|register_array[11][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][13]~regout\ : std_logic;
SIGNAL \ID|register_array[2][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~15_combout\ : std_logic;
SIGNAL \ID|Mux18~16_combout\ : std_logic;
SIGNAL \ID|Mux50~2_combout\ : std_logic;
SIGNAL \ID|Mux50~3_combout\ : std_logic;
SIGNAL \ID|Mux50~7_combout\ : std_logic;
SIGNAL \ID|Mux50~8_combout\ : std_logic;
SIGNAL \ID|Mux50~10_combout\ : std_logic;
SIGNAL \ID|Mux50~11_combout\ : std_logic;
SIGNAL \ID|Mux50~12_combout\ : std_logic;
SIGNAL \ID|Mux50~13_combout\ : std_logic;
SIGNAL \ID|Mux50~14_combout\ : std_logic;
SIGNAL \ID|Mux50~15_combout\ : std_logic;
SIGNAL \ID|Mux50~16_combout\ : std_logic;
SIGNAL \ID|Mux50~17_combout\ : std_logic;
SIGNAL \ID|Mux50~18_combout\ : std_logic;
SIGNAL \ID|Mux50~19_combout\ : std_logic;
SIGNAL \ID|register_array[21][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~2_combout\ : std_logic;
SIGNAL \ID|Mux19~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][12]~regout\ : std_logic;
SIGNAL \ID|register_array[16][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~4_combout\ : std_logic;
SIGNAL \ID|Mux19~5_combout\ : std_logic;
SIGNAL \ID|Mux19~6_combout\ : std_logic;
SIGNAL \ID|register_array[7][12]~regout\ : std_logic;
SIGNAL \ID|register_array[1][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~14_combout\ : std_logic;
SIGNAL \ID|register_array[14][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~17_combout\ : std_logic;
SIGNAL \ID|Mux51~0_combout\ : std_logic;
SIGNAL \ID|Mux51~1_combout\ : std_logic;
SIGNAL \ID|Mux51~4_combout\ : std_logic;
SIGNAL \ID|Mux51~10_combout\ : std_logic;
SIGNAL \ID|Mux51~12_combout\ : std_logic;
SIGNAL \ID|Mux51~13_combout\ : std_logic;
SIGNAL \ID|Mux51~14_combout\ : std_logic;
SIGNAL \ID|Mux51~15_combout\ : std_logic;
SIGNAL \ID|Mux51~16_combout\ : std_logic;
SIGNAL \EXE|Add1~22_combout\ : std_logic;
SIGNAL \ID|Mux20~2_combout\ : std_logic;
SIGNAL \ID|Mux20~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][11]~regout\ : std_logic;
SIGNAL \ID|register_array[20][11]~regout\ : std_logic;
SIGNAL \ID|register_array[16][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~5_combout\ : std_logic;
SIGNAL \ID|Mux20~6_combout\ : std_logic;
SIGNAL \ID|register_array[27][11]~regout\ : std_logic;
SIGNAL \ID|register_array[19][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~7_combout\ : std_logic;
SIGNAL \ID|register_array[6][11]~regout\ : std_logic;
SIGNAL \ID|register_array[5][11]~regout\ : std_logic;
SIGNAL \ID|register_array[4][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~10_combout\ : std_logic;
SIGNAL \ID|register_array[7][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~11_combout\ : std_logic;
SIGNAL \ID|register_array[8][11]~regout\ : std_logic;
SIGNAL \ID|register_array[3][11]~regout\ : std_logic;
SIGNAL \ID|Mux52~4_combout\ : std_logic;
SIGNAL \ID|Mux52~5_combout\ : std_logic;
SIGNAL \ID|Mux52~7_combout\ : std_logic;
SIGNAL \ID|Mux52~8_combout\ : std_logic;
SIGNAL \ID|Mux52~10_combout\ : std_logic;
SIGNAL \ID|Mux52~11_combout\ : std_logic;
SIGNAL \ID|Mux52~12_combout\ : std_logic;
SIGNAL \ID|Mux52~13_combout\ : std_logic;
SIGNAL \ID|Mux52~14_combout\ : std_logic;
SIGNAL \ID|Mux52~15_combout\ : std_logic;
SIGNAL \ID|Mux52~16_combout\ : std_logic;
SIGNAL \ID|Mux52~17_combout\ : std_logic;
SIGNAL \ID|Mux52~18_combout\ : std_logic;
SIGNAL \ID|Mux52~19_combout\ : std_logic;
SIGNAL \ID|register_array[25][10]~regout\ : std_logic;
SIGNAL \ID|register_array[21][10]~regout\ : std_logic;
SIGNAL \ID|register_array[17][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~2_combout\ : std_logic;
SIGNAL \ID|register_array[29][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][10]~regout\ : std_logic;
SIGNAL \ID|register_array[24][10]~regout\ : std_logic;
SIGNAL \ID|register_array[16][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~5_combout\ : std_logic;
SIGNAL \ID|Mux21~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][10]~regout\ : std_logic;
SIGNAL \ID|register_array[19][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~7_combout\ : std_logic;
SIGNAL \ID|register_array[5][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~12_combout\ : std_logic;
SIGNAL \ID|Mux21~13_combout\ : std_logic;
SIGNAL \ID|register_array[2][10]~regout\ : std_logic;
SIGNAL \ID|register_array[1][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~15_combout\ : std_logic;
SIGNAL \ID|Mux21~16_combout\ : std_logic;
SIGNAL \ID|Mux53~0_combout\ : std_logic;
SIGNAL \ID|Mux53~1_combout\ : std_logic;
SIGNAL \ID|Mux53~2_combout\ : std_logic;
SIGNAL \ID|Mux53~3_combout\ : std_logic;
SIGNAL \ID|Mux53~4_combout\ : std_logic;
SIGNAL \ID|Mux53~5_combout\ : std_logic;
SIGNAL \ID|Mux53~6_combout\ : std_logic;
SIGNAL \ID|Mux53~7_combout\ : std_logic;
SIGNAL \ID|Mux53~8_combout\ : std_logic;
SIGNAL \ID|Mux53~9_combout\ : std_logic;
SIGNAL \ID|Mux53~14_combout\ : std_logic;
SIGNAL \ID|Mux53~15_combout\ : std_logic;
SIGNAL \EXE|Add1~24_combout\ : std_logic;
SIGNAL \ID|Mux22~2_combout\ : std_logic;
SIGNAL \ID|Mux22~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~4_combout\ : std_logic;
SIGNAL \ID|Mux22~5_combout\ : std_logic;
SIGNAL \ID|Mux22~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][9]~regout\ : std_logic;
SIGNAL \ID|register_array[8][9]~regout\ : std_logic;
SIGNAL \ID|register_array[11][9]~regout\ : std_logic;
SIGNAL \ID|Mux54~7_combout\ : std_logic;
SIGNAL \ID|Mux54~8_combout\ : std_logic;
SIGNAL \ID|Mux54~10_combout\ : std_logic;
SIGNAL \ID|Mux54~11_combout\ : std_logic;
SIGNAL \ID|Mux54~12_combout\ : std_logic;
SIGNAL \ID|Mux54~13_combout\ : std_logic;
SIGNAL \ID|Mux54~14_combout\ : std_logic;
SIGNAL \ID|Mux54~15_combout\ : std_logic;
SIGNAL \ID|Mux54~16_combout\ : std_logic;
SIGNAL \ID|Mux54~17_combout\ : std_logic;
SIGNAL \ID|Mux54~18_combout\ : std_logic;
SIGNAL \ID|Mux54~19_combout\ : std_logic;
SIGNAL \ID|Mux23~4_combout\ : std_logic;
SIGNAL \ID|register_array[27][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~7_combout\ : std_logic;
SIGNAL \ID|Mux23~8_combout\ : std_logic;
SIGNAL \ID|Mux23~10_combout\ : std_logic;
SIGNAL \ID|register_array[6][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~12_combout\ : std_logic;
SIGNAL \ID|Mux23~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~14_combout\ : std_logic;
SIGNAL \ID|register_array[15][8]~regout\ : std_logic;
SIGNAL \ID|Mux55~0_combout\ : std_logic;
SIGNAL \ID|Mux55~1_combout\ : std_logic;
SIGNAL \ID|Mux55~14_combout\ : std_logic;
SIGNAL \ID|Mux55~15_combout\ : std_logic;
SIGNAL \ID|Mux55~17_combout\ : std_logic;
SIGNAL \ID|Mux55~18_combout\ : std_logic;
SIGNAL \EXE|Add1~26_combout\ : std_logic;
SIGNAL \ID|register_array[21][7]~regout\ : std_logic;
SIGNAL \ID|register_array[25][7]~regout\ : std_logic;
SIGNAL \ID|register_array[17][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~1_combout\ : std_logic;
SIGNAL \ID|Mux24~2_combout\ : std_logic;
SIGNAL \ID|Mux24~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][7]~regout\ : std_logic;
SIGNAL \ID|register_array[16][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~4_combout\ : std_logic;
SIGNAL \ID|Mux24~5_combout\ : std_logic;
SIGNAL \ID|Mux24~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~7_combout\ : std_logic;
SIGNAL \ID|Mux24~8_combout\ : std_logic;
SIGNAL \ID|Mux24~9_combout\ : std_logic;
SIGNAL \ID|register_array[4][7]~regout\ : std_logic;
SIGNAL \ID|register_array[7][7]~regout\ : std_logic;
SIGNAL \ID|Mux56~0_combout\ : std_logic;
SIGNAL \ID|Mux56~1_combout\ : std_logic;
SIGNAL \ID|Mux56~4_combout\ : std_logic;
SIGNAL \ID|Mux56~10_combout\ : std_logic;
SIGNAL \ID|Mux56~11_combout\ : std_logic;
SIGNAL \ID|Mux56~12_combout\ : std_logic;
SIGNAL \ID|Mux56~13_combout\ : std_logic;
SIGNAL \ID|Mux56~14_combout\ : std_logic;
SIGNAL \ID|Mux56~15_combout\ : std_logic;
SIGNAL \ID|Mux56~16_combout\ : std_logic;
SIGNAL \ID|Mux56~17_combout\ : std_logic;
SIGNAL \ID|Mux56~18_combout\ : std_logic;
SIGNAL \ID|Mux56~19_combout\ : std_logic;
SIGNAL \EXE|Add1~27_combout\ : std_logic;
SIGNAL \ID|Mux25~0_combout\ : std_logic;
SIGNAL \ID|register_array[27][6]~regout\ : std_logic;
SIGNAL \ID|register_array[23][6]~regout\ : std_logic;
SIGNAL \ID|register_array[19][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~8_combout\ : std_logic;
SIGNAL \ID|register_array[5][6]~regout\ : std_logic;
SIGNAL \ID|register_array[6][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~12_combout\ : std_logic;
SIGNAL \ID|Mux25~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~14_combout\ : std_logic;
SIGNAL \ID|Mux25~15_combout\ : std_logic;
SIGNAL \ID|Mux25~16_combout\ : std_logic;
SIGNAL \ID|Mux57~7_combout\ : std_logic;
SIGNAL \ID|Mux57~8_combout\ : std_logic;
SIGNAL \ID|Mux57~14_combout\ : std_logic;
SIGNAL \ID|Mux57~17_combout\ : std_logic;
SIGNAL \ID|Mux57~18_combout\ : std_logic;
SIGNAL \EXE|Add1~28_combout\ : std_logic;
SIGNAL \ID|register_array[18][5]~regout\ : std_logic;
SIGNAL \ID|register_array[30][5]~regout\ : std_logic;
SIGNAL \ID|register_array[20][5]~regout\ : std_logic;
SIGNAL \ID|register_array[16][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~4_combout\ : std_logic;
SIGNAL \ID|register_array[27][5]~regout\ : std_logic;
SIGNAL \ID|register_array[19][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~7_combout\ : std_logic;
SIGNAL \ID|Mux26~8_combout\ : std_logic;
SIGNAL \ID|Mux26~10_combout\ : std_logic;
SIGNAL \ID|register_array[14][5]~regout\ : std_logic;
SIGNAL \ID|register_array[13][5]~regout\ : std_logic;
SIGNAL \ID|register_array[12][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~18_combout\ : std_logic;
SIGNAL \ID|Mux58~2_combout\ : std_logic;
SIGNAL \ID|Mux58~3_combout\ : std_logic;
SIGNAL \ID|Mux58~4_combout\ : std_logic;
SIGNAL \ID|Mux58~5_combout\ : std_logic;
SIGNAL \ID|Mux58~6_combout\ : std_logic;
SIGNAL \ID|Mux58~7_combout\ : std_logic;
SIGNAL \ID|Mux58~14_combout\ : std_logic;
SIGNAL \ID|Mux58~17_combout\ : std_logic;
SIGNAL \ID|Mux58~18_combout\ : std_logic;
SIGNAL \ID|register_array[19][4]~regout\ : std_logic;
SIGNAL \ID|register_array[6][4]~regout\ : std_logic;
SIGNAL \ID|register_array[4][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~12_combout\ : std_logic;
SIGNAL \ID|register_array[3][4]~regout\ : std_logic;
SIGNAL \ID|register_array[14][4]~regout\ : std_logic;
SIGNAL \ID|register_array[12][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~17_combout\ : std_logic;
SIGNAL \ID|Mux59~2_combout\ : std_logic;
SIGNAL \ID|Mux59~3_combout\ : std_logic;
SIGNAL \ID|Mux59~4_combout\ : std_logic;
SIGNAL \ID|Mux59~5_combout\ : std_logic;
SIGNAL \ID|Mux59~6_combout\ : std_logic;
SIGNAL \ID|Mux59~7_combout\ : std_logic;
SIGNAL \ID|Mux59~10_combout\ : std_logic;
SIGNAL \ID|Mux59~11_combout\ : std_logic;
SIGNAL \ID|Mux59~12_combout\ : std_logic;
SIGNAL \ID|Mux59~13_combout\ : std_logic;
SIGNAL \ID|Mux59~14_combout\ : std_logic;
SIGNAL \ID|Mux59~15_combout\ : std_logic;
SIGNAL \ID|Mux59~16_combout\ : std_logic;
SIGNAL \ID|Mux59~17_combout\ : std_logic;
SIGNAL \ID|Mux59~18_combout\ : std_logic;
SIGNAL \ID|Mux59~19_combout\ : std_logic;
SIGNAL \ID|Mux28~2_combout\ : std_logic;
SIGNAL \ID|register_array[5][3]~regout\ : std_logic;
SIGNAL \ID|register_array[4][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~10_combout\ : std_logic;
SIGNAL \ID|Mux60~7_combout\ : std_logic;
SIGNAL \ID|Mux60~8_combout\ : std_logic;
SIGNAL \ID|Mux60~10_combout\ : std_logic;
SIGNAL \ID|Mux60~11_combout\ : std_logic;
SIGNAL \ID|Mux60~12_combout\ : std_logic;
SIGNAL \ID|Mux60~13_combout\ : std_logic;
SIGNAL \ID|Mux60~14_combout\ : std_logic;
SIGNAL \ID|Mux60~15_combout\ : std_logic;
SIGNAL \ID|Mux60~16_combout\ : std_logic;
SIGNAL \ID|Mux60~17_combout\ : std_logic;
SIGNAL \ID|Mux60~18_combout\ : std_logic;
SIGNAL \ID|Mux60~19_combout\ : std_logic;
SIGNAL \EXE|Add1~31_combout\ : std_logic;
SIGNAL \ID|Mux29~0_combout\ : std_logic;
SIGNAL \ID|register_array[9][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~10_combout\ : std_logic;
SIGNAL \ID|Mux29~11_combout\ : std_logic;
SIGNAL \ID|register_array[1][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~14_combout\ : std_logic;
SIGNAL \ID|Mux29~15_combout\ : std_logic;
SIGNAL \ID|Mux61~2_combout\ : std_logic;
SIGNAL \ID|Mux61~3_combout\ : std_logic;
SIGNAL \ID|Mux61~4_combout\ : std_logic;
SIGNAL \ID|Mux61~12_combout\ : std_logic;
SIGNAL \ID|Mux61~17_combout\ : std_logic;
SIGNAL \ID|Mux61~18_combout\ : std_logic;
SIGNAL \EXE|Add1~32_combout\ : std_logic;
SIGNAL \ID|register_array[21][1]~regout\ : std_logic;
SIGNAL \ID|register_array[25][1]~regout\ : std_logic;
SIGNAL \ID|register_array[17][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~1_combout\ : std_logic;
SIGNAL \ID|register_array[6][1]~regout\ : std_logic;
SIGNAL \ID|register_array[5][1]~regout\ : std_logic;
SIGNAL \ID|register_array[4][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~10_combout\ : std_logic;
SIGNAL \ID|register_array[7][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~11_combout\ : std_logic;
SIGNAL \ID|register_array[9][1]~regout\ : std_logic;
SIGNAL \ID|register_array[10][1]~regout\ : std_logic;
SIGNAL \ID|register_array[8][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~12_combout\ : std_logic;
SIGNAL \ID|register_array[11][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][1]~regout\ : std_logic;
SIGNAL \ID|register_array[2][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~15_combout\ : std_logic;
SIGNAL \ID|Mux30~16_combout\ : std_logic;
SIGNAL \ID|register_array[14][1]~regout\ : std_logic;
SIGNAL \ID|register_array[13][1]~regout\ : std_logic;
SIGNAL \ID|register_array[12][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~18_combout\ : std_logic;
SIGNAL \ID|Mux30~19_combout\ : std_logic;
SIGNAL \ID|Mux62~0_combout\ : std_logic;
SIGNAL \ID|Mux62~1_combout\ : std_logic;
SIGNAL \ID|Mux62~10_combout\ : std_logic;
SIGNAL \ID|Mux62~11_combout\ : std_logic;
SIGNAL \ID|Mux62~12_combout\ : std_logic;
SIGNAL \ID|Mux62~13_combout\ : std_logic;
SIGNAL \ID|Mux62~14_combout\ : std_logic;
SIGNAL \ID|Mux62~15_combout\ : std_logic;
SIGNAL \ID|Mux62~16_combout\ : std_logic;
SIGNAL \ID|Mux62~17_combout\ : std_logic;
SIGNAL \ID|Mux62~18_combout\ : std_logic;
SIGNAL \ID|Mux62~19_combout\ : std_logic;
SIGNAL \EXE|Add1~33_combout\ : std_logic;
SIGNAL \ID|register_array[22][0]~regout\ : std_logic;
SIGNAL \ID|register_array[25][0]~regout\ : std_logic;
SIGNAL \ID|register_array[20][0]~regout\ : std_logic;
SIGNAL \ID|register_array[24][0]~regout\ : std_logic;
SIGNAL \ID|register_array[16][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~5_combout\ : std_logic;
SIGNAL \ID|register_array[27][0]~regout\ : std_logic;
SIGNAL \ID|register_array[23][0]~regout\ : std_logic;
SIGNAL \ID|register_array[19][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~8_combout\ : std_logic;
SIGNAL \ID|register_array[13][0]~regout\ : std_logic;
SIGNAL \ID|register_array[14][0]~regout\ : std_logic;
SIGNAL \ID|register_array[12][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~18_combout\ : std_logic;
SIGNAL \ID|Mux63~0_combout\ : std_logic;
SIGNAL \ID|Mux63~1_combout\ : std_logic;
SIGNAL \ID|Mux63~2_combout\ : std_logic;
SIGNAL \ID|Mux63~3_combout\ : std_logic;
SIGNAL \ID|Mux63~4_combout\ : std_logic;
SIGNAL \ID|Mux63~5_combout\ : std_logic;
SIGNAL \ID|Mux63~6_combout\ : std_logic;
SIGNAL \ID|Mux63~7_combout\ : std_logic;
SIGNAL \ID|Mux63~8_combout\ : std_logic;
SIGNAL \ID|Mux63~9_combout\ : std_logic;
SIGNAL \ID|Mux63~17_combout\ : std_logic;
SIGNAL \ID|Mux63~18_combout\ : std_logic;
SIGNAL \EXE|Add1~34_combout\ : std_logic;
SIGNAL \EXE|ALU_ctl~1_combout\ : std_logic;
SIGNAL \EXE|Equal0~0_combout\ : std_logic;
SIGNAL \EXE|Equal0~4_combout\ : std_logic;
SIGNAL \ID|Decoder0~5_combout\ : std_logic;
SIGNAL \ID|Decoder0~12_combout\ : std_logic;
SIGNAL \EXE|Binput[31]~64_combout\ : std_logic;
SIGNAL \EXE|Binput[2]~67_combout\ : std_logic;
SIGNAL \EXE|Binput[4]~69_combout\ : std_logic;
SIGNAL \EXE|Binput[10]~75_combout\ : std_logic;
SIGNAL \EXE|Binput[11]~76_combout\ : std_logic;
SIGNAL \EXE|Binput[17]~82_combout\ : std_logic;
SIGNAL \EXE|Binput[21]~86_combout\ : std_logic;
SIGNAL \EXE|Binput[23]~88_combout\ : std_logic;
SIGNAL \clock~combout\ : std_logic;
SIGNAL \clock~clkctrl_outclk\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[2]~1\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[3]~2_combout\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \EXE|Add0~0_combout\ : std_logic;
SIGNAL \EXE|Add0~3_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[3]~3\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[4]~4_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[4]~5\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[5]~6_combout\ : std_logic;
SIGNAL \EXE|Add0~5_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[5]~7\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[6]~9\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[7]~10_combout\ : std_logic;
SIGNAL \EXE|Add_Result[2]~5\ : std_logic;
SIGNAL \EXE|Add_Result[3]~7\ : std_logic;
SIGNAL \EXE|Add_Result[4]~9\ : std_logic;
SIGNAL \EXE|Add_Result[5]~10_combout\ : std_logic;
SIGNAL \EXE|Add0~7_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[7]~11\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[8]~13\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[9]~14_combout\ : std_logic;
SIGNAL \EXE|Add_Result[5]~11\ : std_logic;
SIGNAL \EXE|Add_Result[6]~13\ : std_logic;
SIGNAL \EXE|Add_Result[7]~14_combout\ : std_logic;
SIGNAL \EXE|Add0~9_combout\ : std_logic;
SIGNAL \EXE|Add_Result[6]~12_combout\ : std_logic;
SIGNAL \EXE|Add0~8_combout\ : std_logic;
SIGNAL \EXE|Add_Result[4]~8_combout\ : std_logic;
SIGNAL \EXE|Add0~6_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[2]~0_combout\ : std_logic;
SIGNAL \EXE|Add_Result[0]~1\ : std_logic;
SIGNAL \EXE|Add_Result[1]~3\ : std_logic;
SIGNAL \EXE|Add_Result[2]~4_combout\ : std_logic;
SIGNAL \EXE|Add0~4_combout\ : std_logic;
SIGNAL \CTL|Equal0~0_combout\ : std_logic;
SIGNAL \CTL|Equal0~1_combout\ : std_logic;
SIGNAL \EXE|Mux19~1_combout\ : std_logic;
SIGNAL \EXE|Mux19~0_combout\ : std_logic;
SIGNAL \EXE|ALU_ctl[0]~0_combout\ : std_logic;
SIGNAL \CTL|Equal1~0_combout\ : std_logic;
SIGNAL \CTL|RegWrite~combout\ : std_logic;
SIGNAL \ID|register_array[21][20]~71_combout\ : std_logic;
SIGNAL \ID|register_array[31][13]~18_combout\ : std_logic;
SIGNAL \ID|register_array[31][12]~regout\ : std_logic;
SIGNAL \ID|write_register_address[1]~1_combout\ : std_logic;
SIGNAL \ID|write_register_address[0]~0_combout\ : std_logic;
SIGNAL \ID|write_register_address[2]~2_combout\ : std_logic;
SIGNAL \ID|Decoder0~14_combout\ : std_logic;
SIGNAL \ID|register_array[19][31]~17_combout\ : std_logic;
SIGNAL \ID|register_array[19][12]~regout\ : std_logic;
SIGNAL \ID|register_array[23][20]~15_combout\ : std_logic;
SIGNAL \ID|register_array[23][12]~regout\ : std_logic;
SIGNAL \ID|Mux51~7_combout\ : std_logic;
SIGNAL \ID|Mux51~8_combout\ : std_logic;
SIGNAL \ID|write_register_address[3]~3_combout\ : std_logic;
SIGNAL \ID|Decoder0~1_combout\ : std_logic;
SIGNAL \ID|register_array[25][18]~4_combout\ : std_logic;
SIGNAL \ID|register_array[25][12]~regout\ : std_logic;
SIGNAL \ID|Decoder0~3_combout\ : std_logic;
SIGNAL \ID|register_array[29][20]~6_combout\ : std_logic;
SIGNAL \ID|register_array[29][12]~regout\ : std_logic;
SIGNAL \ID|Decoder0~2_combout\ : std_logic;
SIGNAL \ID|register_array[17][20]~5_combout\ : std_logic;
SIGNAL \ID|register_array[17][12]~regout\ : std_logic;
SIGNAL \ID|Mux51~2_combout\ : std_logic;
SIGNAL \ID|Mux51~3_combout\ : std_logic;
SIGNAL \ID|Decoder0~11_combout\ : std_logic;
SIGNAL \ID|register_array[28][20]~14_combout\ : std_logic;
SIGNAL \ID|register_array[28][12]~regout\ : std_logic;
SIGNAL \ID|Decoder0~9_combout\ : std_logic;
SIGNAL \ID|register_array[20][20]~12_combout\ : std_logic;
SIGNAL \ID|register_array[20][12]~regout\ : std_logic;
SIGNAL \ID|Mux51~5_combout\ : std_logic;
SIGNAL \ID|Mux51~6_combout\ : std_logic;
SIGNAL \ID|Mux51~9_combout\ : std_logic;
SIGNAL \ID|Decoder0~13_combout\ : std_logic;
SIGNAL \ID|register_array[11][20]~27_combout\ : std_logic;
SIGNAL \ID|register_array[11][12]~regout\ : std_logic;
SIGNAL \ID|Decoder0~4_combout\ : std_logic;
SIGNAL \ID|process_0~0_combout\ : std_logic;
SIGNAL \ID|write_register_address[4]~4_combout\ : std_logic;
SIGNAL \ID|register_array[6][24]~19_combout\ : std_logic;
SIGNAL \ID|register_array[10][20]~25_combout\ : std_logic;
SIGNAL \ID|register_array[10][12]~regout\ : std_logic;
SIGNAL \ID|Mux51~11_combout\ : std_logic;
SIGNAL \ID|register_array[13][7]~32_combout\ : std_logic;
SIGNAL \ID|register_array[13][12]~regout\ : std_logic;
SIGNAL \ID|Decoder0~15_combout\ : std_logic;
SIGNAL \ID|register_array[15][20]~34_combout\ : std_logic;
SIGNAL \ID|register_array[15][12]~regout\ : std_logic;
SIGNAL \ID|register_array[12][16]~33_combout\ : std_logic;
SIGNAL \ID|register_array[12][12]~regout\ : std_logic;
SIGNAL \ID|Mux51~17_combout\ : std_logic;
SIGNAL \ID|Mux51~18_combout\ : std_logic;
SIGNAL \ID|Mux51~19_combout\ : std_logic;
SIGNAL \ID|Mux51~20_combout\ : std_logic;
SIGNAL \EXE|Binput[12]~77_combout\ : std_logic;
SIGNAL \EXE|Add1~115_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[12]~12_combout\ : std_logic;
SIGNAL \ID|register_array~66_combout\ : std_logic;
SIGNAL \ID|register_array[19][2]~regout\ : std_logic;
SIGNAL \EXE|Equal1~0_combout\ : std_logic;
SIGNAL \EXE|Binput[3]~68_combout\ : std_logic;
SIGNAL \CTL|Equal1~1_combout\ : std_logic;
SIGNAL \CTL|ALUSrc~combout\ : std_logic;
SIGNAL \ID|register_array~58_combout\ : std_logic;
SIGNAL \ID|register_array[28][7]~regout\ : std_logic;
SIGNAL \ID|Decoder0~8_combout\ : std_logic;
SIGNAL \ID|register_array[24][29]~11_combout\ : std_logic;
SIGNAL \ID|register_array[24][7]~regout\ : std_logic;
SIGNAL \ID|Mux56~5_combout\ : std_logic;
SIGNAL \ID|register_array[26][21]~7_combout\ : std_logic;
SIGNAL \ID|register_array[26][7]~regout\ : std_logic;
SIGNAL \ID|Decoder0~7_combout\ : std_logic;
SIGNAL \ID|register_array[30][20]~10_combout\ : std_logic;
SIGNAL \ID|register_array[30][7]~regout\ : std_logic;
SIGNAL \ID|register_array[18][20]~9_combout\ : std_logic;
SIGNAL \ID|register_array[18][7]~regout\ : std_logic;
SIGNAL \ID|register_array[22][20]~8_combout\ : std_logic;
SIGNAL \ID|register_array[22][7]~regout\ : std_logic;
SIGNAL \ID|Mux56~2_combout\ : std_logic;
SIGNAL \ID|Mux56~3_combout\ : std_logic;
SIGNAL \ID|Mux56~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][7]~regout\ : std_logic;
SIGNAL \ID|register_array[19][7]~regout\ : std_logic;
SIGNAL \ID|register_array[27][0]~16_combout\ : std_logic;
SIGNAL \ID|register_array[27][7]~regout\ : std_logic;
SIGNAL \ID|Mux56~7_combout\ : std_logic;
SIGNAL \ID|Mux56~8_combout\ : std_logic;
SIGNAL \ID|Mux56~9_combout\ : std_logic;
SIGNAL \ID|Mux56~20_combout\ : std_logic;
SIGNAL \EXE|Binput[7]~72_combout\ : std_logic;
SIGNAL \ID|Decoder0~0_combout\ : std_logic;
SIGNAL \ID|register_array[5][4]~21_combout\ : std_logic;
SIGNAL \ID|register_array[5][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~10_combout\ : std_logic;
SIGNAL \ID|register_array[6][24]~20_combout\ : std_logic;
SIGNAL \ID|register_array[6][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~11_combout\ : std_logic;
SIGNAL \ID|register_array[15][7]~regout\ : std_logic;
SIGNAL \ID|register_array[14][3]~31_combout\ : std_logic;
SIGNAL \ID|register_array[14][7]~regout\ : std_logic;
SIGNAL \ID|register_array[13][7]~regout\ : std_logic;
SIGNAL \ID|register_array[12][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~17_combout\ : std_logic;
SIGNAL \ID|Mux24~18_combout\ : std_logic;
SIGNAL \ID|register_array[10][7]~regout\ : std_logic;
SIGNAL \ID|register_array[8][21]~26_combout\ : std_logic;
SIGNAL \ID|register_array[8][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~12_combout\ : std_logic;
SIGNAL \ID|register_array[9][20]~24_combout\ : std_logic;
SIGNAL \ID|register_array[9][7]~regout\ : std_logic;
SIGNAL \ID|register_array[11][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~13_combout\ : std_logic;
SIGNAL \ID|Decoder0~6_combout\ : std_logic;
SIGNAL \ID|register_array[2][13]~29_combout\ : std_logic;
SIGNAL \ID|register_array[2][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~14_combout\ : std_logic;
SIGNAL \ID|register_array[1][29]~28_combout\ : std_logic;
SIGNAL \ID|register_array[1][7]~regout\ : std_logic;
SIGNAL \ID|register_array[3][15]~30_combout\ : std_logic;
SIGNAL \ID|register_array[3][7]~regout\ : std_logic;
SIGNAL \ID|Mux24~15_combout\ : std_logic;
SIGNAL \ID|Mux24~16_combout\ : std_logic;
SIGNAL \ID|Mux24~19_combout\ : std_logic;
SIGNAL \ID|Mux24~20_combout\ : std_logic;
SIGNAL \EXE|Add1~110_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[7]~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][1]~regout\ : std_logic;
SIGNAL \ID|register_array[27][1]~regout\ : std_logic;
SIGNAL \ID|register_array[19][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~7_combout\ : std_logic;
SIGNAL \ID|Mux30~8_combout\ : std_logic;
SIGNAL \ID|register_array~67_combout\ : std_logic;
SIGNAL \ID|register_array[24][1]~regout\ : std_logic;
SIGNAL \ID|register_array[20][1]~regout\ : std_logic;
SIGNAL \ID|Decoder0~10_combout\ : std_logic;
SIGNAL \ID|register_array[16][20]~13_combout\ : std_logic;
SIGNAL \ID|register_array[16][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~4_combout\ : std_logic;
SIGNAL \ID|Mux30~5_combout\ : std_logic;
SIGNAL \ID|register_array[26][1]~regout\ : std_logic;
SIGNAL \ID|register_array[30][1]~regout\ : std_logic;
SIGNAL \ID|register_array[22][1]~regout\ : std_logic;
SIGNAL \ID|register_array[18][1]~regout\ : std_logic;
SIGNAL \ID|Mux30~2_combout\ : std_logic;
SIGNAL \ID|Mux30~3_combout\ : std_logic;
SIGNAL \ID|Mux30~6_combout\ : std_logic;
SIGNAL \ID|Mux30~9_combout\ : std_logic;
SIGNAL \ID|Mux30~20_combout\ : std_logic;
SIGNAL \ID|register_array[29][0]~regout\ : std_logic;
SIGNAL \ID|register_array[21][20]~3_combout\ : std_logic;
SIGNAL \ID|register_array[21][0]~regout\ : std_logic;
SIGNAL \ID|register_array[17][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~2_combout\ : std_logic;
SIGNAL \ID|Mux31~3_combout\ : std_logic;
SIGNAL \ID|Mux31~6_combout\ : std_logic;
SIGNAL \ID|register_array~69_combout\ : std_logic;
SIGNAL \ID|register_array[30][0]~regout\ : std_logic;
SIGNAL \ID|register_array[26][0]~regout\ : std_logic;
SIGNAL \ID|register_array[18][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~0_combout\ : std_logic;
SIGNAL \ID|Mux31~1_combout\ : std_logic;
SIGNAL \ID|Mux31~9_combout\ : std_logic;
SIGNAL \ID|register_array[10][0]~regout\ : std_logic;
SIGNAL \ID|register_array[8][0]~regout\ : std_logic;
SIGNAL \ID|register_array[9][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~10_combout\ : std_logic;
SIGNAL \ID|Mux31~11_combout\ : std_logic;
SIGNAL \ID|register_array[1][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~15_combout\ : std_logic;
SIGNAL \ID|register_array[5][0]~regout\ : std_logic;
SIGNAL \ID|register_array[6][0]~regout\ : std_logic;
SIGNAL \ID|register_array[4][29]~22_combout\ : std_logic;
SIGNAL \ID|register_array[4][0]~regout\ : std_logic;
SIGNAL \ID|Mux31~12_combout\ : std_logic;
SIGNAL \ID|Mux31~13_combout\ : std_logic;
SIGNAL \ID|Mux31~16_combout\ : std_logic;
SIGNAL \ID|Mux31~19_combout\ : std_logic;
SIGNAL \ID|Mux31~20_combout\ : std_logic;
SIGNAL \CTL|Equal3~0_combout\ : std_logic;
SIGNAL \EXE|Add1~36_cout\ : std_logic;
SIGNAL \EXE|Add1~38\ : std_logic;
SIGNAL \EXE|Add1~39_combout\ : std_logic;
SIGNAL \EXE|Binput[1]~66_combout\ : std_logic;
SIGNAL \EXE|Add1~104_combout\ : std_logic;
SIGNAL \EXE|Add1~134_combout\ : std_logic;
SIGNAL \write_data_out~1_combout\ : std_logic;
SIGNAL \ID|register_array~68_combout\ : std_logic;
SIGNAL \ID|register_array[23][1]~regout\ : std_logic;
SIGNAL \ID|Mux62~7_combout\ : std_logic;
SIGNAL \ID|Mux62~8_combout\ : std_logic;
SIGNAL \ID|Mux62~2_combout\ : std_logic;
SIGNAL \ID|Mux62~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][1]~regout\ : std_logic;
SIGNAL \ID|Mux62~4_combout\ : std_logic;
SIGNAL \ID|Mux62~5_combout\ : std_logic;
SIGNAL \ID|Mux62~6_combout\ : std_logic;
SIGNAL \ID|Mux62~9_combout\ : std_logic;
SIGNAL \ID|Mux62~20_combout\ : std_logic;
SIGNAL \ID|Mux61~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][2]~regout\ : std_logic;
SIGNAL \ID|register_array[2][2]~regout\ : std_logic;
SIGNAL \ID|Mux61~15_combout\ : std_logic;
SIGNAL \ID|register_array[5][2]~regout\ : std_logic;
SIGNAL \ID|register_array[7][27]~23_combout\ : std_logic;
SIGNAL \ID|register_array[7][2]~regout\ : std_logic;
SIGNAL \ID|Mux61~13_combout\ : std_logic;
SIGNAL \ID|Mux61~16_combout\ : std_logic;
SIGNAL \ID|register_array[8][2]~regout\ : std_logic;
SIGNAL \ID|Mux61~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][2]~regout\ : std_logic;
SIGNAL \ID|register_array[10][2]~regout\ : std_logic;
SIGNAL \ID|Mux61~11_combout\ : std_logic;
SIGNAL \ID|Mux61~19_combout\ : std_logic;
SIGNAL \ID|Mux61~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][2]~regout\ : std_logic;
SIGNAL \ID|register_array[27][2]~regout\ : std_logic;
SIGNAL \ID|Mux61~8_combout\ : std_logic;
SIGNAL \ID|register_array[28][2]~regout\ : std_logic;
SIGNAL \ID|register_array[20][2]~regout\ : std_logic;
SIGNAL \ID|Mux61~5_combout\ : std_logic;
SIGNAL \ID|Mux61~6_combout\ : std_logic;
SIGNAL \ID|register_array[30][2]~regout\ : std_logic;
SIGNAL \ID|register_array[26][2]~regout\ : std_logic;
SIGNAL \ID|register_array[18][2]~regout\ : std_logic;
SIGNAL \ID|Mux61~0_combout\ : std_logic;
SIGNAL \ID|register_array[22][2]~regout\ : std_logic;
SIGNAL \ID|Mux61~1_combout\ : std_logic;
SIGNAL \ID|Mux61~9_combout\ : std_logic;
SIGNAL \ID|Mux61~20_combout\ : std_logic;
SIGNAL \ID|register_array[30][3]~regout\ : std_logic;
SIGNAL \ID|register_array~63_combout\ : std_logic;
SIGNAL \ID|register_array[18][3]~regout\ : std_logic;
SIGNAL \ID|register_array[22][3]~regout\ : std_logic;
SIGNAL \ID|Mux60~2_combout\ : std_logic;
SIGNAL \ID|Mux60~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][3]~regout\ : std_logic;
SIGNAL \ID|register_array[16][3]~regout\ : std_logic;
SIGNAL \ID|Mux60~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][3]~regout\ : std_logic;
SIGNAL \ID|register_array[24][3]~regout\ : std_logic;
SIGNAL \ID|Mux60~5_combout\ : std_logic;
SIGNAL \ID|Mux60~6_combout\ : std_logic;
SIGNAL \ID|register_array[25][3]~regout\ : std_logic;
SIGNAL \ID|register_array[17][3]~regout\ : std_logic;
SIGNAL \ID|Mux60~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][3]~regout\ : std_logic;
SIGNAL \ID|Mux60~1_combout\ : std_logic;
SIGNAL \ID|Mux60~9_combout\ : std_logic;
SIGNAL \ID|Mux60~20_combout\ : std_logic;
SIGNAL \ID|register_array[5][8]~regout\ : std_logic;
SIGNAL \ID|register_array[7][8]~regout\ : std_logic;
SIGNAL \ID|register_array[4][8]~regout\ : std_logic;
SIGNAL \ID|Mux55~12_combout\ : std_logic;
SIGNAL \ID|Mux55~13_combout\ : std_logic;
SIGNAL \ID|Mux55~16_combout\ : std_logic;
SIGNAL \ID|register_array[8][8]~regout\ : std_logic;
SIGNAL \ID|register_array[9][8]~regout\ : std_logic;
SIGNAL \ID|Mux55~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][8]~regout\ : std_logic;
SIGNAL \ID|Mux55~11_combout\ : std_logic;
SIGNAL \ID|Mux55~19_combout\ : std_logic;
SIGNAL \ID|register_array[31][8]~regout\ : std_logic;
SIGNAL \ID|register_array[19][8]~regout\ : std_logic;
SIGNAL \ID|register_array[23][8]~regout\ : std_logic;
SIGNAL \ID|Mux55~7_combout\ : std_logic;
SIGNAL \ID|Mux55~8_combout\ : std_logic;
SIGNAL \ID|register_array[25][8]~regout\ : std_logic;
SIGNAL \ID|register_array[29][8]~regout\ : std_logic;
SIGNAL \ID|register_array[17][8]~regout\ : std_logic;
SIGNAL \ID|register_array[21][8]~regout\ : std_logic;
SIGNAL \ID|Mux55~2_combout\ : std_logic;
SIGNAL \ID|Mux55~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][8]~regout\ : std_logic;
SIGNAL \ID|register_array[16][8]~regout\ : std_logic;
SIGNAL \ID|register_array[24][8]~regout\ : std_logic;
SIGNAL \ID|Mux55~4_combout\ : std_logic;
SIGNAL \ID|Mux55~5_combout\ : std_logic;
SIGNAL \ID|Mux55~6_combout\ : std_logic;
SIGNAL \ID|Mux55~9_combout\ : std_logic;
SIGNAL \ID|Mux55~20_combout\ : std_logic;
SIGNAL \EXE|Add1~1_combout\ : std_logic;
SIGNAL \ID|register_array[15][11]~regout\ : std_logic;
SIGNAL \ID|register_array[14][11]~regout\ : std_logic;
SIGNAL \ID|register_array[13][11]~regout\ : std_logic;
SIGNAL \ID|register_array[12][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~17_combout\ : std_logic;
SIGNAL \ID|Mux20~18_combout\ : std_logic;
SIGNAL \ID|register_array[10][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~12_combout\ : std_logic;
SIGNAL \ID|register_array[9][11]~regout\ : std_logic;
SIGNAL \ID|register_array[11][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~13_combout\ : std_logic;
SIGNAL \ID|register_array[2][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~14_combout\ : std_logic;
SIGNAL \ID|register_array[1][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~15_combout\ : std_logic;
SIGNAL \ID|Mux20~16_combout\ : std_logic;
SIGNAL \ID|Mux20~19_combout\ : std_logic;
SIGNAL \ID|register_array[23][11]~regout\ : std_logic;
SIGNAL \ID|register_array[31][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~8_combout\ : std_logic;
SIGNAL \ID|register_array[29][11]~regout\ : std_logic;
SIGNAL \ID|register_array[25][11]~regout\ : std_logic;
SIGNAL \ID|register_array[17][11]~regout\ : std_logic;
SIGNAL \ID|Mux20~0_combout\ : std_logic;
SIGNAL \ID|Mux20~1_combout\ : std_logic;
SIGNAL \ID|Mux20~9_combout\ : std_logic;
SIGNAL \ID|Mux20~20_combout\ : std_logic;
SIGNAL \EXE|Add1~114_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[11]~11_combout\ : std_logic;
SIGNAL \ID|register_array~54_combout\ : std_logic;
SIGNAL \ID|register_array[18][11]~regout\ : std_logic;
SIGNAL \ID|register_array[22][11]~regout\ : std_logic;
SIGNAL \ID|Mux52~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][11]~regout\ : std_logic;
SIGNAL \ID|register_array[26][11]~regout\ : std_logic;
SIGNAL \ID|Mux52~3_combout\ : std_logic;
SIGNAL \ID|Mux52~6_combout\ : std_logic;
SIGNAL \ID|Mux52~0_combout\ : std_logic;
SIGNAL \ID|register_array[21][11]~regout\ : std_logic;
SIGNAL \ID|Mux52~1_combout\ : std_logic;
SIGNAL \ID|Mux52~9_combout\ : std_logic;
SIGNAL \ID|Mux52~20_combout\ : std_logic;
SIGNAL \EXE|Binput[15]~80_combout\ : std_logic;
SIGNAL \EXE|Add1~118_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[15]~15_combout\ : std_logic;
SIGNAL \ID|register_array~48_combout\ : std_logic;
SIGNAL \ID|register_array[14][17]~regout\ : std_logic;
SIGNAL \ID|register_array[15][17]~regout\ : std_logic;
SIGNAL \ID|register_array[12][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~17_combout\ : std_logic;
SIGNAL \ID|Mux46~18_combout\ : std_logic;
SIGNAL \ID|register_array[8][17]~regout\ : std_logic;
SIGNAL \ID|register_array[10][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~12_combout\ : std_logic;
SIGNAL \ID|register_array[11][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][17]~regout\ : std_logic;
SIGNAL \ID|register_array[1][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~15_combout\ : std_logic;
SIGNAL \ID|Mux46~16_combout\ : std_logic;
SIGNAL \ID|Mux46~19_combout\ : std_logic;
SIGNAL \ID|register_array[19][17]~regout\ : std_logic;
SIGNAL \ID|register_array[27][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~8_combout\ : std_logic;
SIGNAL \ID|register_array[29][17]~regout\ : std_logic;
SIGNAL \ID|register_array[21][17]~regout\ : std_logic;
SIGNAL \ID|Mux46~1_combout\ : std_logic;
SIGNAL \ID|Mux46~9_combout\ : std_logic;
SIGNAL \ID|Mux46~20_combout\ : std_logic;
SIGNAL \ID|register_array[8][16]~regout\ : std_logic;
SIGNAL \ID|register_array[9][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~10_combout\ : std_logic;
SIGNAL \ID|register_array[10][16]~regout\ : std_logic;
SIGNAL \ID|register_array[11][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~11_combout\ : std_logic;
SIGNAL \ID|register_array[6][16]~regout\ : std_logic;
SIGNAL \ID|register_array[4][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~12_combout\ : std_logic;
SIGNAL \ID|register_array[5][16]~regout\ : std_logic;
SIGNAL \ID|register_array[7][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~13_combout\ : std_logic;
SIGNAL \ID|Mux15~16_combout\ : std_logic;
SIGNAL \ID|register_array[13][16]~regout\ : std_logic;
SIGNAL \ID|register_array[14][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~17_combout\ : std_logic;
SIGNAL \ID|Mux15~18_combout\ : std_logic;
SIGNAL \ID|Mux15~19_combout\ : std_logic;
SIGNAL \ID|register_array[21][16]~regout\ : std_logic;
SIGNAL \ID|register_array[17][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~2_combout\ : std_logic;
SIGNAL \ID|register_array[25][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][16]~regout\ : std_logic;
SIGNAL \ID|register_array[16][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~5_combout\ : std_logic;
SIGNAL \ID|Mux15~6_combout\ : std_logic;
SIGNAL \ID|register_array[19][16]~regout\ : std_logic;
SIGNAL \ID|register_array[23][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][16]~regout\ : std_logic;
SIGNAL \ID|register_array[31][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~8_combout\ : std_logic;
SIGNAL \ID|register_array[30][16]~regout\ : std_logic;
SIGNAL \ID|register_array[26][16]~regout\ : std_logic;
SIGNAL \ID|register_array[18][16]~regout\ : std_logic;
SIGNAL \ID|Mux15~0_combout\ : std_logic;
SIGNAL \ID|Mux15~1_combout\ : std_logic;
SIGNAL \ID|Mux15~9_combout\ : std_logic;
SIGNAL \ID|Mux15~20_combout\ : std_logic;
SIGNAL \ID|register_array[15][15]~regout\ : std_logic;
SIGNAL \ID|register_array[14][15]~regout\ : std_logic;
SIGNAL \ID|register_array[13][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~17_combout\ : std_logic;
SIGNAL \ID|Mux16~18_combout\ : std_logic;
SIGNAL \ID|register_array[10][15]~regout\ : std_logic;
SIGNAL \ID|register_array[8][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~12_combout\ : std_logic;
SIGNAL \ID|register_array[9][15]~regout\ : std_logic;
SIGNAL \ID|register_array[11][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~13_combout\ : std_logic;
SIGNAL \ID|register_array[2][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~14_combout\ : std_logic;
SIGNAL \ID|register_array[1][15]~regout\ : std_logic;
SIGNAL \ID|register_array[3][15]~regout\ : std_logic;
SIGNAL \ID|Mux16~15_combout\ : std_logic;
SIGNAL \ID|Mux16~16_combout\ : std_logic;
SIGNAL \ID|Mux16~19_combout\ : std_logic;
SIGNAL \ID|Mux16~20_combout\ : std_logic;
SIGNAL \ID|register_array[19][14]~regout\ : std_logic;
SIGNAL \ID|register_array[23][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][14]~regout\ : std_logic;
SIGNAL \ID|register_array[31][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~8_combout\ : std_logic;
SIGNAL \ID|register_array[28][14]~regout\ : std_logic;
SIGNAL \ID|register_array[20][14]~regout\ : std_logic;
SIGNAL \ID|register_array[16][14]~regout\ : std_logic;
SIGNAL \ID|register_array[24][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~4_combout\ : std_logic;
SIGNAL \ID|Mux17~5_combout\ : std_logic;
SIGNAL \ID|register_array[25][14]~regout\ : std_logic;
SIGNAL \ID|register_array[21][14]~regout\ : std_logic;
SIGNAL \ID|register_array[17][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~2_combout\ : std_logic;
SIGNAL \ID|Mux17~3_combout\ : std_logic;
SIGNAL \ID|Mux17~6_combout\ : std_logic;
SIGNAL \ID|register_array[30][14]~regout\ : std_logic;
SIGNAL \ID|register_array[26][14]~regout\ : std_logic;
SIGNAL \ID|register_array[18][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~0_combout\ : std_logic;
SIGNAL \ID|Mux17~1_combout\ : std_logic;
SIGNAL \ID|Mux17~9_combout\ : std_logic;
SIGNAL \ID|register_array[5][14]~regout\ : std_logic;
SIGNAL \ID|register_array[4][14]~regout\ : std_logic;
SIGNAL \ID|register_array[6][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~12_combout\ : std_logic;
SIGNAL \ID|Mux17~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][14]~regout\ : std_logic;
SIGNAL \ID|register_array[2][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~15_combout\ : std_logic;
SIGNAL \ID|Mux17~16_combout\ : std_logic;
SIGNAL \ID|register_array[15][14]~regout\ : std_logic;
SIGNAL \ID|register_array[13][14]~regout\ : std_logic;
SIGNAL \ID|register_array[12][14]~regout\ : std_logic;
SIGNAL \ID|register_array[14][14]~regout\ : std_logic;
SIGNAL \ID|Mux17~17_combout\ : std_logic;
SIGNAL \ID|Mux17~18_combout\ : std_logic;
SIGNAL \ID|Mux17~19_combout\ : std_logic;
SIGNAL \ID|Mux17~20_combout\ : std_logic;
SIGNAL \EXE|Add1~21_combout\ : std_logic;
SIGNAL \EXE|Add1~23_combout\ : std_logic;
SIGNAL \ID|register_array[27][10]~regout\ : std_logic;
SIGNAL \ID|register_array[31][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~8_combout\ : std_logic;
SIGNAL \ID|register_array[18][10]~regout\ : std_logic;
SIGNAL \ID|register_array[26][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~0_combout\ : std_logic;
SIGNAL \ID|register_array[22][10]~regout\ : std_logic;
SIGNAL \ID|register_array[30][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~1_combout\ : std_logic;
SIGNAL \ID|Mux21~9_combout\ : std_logic;
SIGNAL \ID|register_array[15][10]~regout\ : std_logic;
SIGNAL \ID|register_array[13][10]~regout\ : std_logic;
SIGNAL \ID|register_array[12][10]~regout\ : std_logic;
SIGNAL \ID|register_array[14][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~17_combout\ : std_logic;
SIGNAL \ID|Mux21~18_combout\ : std_logic;
SIGNAL \ID|register_array[10][10]~regout\ : std_logic;
SIGNAL \ID|register_array[9][10]~regout\ : std_logic;
SIGNAL \ID|Mux21~10_combout\ : std_logic;
SIGNAL \ID|Mux21~11_combout\ : std_logic;
SIGNAL \ID|Mux21~19_combout\ : std_logic;
SIGNAL \ID|Mux21~20_combout\ : std_logic;
SIGNAL \EXE|Add1~25_combout\ : std_logic;
SIGNAL \ID|register_array[9][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~10_combout\ : std_logic;
SIGNAL \ID|register_array[10][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~11_combout\ : std_logic;
SIGNAL \ID|register_array[12][6]~regout\ : std_logic;
SIGNAL \ID|register_array[14][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~17_combout\ : std_logic;
SIGNAL \ID|register_array[13][6]~regout\ : std_logic;
SIGNAL \ID|register_array[15][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~18_combout\ : std_logic;
SIGNAL \ID|Mux25~19_combout\ : std_logic;
SIGNAL \ID|register_array[30][6]~regout\ : std_logic;
SIGNAL \ID|register_array[22][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~1_combout\ : std_logic;
SIGNAL \ID|register_array[21][6]~regout\ : std_logic;
SIGNAL \ID|register_array[17][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~2_combout\ : std_logic;
SIGNAL \ID|register_array[25][6]~regout\ : std_logic;
SIGNAL \ID|register_array[29][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][6]~regout\ : std_logic;
SIGNAL \ID|register_array[16][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~4_combout\ : std_logic;
SIGNAL \ID|register_array[20][6]~regout\ : std_logic;
SIGNAL \ID|Mux25~5_combout\ : std_logic;
SIGNAL \ID|Mux25~6_combout\ : std_logic;
SIGNAL \ID|Mux25~9_combout\ : std_logic;
SIGNAL \ID|Mux25~20_combout\ : std_logic;
SIGNAL \EXE|Add1~40\ : std_logic;
SIGNAL \EXE|Add1~42\ : std_logic;
SIGNAL \EXE|Add1~44\ : std_logic;
SIGNAL \EXE|Add1~46\ : std_logic;
SIGNAL \EXE|Add1~48\ : std_logic;
SIGNAL \EXE|Add1~50\ : std_logic;
SIGNAL \EXE|Add1~52\ : std_logic;
SIGNAL \EXE|Add1~54\ : std_logic;
SIGNAL \EXE|Add1~56\ : std_logic;
SIGNAL \EXE|Add1~58\ : std_logic;
SIGNAL \EXE|Add1~60\ : std_logic;
SIGNAL \EXE|Add1~62\ : std_logic;
SIGNAL \EXE|Add1~64\ : std_logic;
SIGNAL \EXE|Add1~66\ : std_logic;
SIGNAL \EXE|Add1~68\ : std_logic;
SIGNAL \EXE|Add1~69_combout\ : std_logic;
SIGNAL \EXE|Binput[16]~81_combout\ : std_logic;
SIGNAL \EXE|Add1~119_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[16]~16_combout\ : std_logic;
SIGNAL \ID|register_array~49_combout\ : std_logic;
SIGNAL \ID|register_array[29][16]~regout\ : std_logic;
SIGNAL \ID|Mux47~2_combout\ : std_logic;
SIGNAL \ID|Mux47~3_combout\ : std_logic;
SIGNAL \ID|Mux47~6_combout\ : std_logic;
SIGNAL \ID|Mux47~0_combout\ : std_logic;
SIGNAL \ID|register_array[22][16]~regout\ : std_logic;
SIGNAL \ID|Mux47~1_combout\ : std_logic;
SIGNAL \ID|Mux47~9_combout\ : std_logic;
SIGNAL \ID|Mux47~11_combout\ : std_logic;
SIGNAL \ID|register_array[15][16]~regout\ : std_logic;
SIGNAL \ID|register_array[12][16]~regout\ : std_logic;
SIGNAL \ID|Mux47~17_combout\ : std_logic;
SIGNAL \ID|Mux47~18_combout\ : std_logic;
SIGNAL \ID|Mux47~19_combout\ : std_logic;
SIGNAL \ID|Mux47~20_combout\ : std_logic;
SIGNAL \ID|register_array~50_combout\ : std_logic;
SIGNAL \ID|register_array[6][15]~regout\ : std_logic;
SIGNAL \ID|register_array[7][15]~regout\ : std_logic;
SIGNAL \ID|register_array[4][15]~regout\ : std_logic;
SIGNAL \ID|register_array[5][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~10_combout\ : std_logic;
SIGNAL \ID|Mux48~11_combout\ : std_logic;
SIGNAL \ID|register_array[12][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~17_combout\ : std_logic;
SIGNAL \ID|Mux48~18_combout\ : std_logic;
SIGNAL \ID|Mux48~19_combout\ : std_logic;
SIGNAL \ID|register_array[21][15]~regout\ : std_logic;
SIGNAL \ID|register_array[25][15]~regout\ : std_logic;
SIGNAL \ID|register_array[17][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~1_combout\ : std_logic;
SIGNAL \ID|register_array[28][15]~regout\ : std_logic;
SIGNAL \ID|register_array[24][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~5_combout\ : std_logic;
SIGNAL \ID|register_array[30][15]~regout\ : std_logic;
SIGNAL \ID|register_array[18][15]~regout\ : std_logic;
SIGNAL \ID|register_array[22][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~2_combout\ : std_logic;
SIGNAL \ID|Mux48~3_combout\ : std_logic;
SIGNAL \ID|Mux48~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][15]~regout\ : std_logic;
SIGNAL \ID|register_array[19][15]~regout\ : std_logic;
SIGNAL \ID|register_array[27][15]~regout\ : std_logic;
SIGNAL \ID|Mux48~7_combout\ : std_logic;
SIGNAL \ID|Mux48~8_combout\ : std_logic;
SIGNAL \ID|Mux48~9_combout\ : std_logic;
SIGNAL \ID|Mux48~20_combout\ : std_logic;
SIGNAL \ID|register_array~51_combout\ : std_logic;
SIGNAL \ID|register_array[7][14]~regout\ : std_logic;
SIGNAL \ID|Mux49~12_combout\ : std_logic;
SIGNAL \ID|Mux49~13_combout\ : std_logic;
SIGNAL \ID|Mux49~16_combout\ : std_logic;
SIGNAL \ID|register_array[11][14]~regout\ : std_logic;
SIGNAL \ID|register_array[10][14]~regout\ : std_logic;
SIGNAL \ID|Mux49~11_combout\ : std_logic;
SIGNAL \ID|Mux49~19_combout\ : std_logic;
SIGNAL \ID|Mux49~20_combout\ : std_logic;
SIGNAL \EXE|Add1~63_combout\ : std_logic;
SIGNAL \ID|register_array[24][13]~regout\ : std_logic;
SIGNAL \ID|register_array[16][13]~regout\ : std_logic;
SIGNAL \ID|register_array[20][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~4_combout\ : std_logic;
SIGNAL \ID|Mux18~5_combout\ : std_logic;
SIGNAL \ID|Mux18~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][13]~regout\ : std_logic;
SIGNAL \ID|register_array[23][13]~regout\ : std_logic;
SIGNAL \ID|register_array[19][13]~regout\ : std_logic;
SIGNAL \ID|register_array[27][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~7_combout\ : std_logic;
SIGNAL \ID|Mux18~8_combout\ : std_logic;
SIGNAL \ID|Mux18~9_combout\ : std_logic;
SIGNAL \ID|register_array[15][13]~regout\ : std_logic;
SIGNAL \ID|register_array[14][13]~regout\ : std_logic;
SIGNAL \ID|register_array[13][13]~regout\ : std_logic;
SIGNAL \ID|register_array[12][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~17_combout\ : std_logic;
SIGNAL \ID|Mux18~18_combout\ : std_logic;
SIGNAL \ID|register_array[7][13]~regout\ : std_logic;
SIGNAL \ID|register_array[6][13]~regout\ : std_logic;
SIGNAL \ID|register_array[5][13]~regout\ : std_logic;
SIGNAL \ID|register_array[4][13]~regout\ : std_logic;
SIGNAL \ID|Mux18~10_combout\ : std_logic;
SIGNAL \ID|Mux18~11_combout\ : std_logic;
SIGNAL \ID|Mux18~19_combout\ : std_logic;
SIGNAL \ID|Mux18~20_combout\ : std_logic;
SIGNAL \EXE|Binput[13]~78_combout\ : std_logic;
SIGNAL \EXE|Add1~116_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[13]~13_combout\ : std_logic;
SIGNAL \ID|register_array~52_combout\ : std_logic;
SIGNAL \ID|register_array[28][13]~regout\ : std_logic;
SIGNAL \ID|Mux50~4_combout\ : std_logic;
SIGNAL \ID|Mux50~5_combout\ : std_logic;
SIGNAL \ID|Mux50~6_combout\ : std_logic;
SIGNAL \ID|register_array[25][13]~regout\ : std_logic;
SIGNAL \ID|register_array[17][13]~regout\ : std_logic;
SIGNAL \ID|Mux50~0_combout\ : std_logic;
SIGNAL \ID|register_array[21][13]~regout\ : std_logic;
SIGNAL \ID|Mux50~1_combout\ : std_logic;
SIGNAL \ID|Mux50~9_combout\ : std_logic;
SIGNAL \ID|Mux50~20_combout\ : std_logic;
SIGNAL \ID|register_array~55_combout\ : std_logic;
SIGNAL \ID|register_array[11][10]~regout\ : std_logic;
SIGNAL \ID|register_array[8][10]~regout\ : std_logic;
SIGNAL \ID|Mux53~10_combout\ : std_logic;
SIGNAL \ID|Mux53~11_combout\ : std_logic;
SIGNAL \ID|register_array[6][10]~regout\ : std_logic;
SIGNAL \ID|register_array[4][10]~regout\ : std_logic;
SIGNAL \ID|Mux53~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][10]~regout\ : std_logic;
SIGNAL \ID|Mux53~13_combout\ : std_logic;
SIGNAL \ID|Mux53~16_combout\ : std_logic;
SIGNAL \ID|Mux53~17_combout\ : std_logic;
SIGNAL \ID|Mux53~18_combout\ : std_logic;
SIGNAL \ID|Mux53~19_combout\ : std_logic;
SIGNAL \ID|Mux53~20_combout\ : std_logic;
SIGNAL \ID|register_array~56_combout\ : std_logic;
SIGNAL \ID|register_array[26][9]~regout\ : std_logic;
SIGNAL \ID|register_array[30][9]~regout\ : std_logic;
SIGNAL \ID|register_array[18][9]~regout\ : std_logic;
SIGNAL \ID|register_array[22][9]~regout\ : std_logic;
SIGNAL \ID|Mux54~2_combout\ : std_logic;
SIGNAL \ID|Mux54~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][9]~regout\ : std_logic;
SIGNAL \ID|register_array[16][9]~regout\ : std_logic;
SIGNAL \ID|register_array[20][9]~regout\ : std_logic;
SIGNAL \ID|Mux54~4_combout\ : std_logic;
SIGNAL \ID|Mux54~5_combout\ : std_logic;
SIGNAL \ID|Mux54~6_combout\ : std_logic;
SIGNAL \ID|register_array[29][9]~regout\ : std_logic;
SIGNAL \ID|register_array[25][9]~regout\ : std_logic;
SIGNAL \ID|register_array[17][9]~regout\ : std_logic;
SIGNAL \ID|Mux54~0_combout\ : std_logic;
SIGNAL \ID|register_array[21][9]~regout\ : std_logic;
SIGNAL \ID|Mux54~1_combout\ : std_logic;
SIGNAL \ID|Mux54~9_combout\ : std_logic;
SIGNAL \ID|Mux54~20_combout\ : std_logic;
SIGNAL \EXE|Binput[9]~74_combout\ : std_logic;
SIGNAL \ID|register_array[27][9]~regout\ : std_logic;
SIGNAL \ID|register_array[19][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~7_combout\ : std_logic;
SIGNAL \ID|register_array[23][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~8_combout\ : std_logic;
SIGNAL \ID|Mux22~0_combout\ : std_logic;
SIGNAL \ID|Mux22~1_combout\ : std_logic;
SIGNAL \ID|Mux22~9_combout\ : std_logic;
SIGNAL \ID|register_array[15][9]~regout\ : std_logic;
SIGNAL \ID|register_array[14][9]~regout\ : std_logic;
SIGNAL \ID|register_array[12][9]~regout\ : std_logic;
SIGNAL \ID|register_array[13][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~17_combout\ : std_logic;
SIGNAL \ID|Mux22~18_combout\ : std_logic;
SIGNAL \ID|register_array[7][9]~regout\ : std_logic;
SIGNAL \ID|register_array[6][9]~regout\ : std_logic;
SIGNAL \ID|register_array[5][9]~regout\ : std_logic;
SIGNAL \ID|register_array[4][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~10_combout\ : std_logic;
SIGNAL \ID|Mux22~11_combout\ : std_logic;
SIGNAL \ID|register_array[9][9]~regout\ : std_logic;
SIGNAL \ID|register_array[10][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~12_combout\ : std_logic;
SIGNAL \ID|Mux22~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][9]~regout\ : std_logic;
SIGNAL \ID|register_array[1][9]~regout\ : std_logic;
SIGNAL \ID|register_array[2][9]~regout\ : std_logic;
SIGNAL \ID|Mux22~14_combout\ : std_logic;
SIGNAL \ID|Mux22~15_combout\ : std_logic;
SIGNAL \ID|Mux22~16_combout\ : std_logic;
SIGNAL \ID|Mux22~19_combout\ : std_logic;
SIGNAL \ID|Mux22~20_combout\ : std_logic;
SIGNAL \EXE|Add1~112_combout\ : std_logic;
SIGNAL \EXE|Add1~55_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[9]~9_combout\ : std_logic;
SIGNAL \ID|register_array~57_combout\ : std_logic;
SIGNAL \ID|register_array[26][8]~regout\ : std_logic;
SIGNAL \ID|register_array[18][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~0_combout\ : std_logic;
SIGNAL \ID|register_array[30][8]~regout\ : std_logic;
SIGNAL \ID|register_array[22][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~1_combout\ : std_logic;
SIGNAL \ID|register_array[20][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~5_combout\ : std_logic;
SIGNAL \ID|Mux23~2_combout\ : std_logic;
SIGNAL \ID|Mux23~3_combout\ : std_logic;
SIGNAL \ID|Mux23~6_combout\ : std_logic;
SIGNAL \ID|Mux23~9_combout\ : std_logic;
SIGNAL \ID|register_array[10][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~11_combout\ : std_logic;
SIGNAL \ID|register_array[13][8]~regout\ : std_logic;
SIGNAL \ID|register_array[12][8]~regout\ : std_logic;
SIGNAL \ID|register_array[14][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~17_combout\ : std_logic;
SIGNAL \ID|Mux23~18_combout\ : std_logic;
SIGNAL \ID|register_array[3][8]~regout\ : std_logic;
SIGNAL \ID|register_array[2][8]~regout\ : std_logic;
SIGNAL \ID|Mux23~15_combout\ : std_logic;
SIGNAL \ID|Mux23~16_combout\ : std_logic;
SIGNAL \ID|Mux23~19_combout\ : std_logic;
SIGNAL \ID|Mux23~20_combout\ : std_logic;
SIGNAL \EXE|Binput[8]~73_combout\ : std_logic;
SIGNAL \EXE|Add1~111_combout\ : std_logic;
SIGNAL \EXE|Add1~53_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[8]~8_combout\ : std_logic;
SIGNAL \ID|register_array~59_combout\ : std_logic;
SIGNAL \ID|register_array[11][6]~regout\ : std_logic;
SIGNAL \ID|register_array[8][6]~regout\ : std_logic;
SIGNAL \ID|Mux57~10_combout\ : std_logic;
SIGNAL \ID|Mux57~11_combout\ : std_logic;
SIGNAL \ID|register_array[4][6]~regout\ : std_logic;
SIGNAL \ID|Mux57~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][6]~regout\ : std_logic;
SIGNAL \ID|Mux57~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][6]~regout\ : std_logic;
SIGNAL \ID|register_array[2][6]~regout\ : std_logic;
SIGNAL \ID|Mux57~15_combout\ : std_logic;
SIGNAL \ID|Mux57~16_combout\ : std_logic;
SIGNAL \ID|Mux57~19_combout\ : std_logic;
SIGNAL \ID|Mux57~2_combout\ : std_logic;
SIGNAL \ID|Mux57~3_combout\ : std_logic;
SIGNAL \ID|Mux57~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][6]~regout\ : std_logic;
SIGNAL \ID|Mux57~5_combout\ : std_logic;
SIGNAL \ID|Mux57~6_combout\ : std_logic;
SIGNAL \ID|register_array[18][6]~regout\ : std_logic;
SIGNAL \ID|register_array[26][6]~regout\ : std_logic;
SIGNAL \ID|Mux57~0_combout\ : std_logic;
SIGNAL \ID|Mux57~1_combout\ : std_logic;
SIGNAL \ID|Mux57~9_combout\ : std_logic;
SIGNAL \ID|Mux57~20_combout\ : std_logic;
SIGNAL \EXE|Binput[6]~71_combout\ : std_logic;
SIGNAL \EXE|Add1~109_combout\ : std_logic;
SIGNAL \EXE|Add1~49_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[6]~6_combout\ : std_logic;
SIGNAL \ID|register_array~60_combout\ : std_logic;
SIGNAL \ID|register_array[3][5]~regout\ : std_logic;
SIGNAL \ID|register_array[1][5]~regout\ : std_logic;
SIGNAL \ID|Mux58~15_combout\ : std_logic;
SIGNAL \ID|register_array[11][5]~regout\ : std_logic;
SIGNAL \ID|register_array[10][5]~regout\ : std_logic;
SIGNAL \ID|register_array[8][5]~regout\ : std_logic;
SIGNAL \ID|Mux58~12_combout\ : std_logic;
SIGNAL \ID|Mux58~13_combout\ : std_logic;
SIGNAL \ID|Mux58~16_combout\ : std_logic;
SIGNAL \ID|register_array[4][5]~regout\ : std_logic;
SIGNAL \ID|register_array[5][5]~regout\ : std_logic;
SIGNAL \ID|Mux58~10_combout\ : std_logic;
SIGNAL \ID|register_array[7][5]~regout\ : std_logic;
SIGNAL \ID|Mux58~11_combout\ : std_logic;
SIGNAL \ID|Mux58~19_combout\ : std_logic;
SIGNAL \ID|register_array[23][5]~regout\ : std_logic;
SIGNAL \ID|register_array[31][5]~regout\ : std_logic;
SIGNAL \ID|Mux58~8_combout\ : std_logic;
SIGNAL \ID|register_array[17][5]~regout\ : std_logic;
SIGNAL \ID|register_array[25][5]~regout\ : std_logic;
SIGNAL \ID|Mux58~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][5]~regout\ : std_logic;
SIGNAL \ID|Mux58~1_combout\ : std_logic;
SIGNAL \ID|Mux58~9_combout\ : std_logic;
SIGNAL \ID|Mux58~20_combout\ : std_logic;
SIGNAL \EXE|Add1~29_combout\ : std_logic;
SIGNAL \EXE|Add1~47_combout\ : std_logic;
SIGNAL \EXE|Binput[5]~70_combout\ : std_logic;
SIGNAL \EXE|Add1~108_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[5]~5_combout\ : std_logic;
SIGNAL \ID|register_array~62_combout\ : std_logic;
SIGNAL \ID|register_array[5][4]~regout\ : std_logic;
SIGNAL \ID|register_array[7][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~15_combout\ : std_logic;
SIGNAL \ID|Mux27~16_combout\ : std_logic;
SIGNAL \ID|register_array[13][4]~regout\ : std_logic;
SIGNAL \ID|register_array[15][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~18_combout\ : std_logic;
SIGNAL \ID|register_array[9][4]~regout\ : std_logic;
SIGNAL \ID|register_array[8][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][4]~regout\ : std_logic;
SIGNAL \ID|register_array[10][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~11_combout\ : std_logic;
SIGNAL \ID|Mux27~19_combout\ : std_logic;
SIGNAL \ID|register_array[30][4]~regout\ : std_logic;
SIGNAL \ID|register_array[26][4]~regout\ : std_logic;
SIGNAL \ID|register_array[18][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~0_combout\ : std_logic;
SIGNAL \ID|Mux27~1_combout\ : std_logic;
SIGNAL \ID|register_array[23][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][4]~regout\ : std_logic;
SIGNAL \ID|register_array[31][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~8_combout\ : std_logic;
SIGNAL \ID|register_array[28][4]~regout\ : std_logic;
SIGNAL \ID|register_array[20][4]~regout\ : std_logic;
SIGNAL \ID|register_array[16][4]~regout\ : std_logic;
SIGNAL \ID|register_array[24][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~4_combout\ : std_logic;
SIGNAL \ID|Mux27~5_combout\ : std_logic;
SIGNAL \ID|register_array[21][4]~regout\ : std_logic;
SIGNAL \ID|register_array[17][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~2_combout\ : std_logic;
SIGNAL \ID|register_array[25][4]~regout\ : std_logic;
SIGNAL \ID|register_array[29][4]~regout\ : std_logic;
SIGNAL \ID|Mux27~3_combout\ : std_logic;
SIGNAL \ID|Mux27~6_combout\ : std_logic;
SIGNAL \ID|Mux27~9_combout\ : std_logic;
SIGNAL \ID|Mux27~20_combout\ : std_logic;
SIGNAL \EXE|Add1~107_combout\ : std_logic;
SIGNAL \EXE|Add1~137_combout\ : std_logic;
SIGNAL \write_data_out~4_combout\ : std_logic;
SIGNAL \ID|register_array~61_combout\ : std_logic;
SIGNAL \ID|register_array[22][4]~regout\ : std_logic;
SIGNAL \ID|Mux59~0_combout\ : std_logic;
SIGNAL \ID|Mux59~1_combout\ : std_logic;
SIGNAL \ID|Mux59~8_combout\ : std_logic;
SIGNAL \ID|Mux59~9_combout\ : std_logic;
SIGNAL \ID|Mux59~20_combout\ : std_logic;
SIGNAL \EXE|Add1~30_combout\ : std_logic;
SIGNAL \EXE|Add1~45_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[4]~4_combout\ : std_logic;
SIGNAL \EXE|Add1~43_combout\ : std_logic;
SIGNAL \EXE|Add1~136_combout\ : std_logic;
SIGNAL \write_data_out~3_combout\ : std_logic;
SIGNAL \ID|register_array~64_combout\ : std_logic;
SIGNAL \ID|register_array[12][3]~regout\ : std_logic;
SIGNAL \ID|register_array[13][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~17_combout\ : std_logic;
SIGNAL \ID|register_array[14][3]~regout\ : std_logic;
SIGNAL \ID|register_array[15][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~18_combout\ : std_logic;
SIGNAL \ID|register_array[6][3]~regout\ : std_logic;
SIGNAL \ID|register_array[7][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~11_combout\ : std_logic;
SIGNAL \ID|register_array[11][3]~regout\ : std_logic;
SIGNAL \ID|register_array[9][3]~regout\ : std_logic;
SIGNAL \ID|register_array[10][3]~regout\ : std_logic;
SIGNAL \ID|register_array[8][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~12_combout\ : std_logic;
SIGNAL \ID|Mux28~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][3]~regout\ : std_logic;
SIGNAL \ID|register_array[1][3]~regout\ : std_logic;
SIGNAL \ID|register_array[2][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~14_combout\ : std_logic;
SIGNAL \ID|Mux28~15_combout\ : std_logic;
SIGNAL \ID|Mux28~16_combout\ : std_logic;
SIGNAL \ID|Mux28~19_combout\ : std_logic;
SIGNAL \ID|register_array[19][3]~regout\ : std_logic;
SIGNAL \ID|register_array[27][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~7_combout\ : std_logic;
SIGNAL \ID|register_array[23][3]~regout\ : std_logic;
SIGNAL \ID|register_array[31][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~8_combout\ : std_logic;
SIGNAL \ID|register_array[26][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~3_combout\ : std_logic;
SIGNAL \ID|Mux28~4_combout\ : std_logic;
SIGNAL \ID|Mux28~5_combout\ : std_logic;
SIGNAL \ID|Mux28~6_combout\ : std_logic;
SIGNAL \ID|Mux28~0_combout\ : std_logic;
SIGNAL \ID|register_array[21][3]~regout\ : std_logic;
SIGNAL \ID|Mux28~1_combout\ : std_logic;
SIGNAL \ID|Mux28~9_combout\ : std_logic;
SIGNAL \ID|Mux28~20_combout\ : std_logic;
SIGNAL \EXE|Add1~106_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[3]~3_combout\ : std_logic;
SIGNAL \EXE|Add1~105_combout\ : std_logic;
SIGNAL \EXE|Add1~135_combout\ : std_logic;
SIGNAL \write_data_out~2_combout\ : std_logic;
SIGNAL \ID|register_array~65_combout\ : std_logic;
SIGNAL \ID|register_array[23][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~7_combout\ : std_logic;
SIGNAL \ID|Mux29~8_combout\ : std_logic;
SIGNAL \ID|Mux29~1_combout\ : std_logic;
SIGNAL \ID|register_array[29][2]~regout\ : std_logic;
SIGNAL \ID|register_array[25][2]~regout\ : std_logic;
SIGNAL \ID|register_array[21][2]~regout\ : std_logic;
SIGNAL \ID|register_array[17][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~2_combout\ : std_logic;
SIGNAL \ID|Mux29~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][2]~regout\ : std_logic;
SIGNAL \ID|register_array[16][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~4_combout\ : std_logic;
SIGNAL \ID|Mux29~5_combout\ : std_logic;
SIGNAL \ID|Mux29~6_combout\ : std_logic;
SIGNAL \ID|Mux29~9_combout\ : std_logic;
SIGNAL \ID|register_array[15][2]~regout\ : std_logic;
SIGNAL \ID|register_array[13][2]~regout\ : std_logic;
SIGNAL \ID|register_array[12][2]~regout\ : std_logic;
SIGNAL \ID|register_array[14][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~17_combout\ : std_logic;
SIGNAL \ID|Mux29~18_combout\ : std_logic;
SIGNAL \ID|register_array[4][2]~regout\ : std_logic;
SIGNAL \ID|register_array[6][2]~regout\ : std_logic;
SIGNAL \ID|Mux29~12_combout\ : std_logic;
SIGNAL \ID|Mux29~13_combout\ : std_logic;
SIGNAL \ID|Mux29~16_combout\ : std_logic;
SIGNAL \ID|Mux29~19_combout\ : std_logic;
SIGNAL \ID|Mux29~20_combout\ : std_logic;
SIGNAL \EXE|Add1~41_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[2]~2_combout\ : std_logic;
SIGNAL \ID|register_array~70_combout\ : std_logic;
SIGNAL \ID|register_array[3][0]~regout\ : std_logic;
SIGNAL \ID|Mux63~14_combout\ : std_logic;
SIGNAL \ID|Mux63~15_combout\ : std_logic;
SIGNAL \ID|register_array[7][0]~regout\ : std_logic;
SIGNAL \ID|Mux63~12_combout\ : std_logic;
SIGNAL \ID|Mux63~13_combout\ : std_logic;
SIGNAL \ID|Mux63~16_combout\ : std_logic;
SIGNAL \ID|Mux63~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][0]~regout\ : std_logic;
SIGNAL \ID|Mux63~11_combout\ : std_logic;
SIGNAL \ID|Mux63~19_combout\ : std_logic;
SIGNAL \ID|Mux63~20_combout\ : std_logic;
SIGNAL \ID|register_array~53_combout\ : std_logic;
SIGNAL \ID|register_array[26][12]~regout\ : std_logic;
SIGNAL \ID|register_array[18][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~0_combout\ : std_logic;
SIGNAL \ID|register_array[30][12]~regout\ : std_logic;
SIGNAL \ID|register_array[22][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~1_combout\ : std_logic;
SIGNAL \ID|register_array[27][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~7_combout\ : std_logic;
SIGNAL \ID|Mux19~8_combout\ : std_logic;
SIGNAL \ID|Mux19~9_combout\ : std_logic;
SIGNAL \ID|register_array[8][12]~regout\ : std_logic;
SIGNAL \ID|register_array[9][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~10_combout\ : std_logic;
SIGNAL \ID|Mux19~11_combout\ : std_logic;
SIGNAL \ID|Mux19~18_combout\ : std_logic;
SIGNAL \ID|register_array[3][12]~regout\ : std_logic;
SIGNAL \ID|register_array[2][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~15_combout\ : std_logic;
SIGNAL \ID|register_array[5][12]~regout\ : std_logic;
SIGNAL \ID|register_array[6][12]~regout\ : std_logic;
SIGNAL \ID|register_array[4][12]~regout\ : std_logic;
SIGNAL \ID|Mux19~12_combout\ : std_logic;
SIGNAL \ID|Mux19~13_combout\ : std_logic;
SIGNAL \ID|Mux19~16_combout\ : std_logic;
SIGNAL \ID|Mux19~19_combout\ : std_logic;
SIGNAL \ID|Mux19~20_combout\ : std_logic;
SIGNAL \EXE|Add1~61_combout\ : std_logic;
SIGNAL \EXE|Add1~145_combout\ : std_logic;
SIGNAL \EXE|Add1~59_combout\ : std_logic;
SIGNAL \EXE|Add1~144_combout\ : std_logic;
SIGNAL \EXE|Add1~146_combout\ : std_logic;
SIGNAL \EXE|Equal0~2_combout\ : std_logic;
SIGNAL \ID|register_array[26][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~0_combout\ : std_logic;
SIGNAL \ID|register_array[30][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~1_combout\ : std_logic;
SIGNAL \ID|register_array[31][18]~regout\ : std_logic;
SIGNAL \ID|register_array[27][18]~regout\ : std_logic;
SIGNAL \ID|register_array[23][18]~regout\ : std_logic;
SIGNAL \ID|register_array[19][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~7_combout\ : std_logic;
SIGNAL \ID|Mux13~8_combout\ : std_logic;
SIGNAL \ID|register_array[25][18]~regout\ : std_logic;
SIGNAL \ID|register_array[29][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][18]~regout\ : std_logic;
SIGNAL \ID|register_array[20][18]~regout\ : std_logic;
SIGNAL \ID|register_array[24][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~4_combout\ : std_logic;
SIGNAL \ID|Mux13~5_combout\ : std_logic;
SIGNAL \ID|Mux13~6_combout\ : std_logic;
SIGNAL \ID|Mux13~9_combout\ : std_logic;
SIGNAL \ID|register_array[15][18]~regout\ : std_logic;
SIGNAL \ID|register_array[12][18]~regout\ : std_logic;
SIGNAL \ID|register_array[14][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~17_combout\ : std_logic;
SIGNAL \ID|Mux13~18_combout\ : std_logic;
SIGNAL \ID|register_array[1][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~15_combout\ : std_logic;
SIGNAL \ID|register_array[5][18]~regout\ : std_logic;
SIGNAL \ID|register_array[7][18]~regout\ : std_logic;
SIGNAL \ID|Mux13~13_combout\ : std_logic;
SIGNAL \ID|Mux13~16_combout\ : std_logic;
SIGNAL \ID|Mux13~19_combout\ : std_logic;
SIGNAL \ID|Mux13~20_combout\ : std_logic;
SIGNAL \EXE|Binput[18]~83_combout\ : std_logic;
SIGNAL \EXE|Add1~121_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[18]~18_combout\ : std_logic;
SIGNAL \ID|register_array[8][20]~regout\ : std_logic;
SIGNAL \ID|register_array[9][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~10_combout\ : std_logic;
SIGNAL \ID|register_array[10][20]~regout\ : std_logic;
SIGNAL \ID|register_array[11][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~11_combout\ : std_logic;
SIGNAL \ID|register_array[12][20]~regout\ : std_logic;
SIGNAL \ID|register_array[14][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~17_combout\ : std_logic;
SIGNAL \ID|register_array[13][20]~regout\ : std_logic;
SIGNAL \ID|register_array[15][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~18_combout\ : std_logic;
SIGNAL \ID|Mux11~19_combout\ : std_logic;
SIGNAL \ID|register_array[23][20]~regout\ : std_logic;
SIGNAL \ID|register_array[19][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~8_combout\ : std_logic;
SIGNAL \ID|register_array[22][20]~regout\ : std_logic;
SIGNAL \ID|register_array[30][20]~regout\ : std_logic;
SIGNAL \ID|register_array[26][20]~regout\ : std_logic;
SIGNAL \ID|Mux11~0_combout\ : std_logic;
SIGNAL \ID|Mux11~1_combout\ : std_logic;
SIGNAL \ID|Mux11~9_combout\ : std_logic;
SIGNAL \ID|Mux11~20_combout\ : std_logic;
SIGNAL \EXE|Binput[20]~85_combout\ : std_logic;
SIGNAL \EXE|Add1~123_combout\ : std_logic;
SIGNAL \EXE|Add1~14_combout\ : std_logic;
SIGNAL \ID|register_array[11][19]~regout\ : std_logic;
SIGNAL \ID|register_array[9][19]~regout\ : std_logic;
SIGNAL \ID|register_array[10][19]~regout\ : std_logic;
SIGNAL \ID|register_array[8][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~12_combout\ : std_logic;
SIGNAL \ID|Mux12~13_combout\ : std_logic;
SIGNAL \ID|register_array[2][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~14_combout\ : std_logic;
SIGNAL \ID|register_array[1][19]~regout\ : std_logic;
SIGNAL \ID|register_array[3][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~15_combout\ : std_logic;
SIGNAL \ID|Mux12~16_combout\ : std_logic;
SIGNAL \ID|register_array[13][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~17_combout\ : std_logic;
SIGNAL \ID|register_array[14][19]~regout\ : std_logic;
SIGNAL \ID|register_array[15][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~18_combout\ : std_logic;
SIGNAL \ID|register_array[6][19]~regout\ : std_logic;
SIGNAL \ID|register_array[7][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~11_combout\ : std_logic;
SIGNAL \ID|Mux12~19_combout\ : std_logic;
SIGNAL \ID|register_array[31][19]~regout\ : std_logic;
SIGNAL \ID|register_array[23][19]~regout\ : std_logic;
SIGNAL \ID|register_array[19][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~7_combout\ : std_logic;
SIGNAL \ID|Mux12~8_combout\ : std_logic;
SIGNAL \ID|register_array[24][19]~regout\ : std_logic;
SIGNAL \ID|register_array[16][19]~regout\ : std_logic;
SIGNAL \ID|register_array[20][19]~regout\ : std_logic;
SIGNAL \ID|Mux12~4_combout\ : std_logic;
SIGNAL \ID|Mux12~5_combout\ : std_logic;
SIGNAL \ID|Mux12~6_combout\ : std_logic;
SIGNAL \ID|Mux12~9_combout\ : std_logic;
SIGNAL \ID|Mux12~20_combout\ : std_logic;
SIGNAL \ID|register_array[13][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~17_combout\ : std_logic;
SIGNAL \ID|Mux14~18_combout\ : std_logic;
SIGNAL \ID|register_array[2][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~14_combout\ : std_logic;
SIGNAL \ID|Mux14~15_combout\ : std_logic;
SIGNAL \ID|Mux14~16_combout\ : std_logic;
SIGNAL \ID|Mux14~19_combout\ : std_logic;
SIGNAL \ID|register_array[26][17]~regout\ : std_logic;
SIGNAL \ID|register_array[22][17]~regout\ : std_logic;
SIGNAL \ID|register_array[18][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~2_combout\ : std_logic;
SIGNAL \ID|Mux14~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][17]~regout\ : std_logic;
SIGNAL \ID|register_array[16][17]~regout\ : std_logic;
SIGNAL \ID|register_array[20][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~4_combout\ : std_logic;
SIGNAL \ID|Mux14~5_combout\ : std_logic;
SIGNAL \ID|Mux14~6_combout\ : std_logic;
SIGNAL \ID|Mux14~1_combout\ : std_logic;
SIGNAL \ID|register_array[23][17]~regout\ : std_logic;
SIGNAL \ID|Mux14~8_combout\ : std_logic;
SIGNAL \ID|Mux14~9_combout\ : std_logic;
SIGNAL \ID|Mux14~20_combout\ : std_logic;
SIGNAL \EXE|Add1~70\ : std_logic;
SIGNAL \EXE|Add1~72\ : std_logic;
SIGNAL \EXE|Add1~74\ : std_logic;
SIGNAL \EXE|Add1~76\ : std_logic;
SIGNAL \EXE|Add1~77_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[20]~20_combout\ : std_logic;
SIGNAL \ID|register_array[2][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~14_combout\ : std_logic;
SIGNAL \ID|register_array[1][21]~regout\ : std_logic;
SIGNAL \ID|register_array[3][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~15_combout\ : std_logic;
SIGNAL \ID|register_array[10][21]~regout\ : std_logic;
SIGNAL \ID|register_array[8][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~12_combout\ : std_logic;
SIGNAL \ID|register_array[9][21]~regout\ : std_logic;
SIGNAL \ID|register_array[11][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~13_combout\ : std_logic;
SIGNAL \ID|Mux10~16_combout\ : std_logic;
SIGNAL \ID|register_array[5][21]~regout\ : std_logic;
SIGNAL \ID|register_array[4][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~10_combout\ : std_logic;
SIGNAL \ID|register_array[6][21]~regout\ : std_logic;
SIGNAL \ID|register_array[7][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~11_combout\ : std_logic;
SIGNAL \ID|register_array[12][21]~regout\ : std_logic;
SIGNAL \ID|register_array[13][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~17_combout\ : std_logic;
SIGNAL \ID|register_array[14][21]~regout\ : std_logic;
SIGNAL \ID|register_array[15][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~18_combout\ : std_logic;
SIGNAL \ID|Mux10~19_combout\ : std_logic;
SIGNAL \ID|register_array[22][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~2_combout\ : std_logic;
SIGNAL \ID|register_array[26][21]~regout\ : std_logic;
SIGNAL \ID|register_array[30][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][21]~regout\ : std_logic;
SIGNAL \ID|register_array[24][21]~regout\ : std_logic;
SIGNAL \ID|register_array[20][21]~regout\ : std_logic;
SIGNAL \ID|register_array[16][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~4_combout\ : std_logic;
SIGNAL \ID|Mux10~5_combout\ : std_logic;
SIGNAL \ID|Mux10~6_combout\ : std_logic;
SIGNAL \ID|register_array[25][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][21]~regout\ : std_logic;
SIGNAL \ID|Mux10~1_combout\ : std_logic;
SIGNAL \ID|Mux10~9_combout\ : std_logic;
SIGNAL \ID|Mux10~20_combout\ : std_logic;
SIGNAL \EXE|Add1~78\ : std_logic;
SIGNAL \EXE|Add1~79_combout\ : std_logic;
SIGNAL \EXE|Add1~124_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[21]~21_combout\ : std_logic;
SIGNAL \ID|register_array[20][24]~regout\ : std_logic;
SIGNAL \ID|register_array[24][24]~regout\ : std_logic;
SIGNAL \ID|register_array[16][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~4_combout\ : std_logic;
SIGNAL \ID|Mux7~5_combout\ : std_logic;
SIGNAL \ID|Mux7~6_combout\ : std_logic;
SIGNAL \ID|register_array[30][24]~regout\ : std_logic;
SIGNAL \ID|register_array[18][24]~regout\ : std_logic;
SIGNAL \ID|register_array[26][24]~regout\ : std_logic;
SIGNAL \ID|Mux7~0_combout\ : std_logic;
SIGNAL \ID|Mux7~1_combout\ : std_logic;
SIGNAL \ID|Mux7~9_combout\ : std_logic;
SIGNAL \ID|Mux7~20_combout\ : std_logic;
SIGNAL \EXE|Add1~11_combout\ : std_logic;
SIGNAL \EXE|Add1~12_combout\ : std_logic;
SIGNAL \EXE|Add1~80\ : std_logic;
SIGNAL \EXE|Add1~82\ : std_logic;
SIGNAL \EXE|Add1~84\ : std_logic;
SIGNAL \EXE|Add1~85_combout\ : std_logic;
SIGNAL \EXE|Binput[24]~89_combout\ : std_logic;
SIGNAL \EXE|Add1~127_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[24]~24_combout\ : std_logic;
SIGNAL \ID|register_array[19][30]~regout\ : std_logic;
SIGNAL \ID|register_array[23][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~7_combout\ : std_logic;
SIGNAL \ID|register_array[27][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~8_combout\ : std_logic;
SIGNAL \ID|register_array[22][30]~regout\ : std_logic;
SIGNAL \ID|register_array[30][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~1_combout\ : std_logic;
SIGNAL \ID|Mux1~9_combout\ : std_logic;
SIGNAL \ID|register_array[11][30]~regout\ : std_logic;
SIGNAL \ID|register_array[10][30]~regout\ : std_logic;
SIGNAL \ID|register_array[8][30]~regout\ : std_logic;
SIGNAL \ID|register_array[9][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~10_combout\ : std_logic;
SIGNAL \ID|Mux1~11_combout\ : std_logic;
SIGNAL \ID|register_array[7][30]~regout\ : std_logic;
SIGNAL \ID|register_array[5][30]~regout\ : std_logic;
SIGNAL \ID|register_array[4][30]~regout\ : std_logic;
SIGNAL \ID|register_array[6][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~12_combout\ : std_logic;
SIGNAL \ID|Mux1~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][30]~regout\ : std_logic;
SIGNAL \ID|register_array[3][30]~regout\ : std_logic;
SIGNAL \ID|Mux1~15_combout\ : std_logic;
SIGNAL \ID|Mux1~16_combout\ : std_logic;
SIGNAL \ID|Mux1~19_combout\ : std_logic;
SIGNAL \ID|Mux1~20_combout\ : std_logic;
SIGNAL \EXE|Binput[30]~95_combout\ : std_logic;
SIGNAL \EXE|Add1~133_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[30]~30_combout\ : std_logic;
SIGNAL \EXE|Add1~3_combout\ : std_logic;
SIGNAL \EXE|Add1~4_combout\ : std_logic;
SIGNAL \ID|register_array[11][29]~regout\ : std_logic;
SIGNAL \ID|register_array[9][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][29]~regout\ : std_logic;
SIGNAL \ID|register_array[1][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~15_combout\ : std_logic;
SIGNAL \ID|Mux2~16_combout\ : std_logic;
SIGNAL \ID|register_array[15][29]~regout\ : std_logic;
SIGNAL \ID|register_array[14][29]~regout\ : std_logic;
SIGNAL \ID|register_array[13][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~17_combout\ : std_logic;
SIGNAL \ID|Mux2~18_combout\ : std_logic;
SIGNAL \ID|register_array[6][29]~regout\ : std_logic;
SIGNAL \ID|register_array[4][29]~regout\ : std_logic;
SIGNAL \ID|register_array[5][29]~regout\ : std_logic;
SIGNAL \ID|Mux2~10_combout\ : std_logic;
SIGNAL \ID|Mux2~11_combout\ : std_logic;
SIGNAL \ID|Mux2~19_combout\ : std_logic;
SIGNAL \ID|Mux2~20_combout\ : std_logic;
SIGNAL \ID|register_array[8][28]~regout\ : std_logic;
SIGNAL \ID|register_array[9][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~10_combout\ : std_logic;
SIGNAL \ID|register_array[10][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~11_combout\ : std_logic;
SIGNAL \ID|register_array[15][28]~regout\ : std_logic;
SIGNAL \ID|register_array[13][28]~regout\ : std_logic;
SIGNAL \ID|register_array[12][28]~regout\ : std_logic;
SIGNAL \ID|register_array[14][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~17_combout\ : std_logic;
SIGNAL \ID|Mux3~18_combout\ : std_logic;
SIGNAL \ID|register_array[3][28]~regout\ : std_logic;
SIGNAL \ID|register_array[2][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~15_combout\ : std_logic;
SIGNAL \ID|register_array[7][28]~regout\ : std_logic;
SIGNAL \ID|register_array[5][28]~regout\ : std_logic;
SIGNAL \ID|register_array[4][28]~regout\ : std_logic;
SIGNAL \ID|register_array[6][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~12_combout\ : std_logic;
SIGNAL \ID|Mux3~13_combout\ : std_logic;
SIGNAL \ID|Mux3~16_combout\ : std_logic;
SIGNAL \ID|Mux3~19_combout\ : std_logic;
SIGNAL \ID|register_array[20][28]~regout\ : std_logic;
SIGNAL \ID|register_array[24][28]~regout\ : std_logic;
SIGNAL \ID|register_array[16][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~4_combout\ : std_logic;
SIGNAL \ID|Mux3~5_combout\ : std_logic;
SIGNAL \ID|Mux3~6_combout\ : std_logic;
SIGNAL \ID|register_array[18][28]~regout\ : std_logic;
SIGNAL \ID|register_array[26][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~0_combout\ : std_logic;
SIGNAL \ID|register_array[30][28]~regout\ : std_logic;
SIGNAL \ID|register_array[22][28]~regout\ : std_logic;
SIGNAL \ID|Mux3~1_combout\ : std_logic;
SIGNAL \ID|Mux3~9_combout\ : std_logic;
SIGNAL \ID|Mux3~20_combout\ : std_logic;
SIGNAL \EXE|Add1~8_combout\ : std_logic;
SIGNAL \EXE|Add1~9_combout\ : std_logic;
SIGNAL \EXE|Add1~86\ : std_logic;
SIGNAL \EXE|Add1~88\ : std_logic;
SIGNAL \EXE|Add1~90\ : std_logic;
SIGNAL \EXE|Add1~92\ : std_logic;
SIGNAL \EXE|Add1~94\ : std_logic;
SIGNAL \EXE|Add1~96\ : std_logic;
SIGNAL \EXE|Add1~98\ : std_logic;
SIGNAL \EXE|Add1~99_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[31]~31_combout\ : std_logic;
SIGNAL \ID|register_array~2_combout\ : std_logic;
SIGNAL \ID|register_array[20][31]~regout\ : std_logic;
SIGNAL \ID|register_array[16][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~5_combout\ : std_logic;
SIGNAL \ID|Mux32~6_combout\ : std_logic;
SIGNAL \ID|register_array[29][31]~regout\ : std_logic;
SIGNAL \ID|register_array[21][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~1_combout\ : std_logic;
SIGNAL \ID|Mux32~9_combout\ : std_logic;
SIGNAL \ID|register_array[6][31]~regout\ : std_logic;
SIGNAL \ID|register_array[7][31]~regout\ : std_logic;
SIGNAL \ID|register_array[4][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~10_combout\ : std_logic;
SIGNAL \ID|Mux32~11_combout\ : std_logic;
SIGNAL \ID|register_array[9][31]~regout\ : std_logic;
SIGNAL \ID|register_array[11][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~13_combout\ : std_logic;
SIGNAL \ID|register_array[1][31]~regout\ : std_logic;
SIGNAL \ID|register_array[3][31]~regout\ : std_logic;
SIGNAL \ID|register_array[2][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~14_combout\ : std_logic;
SIGNAL \ID|Mux32~15_combout\ : std_logic;
SIGNAL \ID|Mux32~16_combout\ : std_logic;
SIGNAL \ID|register_array[14][31]~regout\ : std_logic;
SIGNAL \ID|register_array[15][31]~regout\ : std_logic;
SIGNAL \ID|register_array[12][31]~regout\ : std_logic;
SIGNAL \ID|register_array[13][31]~regout\ : std_logic;
SIGNAL \ID|Mux32~17_combout\ : std_logic;
SIGNAL \ID|Mux32~18_combout\ : std_logic;
SIGNAL \ID|Mux32~19_combout\ : std_logic;
SIGNAL \ID|Mux32~20_combout\ : std_logic;
SIGNAL \ID|register_array~35_combout\ : std_logic;
SIGNAL \ID|register_array[29][30]~regout\ : std_logic;
SIGNAL \ID|register_array[25][30]~regout\ : std_logic;
SIGNAL \ID|Mux33~3_combout\ : std_logic;
SIGNAL \ID|register_array[28][30]~regout\ : std_logic;
SIGNAL \ID|register_array[16][30]~regout\ : std_logic;
SIGNAL \ID|register_array[24][30]~regout\ : std_logic;
SIGNAL \ID|Mux33~4_combout\ : std_logic;
SIGNAL \ID|Mux33~5_combout\ : std_logic;
SIGNAL \ID|Mux33~6_combout\ : std_logic;
SIGNAL \ID|register_array[18][30]~regout\ : std_logic;
SIGNAL \ID|register_array[26][30]~regout\ : std_logic;
SIGNAL \ID|Mux33~0_combout\ : std_logic;
SIGNAL \ID|Mux33~1_combout\ : std_logic;
SIGNAL \ID|Mux33~9_combout\ : std_logic;
SIGNAL \ID|Mux33~20_combout\ : std_logic;
SIGNAL \ID|register_array~36_combout\ : std_logic;
SIGNAL \ID|register_array[23][29]~regout\ : std_logic;
SIGNAL \ID|register_array[31][29]~regout\ : std_logic;
SIGNAL \ID|register_array[19][29]~regout\ : std_logic;
SIGNAL \ID|register_array[27][29]~regout\ : std_logic;
SIGNAL \ID|Mux34~7_combout\ : std_logic;
SIGNAL \ID|Mux34~8_combout\ : std_logic;
SIGNAL \ID|register_array[30][29]~regout\ : std_logic;
SIGNAL \ID|register_array[18][29]~regout\ : std_logic;
SIGNAL \ID|Mux34~2_combout\ : std_logic;
SIGNAL \ID|Mux34~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][29]~regout\ : std_logic;
SIGNAL \ID|register_array[28][29]~regout\ : std_logic;
SIGNAL \ID|register_array[16][29]~regout\ : std_logic;
SIGNAL \ID|register_array[20][29]~regout\ : std_logic;
SIGNAL \ID|Mux34~4_combout\ : std_logic;
SIGNAL \ID|Mux34~5_combout\ : std_logic;
SIGNAL \ID|Mux34~6_combout\ : std_logic;
SIGNAL \ID|Mux34~9_combout\ : std_logic;
SIGNAL \ID|Mux34~13_combout\ : std_logic;
SIGNAL \ID|register_array[2][29]~regout\ : std_logic;
SIGNAL \ID|Mux34~14_combout\ : std_logic;
SIGNAL \ID|Mux34~15_combout\ : std_logic;
SIGNAL \ID|Mux34~16_combout\ : std_logic;
SIGNAL \ID|Mux34~10_combout\ : std_logic;
SIGNAL \ID|register_array[7][29]~regout\ : std_logic;
SIGNAL \ID|Mux34~11_combout\ : std_logic;
SIGNAL \ID|Mux34~19_combout\ : std_logic;
SIGNAL \ID|Mux34~20_combout\ : std_logic;
SIGNAL \ID|register_array~37_combout\ : std_logic;
SIGNAL \ID|register_array[31][28]~regout\ : std_logic;
SIGNAL \ID|register_array[27][28]~regout\ : std_logic;
SIGNAL \ID|Mux35~8_combout\ : std_logic;
SIGNAL \ID|register_array[28][28]~regout\ : std_logic;
SIGNAL \ID|Mux35~4_combout\ : std_logic;
SIGNAL \ID|Mux35~5_combout\ : std_logic;
SIGNAL \ID|Mux35~6_combout\ : std_logic;
SIGNAL \ID|Mux35~9_combout\ : std_logic;
SIGNAL \ID|Mux35~20_combout\ : std_logic;
SIGNAL \ID|register_array~39_combout\ : std_logic;
SIGNAL \ID|register_array[5][26]~regout\ : std_logic;
SIGNAL \ID|register_array[7][26]~regout\ : std_logic;
SIGNAL \ID|Mux37~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][26]~regout\ : std_logic;
SIGNAL \ID|register_array[1][26]~regout\ : std_logic;
SIGNAL \ID|Mux37~14_combout\ : std_logic;
SIGNAL \ID|Mux37~15_combout\ : std_logic;
SIGNAL \ID|Mux37~16_combout\ : std_logic;
SIGNAL \ID|register_array[10][26]~regout\ : std_logic;
SIGNAL \ID|register_array[11][26]~regout\ : std_logic;
SIGNAL \ID|Mux37~11_combout\ : std_logic;
SIGNAL \ID|Mux37~19_combout\ : std_logic;
SIGNAL \ID|Mux37~20_combout\ : std_logic;
SIGNAL \EXE|Add1~87_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[25]~25_combout\ : std_logic;
SIGNAL \ID|register_array~40_combout\ : std_logic;
SIGNAL \ID|register_array[2][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][25]~regout\ : std_logic;
SIGNAL \ID|register_array[1][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~15_combout\ : std_logic;
SIGNAL \ID|Mux38~16_combout\ : std_logic;
SIGNAL \ID|register_array[6][25]~regout\ : std_logic;
SIGNAL \ID|register_array[7][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~11_combout\ : std_logic;
SIGNAL \ID|Mux38~19_combout\ : std_logic;
SIGNAL \ID|register_array[16][25]~regout\ : std_logic;
SIGNAL \ID|register_array[20][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][25]~regout\ : std_logic;
SIGNAL \ID|register_array[24][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~5_combout\ : std_logic;
SIGNAL \ID|register_array[18][25]~regout\ : std_logic;
SIGNAL \ID|register_array[22][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~2_combout\ : std_logic;
SIGNAL \ID|register_array[26][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~3_combout\ : std_logic;
SIGNAL \ID|Mux38~6_combout\ : std_logic;
SIGNAL \ID|register_array[17][25]~regout\ : std_logic;
SIGNAL \ID|register_array[25][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][25]~regout\ : std_logic;
SIGNAL \ID|Mux38~1_combout\ : std_logic;
SIGNAL \ID|Mux38~9_combout\ : std_logic;
SIGNAL \ID|Mux38~20_combout\ : std_logic;
SIGNAL \ID|register_array~41_combout\ : std_logic;
SIGNAL \ID|register_array[3][24]~regout\ : std_logic;
SIGNAL \ID|register_array[2][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~15_combout\ : std_logic;
SIGNAL \ID|register_array[4][24]~regout\ : std_logic;
SIGNAL \ID|register_array[6][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~13_combout\ : std_logic;
SIGNAL \ID|Mux39~16_combout\ : std_logic;
SIGNAL \ID|register_array[8][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][24]~regout\ : std_logic;
SIGNAL \ID|register_array[10][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~11_combout\ : std_logic;
SIGNAL \ID|register_array[14][24]~regout\ : std_logic;
SIGNAL \ID|register_array[12][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~18_combout\ : std_logic;
SIGNAL \ID|Mux39~19_combout\ : std_logic;
SIGNAL \ID|Mux39~0_combout\ : std_logic;
SIGNAL \ID|register_array[22][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~1_combout\ : std_logic;
SIGNAL \ID|register_array[31][24]~regout\ : std_logic;
SIGNAL \ID|register_array[19][24]~regout\ : std_logic;
SIGNAL \ID|Mux39~7_combout\ : std_logic;
SIGNAL \ID|Mux39~8_combout\ : std_logic;
SIGNAL \ID|Mux39~9_combout\ : std_logic;
SIGNAL \ID|Mux39~20_combout\ : std_logic;
SIGNAL \EXE|Add1~83_combout\ : std_logic;
SIGNAL \ID|register_array[14][23]~regout\ : std_logic;
SIGNAL \ID|register_array[12][23]~regout\ : std_logic;
SIGNAL \ID|register_array[13][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~17_combout\ : std_logic;
SIGNAL \ID|Mux8~18_combout\ : std_logic;
SIGNAL \ID|register_array[6][23]~regout\ : std_logic;
SIGNAL \ID|register_array[5][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~10_combout\ : std_logic;
SIGNAL \ID|Mux8~11_combout\ : std_logic;
SIGNAL \ID|register_array[1][23]~regout\ : std_logic;
SIGNAL \ID|register_array[2][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~14_combout\ : std_logic;
SIGNAL \ID|Mux8~15_combout\ : std_logic;
SIGNAL \ID|register_array[10][23]~regout\ : std_logic;
SIGNAL \ID|register_array[8][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~12_combout\ : std_logic;
SIGNAL \ID|register_array[9][23]~regout\ : std_logic;
SIGNAL \ID|register_array[11][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~13_combout\ : std_logic;
SIGNAL \ID|Mux8~16_combout\ : std_logic;
SIGNAL \ID|Mux8~19_combout\ : std_logic;
SIGNAL \ID|register_array[18][23]~regout\ : std_logic;
SIGNAL \ID|register_array[22][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~2_combout\ : std_logic;
SIGNAL \ID|register_array[26][23]~regout\ : std_logic;
SIGNAL \ID|register_array[30][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~3_combout\ : std_logic;
SIGNAL \ID|register_array[16][23]~regout\ : std_logic;
SIGNAL \ID|register_array[20][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~4_combout\ : std_logic;
SIGNAL \ID|register_array[24][23]~regout\ : std_logic;
SIGNAL \ID|register_array[28][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~5_combout\ : std_logic;
SIGNAL \ID|Mux8~6_combout\ : std_logic;
SIGNAL \ID|register_array[17][23]~regout\ : std_logic;
SIGNAL \ID|register_array[25][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][23]~regout\ : std_logic;
SIGNAL \ID|register_array[21][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~1_combout\ : std_logic;
SIGNAL \ID|register_array[23][23]~regout\ : std_logic;
SIGNAL \ID|register_array[31][23]~regout\ : std_logic;
SIGNAL \ID|Mux8~8_combout\ : std_logic;
SIGNAL \ID|Mux8~9_combout\ : std_logic;
SIGNAL \ID|Mux8~20_combout\ : std_logic;
SIGNAL \EXE|Add1~126_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[23]~23_combout\ : std_logic;
SIGNAL \ID|register_array~42_combout\ : std_logic;
SIGNAL \ID|register_array[15][23]~regout\ : std_logic;
SIGNAL \ID|Mux40~18_combout\ : std_logic;
SIGNAL \ID|Mux40~12_combout\ : std_logic;
SIGNAL \ID|Mux40~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][23]~regout\ : std_logic;
SIGNAL \ID|Mux40~14_combout\ : std_logic;
SIGNAL \ID|Mux40~15_combout\ : std_logic;
SIGNAL \ID|Mux40~16_combout\ : std_logic;
SIGNAL \ID|register_array[4][23]~regout\ : std_logic;
SIGNAL \ID|Mux40~10_combout\ : std_logic;
SIGNAL \ID|register_array[7][23]~regout\ : std_logic;
SIGNAL \ID|Mux40~11_combout\ : std_logic;
SIGNAL \ID|Mux40~19_combout\ : std_logic;
SIGNAL \ID|Mux40~4_combout\ : std_logic;
SIGNAL \ID|Mux40~5_combout\ : std_logic;
SIGNAL \ID|Mux40~3_combout\ : std_logic;
SIGNAL \ID|Mux40~6_combout\ : std_logic;
SIGNAL \ID|Mux40~0_combout\ : std_logic;
SIGNAL \ID|Mux40~1_combout\ : std_logic;
SIGNAL \ID|Mux40~9_combout\ : std_logic;
SIGNAL \ID|Mux40~20_combout\ : std_logic;
SIGNAL \ID|register_array~43_combout\ : std_logic;
SIGNAL \ID|register_array[5][22]~regout\ : std_logic;
SIGNAL \ID|register_array[7][22]~regout\ : std_logic;
SIGNAL \ID|Mux41~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][22]~regout\ : std_logic;
SIGNAL \ID|register_array[2][22]~regout\ : std_logic;
SIGNAL \ID|Mux41~15_combout\ : std_logic;
SIGNAL \ID|Mux41~16_combout\ : std_logic;
SIGNAL \ID|register_array[8][22]~regout\ : std_logic;
SIGNAL \ID|Mux41~10_combout\ : std_logic;
SIGNAL \ID|register_array[11][22]~regout\ : std_logic;
SIGNAL \ID|Mux41~11_combout\ : std_logic;
SIGNAL \ID|register_array[15][22]~regout\ : std_logic;
SIGNAL \ID|register_array[13][22]~regout\ : std_logic;
SIGNAL \ID|Mux41~18_combout\ : std_logic;
SIGNAL \ID|Mux41~19_combout\ : std_logic;
SIGNAL \ID|register_array[31][22]~regout\ : std_logic;
SIGNAL \ID|register_array[19][22]~regout\ : std_logic;
SIGNAL \ID|register_array[23][22]~regout\ : std_logic;
SIGNAL \ID|Mux41~7_combout\ : std_logic;
SIGNAL \ID|Mux41~8_combout\ : std_logic;
SIGNAL \ID|register_array[30][22]~regout\ : std_logic;
SIGNAL \ID|register_array[18][22]~regout\ : std_logic;
SIGNAL \ID|register_array[26][22]~regout\ : std_logic;
SIGNAL \ID|Mux41~0_combout\ : std_logic;
SIGNAL \ID|Mux41~1_combout\ : std_logic;
SIGNAL \ID|Mux41~9_combout\ : std_logic;
SIGNAL \ID|Mux41~20_combout\ : std_logic;
SIGNAL \ID|register_array~44_combout\ : std_logic;
SIGNAL \ID|register_array[17][21]~regout\ : std_logic;
SIGNAL \ID|Mux42~0_combout\ : std_logic;
SIGNAL \ID|Mux42~1_combout\ : std_logic;
SIGNAL \ID|register_array[23][21]~regout\ : std_logic;
SIGNAL \ID|register_array[31][21]~regout\ : std_logic;
SIGNAL \ID|register_array[19][21]~regout\ : std_logic;
SIGNAL \ID|Mux42~7_combout\ : std_logic;
SIGNAL \ID|Mux42~8_combout\ : std_logic;
SIGNAL \ID|register_array[18][21]~regout\ : std_logic;
SIGNAL \ID|Mux42~2_combout\ : std_logic;
SIGNAL \ID|Mux42~3_combout\ : std_logic;
SIGNAL \ID|Mux42~4_combout\ : std_logic;
SIGNAL \ID|Mux42~5_combout\ : std_logic;
SIGNAL \ID|Mux42~6_combout\ : std_logic;
SIGNAL \ID|Mux42~9_combout\ : std_logic;
SIGNAL \ID|Mux42~18_combout\ : std_logic;
SIGNAL \ID|Mux42~11_combout\ : std_logic;
SIGNAL \ID|Mux42~15_combout\ : std_logic;
SIGNAL \ID|Mux42~12_combout\ : std_logic;
SIGNAL \ID|Mux42~13_combout\ : std_logic;
SIGNAL \ID|Mux42~16_combout\ : std_logic;
SIGNAL \ID|Mux42~19_combout\ : std_logic;
SIGNAL \ID|Mux42~20_combout\ : std_logic;
SIGNAL \ID|register_array~45_combout\ : std_logic;
SIGNAL \ID|register_array[17][20]~regout\ : std_logic;
SIGNAL \ID|register_array[21][20]~regout\ : std_logic;
SIGNAL \ID|Mux43~2_combout\ : std_logic;
SIGNAL \ID|register_array[29][20]~regout\ : std_logic;
SIGNAL \ID|register_array[25][20]~regout\ : std_logic;
SIGNAL \ID|Mux43~3_combout\ : std_logic;
SIGNAL \ID|Mux43~6_combout\ : std_logic;
SIGNAL \ID|register_array[31][20]~regout\ : std_logic;
SIGNAL \ID|Mux43~7_combout\ : std_logic;
SIGNAL \ID|Mux43~8_combout\ : std_logic;
SIGNAL \ID|Mux43~9_combout\ : std_logic;
SIGNAL \ID|Mux43~20_combout\ : std_logic;
SIGNAL \EXE|Binput[19]~84_combout\ : std_logic;
SIGNAL \EXE|Add1~122_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[19]~19_combout\ : std_logic;
SIGNAL \ID|register_array~46_combout\ : std_logic;
SIGNAL \ID|register_array[27][19]~regout\ : std_logic;
SIGNAL \ID|Mux44~7_combout\ : std_logic;
SIGNAL \ID|Mux44~8_combout\ : std_logic;
SIGNAL \ID|Mux44~4_combout\ : std_logic;
SIGNAL \ID|register_array[28][19]~regout\ : std_logic;
SIGNAL \ID|Mux44~5_combout\ : std_logic;
SIGNAL \ID|register_array[18][19]~regout\ : std_logic;
SIGNAL \ID|Mux44~2_combout\ : std_logic;
SIGNAL \ID|register_array[30][19]~regout\ : std_logic;
SIGNAL \ID|register_array[26][19]~regout\ : std_logic;
SIGNAL \ID|Mux44~3_combout\ : std_logic;
SIGNAL \ID|Mux44~6_combout\ : std_logic;
SIGNAL \ID|Mux44~9_combout\ : std_logic;
SIGNAL \ID|Mux44~14_combout\ : std_logic;
SIGNAL \ID|Mux44~15_combout\ : std_logic;
SIGNAL \ID|Mux44~12_combout\ : std_logic;
SIGNAL \ID|Mux44~13_combout\ : std_logic;
SIGNAL \ID|Mux44~16_combout\ : std_logic;
SIGNAL \ID|register_array[12][19]~regout\ : std_logic;
SIGNAL \ID|Mux44~17_combout\ : std_logic;
SIGNAL \ID|Mux44~18_combout\ : std_logic;
SIGNAL \ID|Mux44~19_combout\ : std_logic;
SIGNAL \ID|Mux44~20_combout\ : std_logic;
SIGNAL \ID|register_array~47_combout\ : std_logic;
SIGNAL \ID|register_array[13][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~17_combout\ : std_logic;
SIGNAL \ID|Mux45~18_combout\ : std_logic;
SIGNAL \ID|register_array[11][18]~regout\ : std_logic;
SIGNAL \ID|register_array[8][18]~regout\ : std_logic;
SIGNAL \ID|register_array[9][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~10_combout\ : std_logic;
SIGNAL \ID|Mux45~11_combout\ : std_logic;
SIGNAL \ID|register_array[3][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~15_combout\ : std_logic;
SIGNAL \ID|register_array[4][18]~regout\ : std_logic;
SIGNAL \ID|register_array[6][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~12_combout\ : std_logic;
SIGNAL \ID|Mux45~13_combout\ : std_logic;
SIGNAL \ID|Mux45~16_combout\ : std_logic;
SIGNAL \ID|Mux45~19_combout\ : std_logic;
SIGNAL \ID|register_array[16][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~4_combout\ : std_logic;
SIGNAL \ID|Mux45~5_combout\ : std_logic;
SIGNAL \ID|Mux45~3_combout\ : std_logic;
SIGNAL \ID|Mux45~6_combout\ : std_logic;
SIGNAL \ID|Mux45~8_combout\ : std_logic;
SIGNAL \ID|register_array[18][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~0_combout\ : std_logic;
SIGNAL \ID|register_array[22][18]~regout\ : std_logic;
SIGNAL \ID|Mux45~1_combout\ : std_logic;
SIGNAL \ID|Mux45~9_combout\ : std_logic;
SIGNAL \ID|Mux45~20_combout\ : std_logic;
SIGNAL \ID|register_array~38_combout\ : std_logic;
SIGNAL \ID|register_array[21][27]~regout\ : std_logic;
SIGNAL \ID|register_array[17][27]~regout\ : std_logic;
SIGNAL \ID|register_array[25][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~0_combout\ : std_logic;
SIGNAL \ID|Mux36~1_combout\ : std_logic;
SIGNAL \ID|register_array[19][27]~regout\ : std_logic;
SIGNAL \ID|register_array[27][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~7_combout\ : std_logic;
SIGNAL \ID|register_array[31][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~8_combout\ : std_logic;
SIGNAL \ID|Mux36~9_combout\ : std_logic;
SIGNAL \ID|register_array[2][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~14_combout\ : std_logic;
SIGNAL \ID|register_array[3][27]~regout\ : std_logic;
SIGNAL \ID|register_array[1][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~15_combout\ : std_logic;
SIGNAL \ID|Mux36~16_combout\ : std_logic;
SIGNAL \ID|register_array[7][27]~regout\ : std_logic;
SIGNAL \ID|register_array[4][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~10_combout\ : std_logic;
SIGNAL \ID|Mux36~11_combout\ : std_logic;
SIGNAL \ID|register_array[12][27]~regout\ : std_logic;
SIGNAL \ID|register_array[13][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][27]~regout\ : std_logic;
SIGNAL \ID|register_array[14][27]~regout\ : std_logic;
SIGNAL \ID|Mux36~18_combout\ : std_logic;
SIGNAL \ID|Mux36~19_combout\ : std_logic;
SIGNAL \ID|Mux36~20_combout\ : std_logic;
SIGNAL \EXE|Add1~7_combout\ : std_logic;
SIGNAL \EXE|Add1~91_combout\ : std_logic;
SIGNAL \ID|register_array[28][27]~regout\ : std_logic;
SIGNAL \ID|register_array[24][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~5_combout\ : std_logic;
SIGNAL \ID|Mux4~6_combout\ : std_logic;
SIGNAL \ID|register_array[23][27]~regout\ : std_logic;
SIGNAL \ID|Mux4~8_combout\ : std_logic;
SIGNAL \ID|Mux4~9_combout\ : std_logic;
SIGNAL \ID|Mux4~20_combout\ : std_logic;
SIGNAL \EXE|Binput[27]~92_combout\ : std_logic;
SIGNAL \EXE|Add1~130_combout\ : std_logic;
SIGNAL \EXE|Add1~160_combout\ : std_logic;
SIGNAL \EXE|Binput[29]~94_combout\ : std_logic;
SIGNAL \EXE|Add1~132_combout\ : std_logic;
SIGNAL \EXE|Add1~95_combout\ : std_logic;
SIGNAL \EXE|Add1~162_combout\ : std_logic;
SIGNAL \EXE|Equal0~3_combout\ : std_logic;
SIGNAL \EXE|Binput[0]~65_combout\ : std_logic;
SIGNAL \EXE|Add1~102_combout\ : std_logic;
SIGNAL \EXE|Add1~103_combout\ : std_logic;
SIGNAL \EXE|Equal0~5_combout\ : std_logic;
SIGNAL \EXE|Add1~139_combout\ : std_logic;
SIGNAL \EXE|Add1~138_combout\ : std_logic;
SIGNAL \EXE|Equal0~7_combout\ : std_logic;
SIGNAL \EXE|Add1~142_combout\ : std_logic;
SIGNAL \EXE|Add1~141_combout\ : std_logic;
SIGNAL \EXE|Add1~51_combout\ : std_logic;
SIGNAL \EXE|Add1~140_combout\ : std_logic;
SIGNAL \EXE|Equal0~6_combout\ : std_logic;
SIGNAL \EXE|Equal0~8_combout\ : std_logic;
SIGNAL \EXE|Add1~163_combout\ : std_logic;
SIGNAL \EXE|Equal0~9_combout\ : std_logic;
SIGNAL \EXE|Binput[26]~91_combout\ : std_logic;
SIGNAL \ID|register_array[30][26]~regout\ : std_logic;
SIGNAL \ID|register_array[22][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~1_combout\ : std_logic;
SIGNAL \ID|register_array[31][26]~regout\ : std_logic;
SIGNAL \ID|register_array[27][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~8_combout\ : std_logic;
SIGNAL \ID|Mux5~9_combout\ : std_logic;
SIGNAL \ID|register_array[15][26]~regout\ : std_logic;
SIGNAL \ID|register_array[13][26]~regout\ : std_logic;
SIGNAL \ID|register_array[12][26]~regout\ : std_logic;
SIGNAL \ID|register_array[14][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~17_combout\ : std_logic;
SIGNAL \ID|Mux5~18_combout\ : std_logic;
SIGNAL \ID|register_array[6][26]~regout\ : std_logic;
SIGNAL \ID|register_array[4][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~12_combout\ : std_logic;
SIGNAL \ID|Mux5~13_combout\ : std_logic;
SIGNAL \ID|Mux5~14_combout\ : std_logic;
SIGNAL \ID|register_array[2][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~15_combout\ : std_logic;
SIGNAL \ID|Mux5~16_combout\ : std_logic;
SIGNAL \ID|register_array[9][26]~regout\ : std_logic;
SIGNAL \ID|Mux5~10_combout\ : std_logic;
SIGNAL \ID|Mux5~11_combout\ : std_logic;
SIGNAL \ID|Mux5~19_combout\ : std_logic;
SIGNAL \ID|Mux5~20_combout\ : std_logic;
SIGNAL \EXE|Add1~129_combout\ : std_logic;
SIGNAL \EXE|Add1~159_combout\ : std_logic;
SIGNAL \EXE|Add1~157_combout\ : std_logic;
SIGNAL \EXE|Add1~156_combout\ : std_logic;
SIGNAL \EXE|Equal0~1_combout\ : std_logic;
SIGNAL \EXE|Equal0~10_combout\ : std_logic;
SIGNAL \EXE|Add0~1_combout\ : std_logic;
SIGNAL \EXE|Add0~2_combout\ : std_logic;
SIGNAL \EXE|Add1~101_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[0]~0_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[1]~1_combout\ : std_logic;
SIGNAL \EXE|Add1~113_combout\ : std_logic;
SIGNAL \EXE|Add1~57_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[10]~10_combout\ : std_logic;
SIGNAL \EXE|Add1~65_combout\ : std_logic;
SIGNAL \EXE|Binput[14]~79_combout\ : std_logic;
SIGNAL \EXE|Add1~117_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[14]~14_combout\ : std_logic;
SIGNAL \EXE|Add1~71_combout\ : std_logic;
SIGNAL \EXE|Add1~120_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[17]~17_combout\ : std_logic;
SIGNAL \EXE|Add1~81_combout\ : std_logic;
SIGNAL \EXE|Binput[22]~87_combout\ : std_logic;
SIGNAL \ID|register_array[10][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~11_combout\ : std_logic;
SIGNAL \ID|register_array[12][22]~regout\ : std_logic;
SIGNAL \ID|register_array[14][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~17_combout\ : std_logic;
SIGNAL \ID|Mux9~18_combout\ : std_logic;
SIGNAL \ID|Mux9~19_combout\ : std_logic;
SIGNAL \ID|register_array[22][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~1_combout\ : std_logic;
SIGNAL \ID|register_array[27][22]~regout\ : std_logic;
SIGNAL \ID|Mux9~7_combout\ : std_logic;
SIGNAL \ID|Mux9~8_combout\ : std_logic;
SIGNAL \ID|Mux9~9_combout\ : std_logic;
SIGNAL \ID|Mux9~20_combout\ : std_logic;
SIGNAL \EXE|Add1~125_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[22]~22_combout\ : std_logic;
SIGNAL \EXE|Add1~89_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[26]~26_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[27]~27_combout\ : std_logic;
SIGNAL \EXE|Binput[28]~93_combout\ : std_logic;
SIGNAL \EXE|Add1~131_combout\ : std_logic;
SIGNAL \EXE|Add1~93_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[28]~28_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[29]~29_combout\ : std_logic;
SIGNAL \ID|register_array[2][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~14_combout\ : std_logic;
SIGNAL \ID|Mux26~15_combout\ : std_logic;
SIGNAL \ID|register_array[9][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~12_combout\ : std_logic;
SIGNAL \ID|Mux26~13_combout\ : std_logic;
SIGNAL \ID|Mux26~16_combout\ : std_logic;
SIGNAL \ID|register_array[6][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~11_combout\ : std_logic;
SIGNAL \ID|Mux26~19_combout\ : std_logic;
SIGNAL \ID|register_array[22][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~2_combout\ : std_logic;
SIGNAL \ID|register_array[26][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][5]~regout\ : std_logic;
SIGNAL \ID|register_array[28][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~5_combout\ : std_logic;
SIGNAL \ID|Mux26~6_combout\ : std_logic;
SIGNAL \ID|Mux26~0_combout\ : std_logic;
SIGNAL \ID|register_array[21][5]~regout\ : std_logic;
SIGNAL \ID|Mux26~1_combout\ : std_logic;
SIGNAL \ID|Mux26~9_combout\ : std_logic;
SIGNAL \ID|Mux26~20_combout\ : std_logic;
SIGNAL \ID|register_array[23][25]~regout\ : std_logic;
SIGNAL \ID|register_array[31][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~8_combout\ : std_logic;
SIGNAL \ID|Mux6~5_combout\ : std_logic;
SIGNAL \ID|register_array[30][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~2_combout\ : std_logic;
SIGNAL \ID|Mux6~3_combout\ : std_logic;
SIGNAL \ID|Mux6~6_combout\ : std_logic;
SIGNAL \ID|Mux6~9_combout\ : std_logic;
SIGNAL \ID|register_array[15][25]~regout\ : std_logic;
SIGNAL \ID|register_array[14][25]~regout\ : std_logic;
SIGNAL \ID|register_array[13][25]~regout\ : std_logic;
SIGNAL \ID|register_array[12][25]~regout\ : std_logic;
SIGNAL \ID|Mux6~17_combout\ : std_logic;
SIGNAL \ID|Mux6~18_combout\ : std_logic;
SIGNAL \ID|Mux6~11_combout\ : std_logic;
SIGNAL \ID|Mux6~14_combout\ : std_logic;
SIGNAL \ID|Mux6~15_combout\ : std_logic;
SIGNAL \ID|Mux6~16_combout\ : std_logic;
SIGNAL \ID|Mux6~19_combout\ : std_logic;
SIGNAL \ID|Mux6~20_combout\ : std_logic;
SIGNAL \ID|Mux0~17_combout\ : std_logic;
SIGNAL \ID|Mux0~18_combout\ : std_logic;
SIGNAL \ID|Mux0~13_combout\ : std_logic;
SIGNAL \ID|Mux0~14_combout\ : std_logic;
SIGNAL \ID|Mux0~15_combout\ : std_logic;
SIGNAL \ID|Mux0~16_combout\ : std_logic;
SIGNAL \ID|Mux0~19_combout\ : std_logic;
SIGNAL \ID|register_array[23][31]~regout\ : std_logic;
SIGNAL \ID|register_array[19][31]~regout\ : std_logic;
SIGNAL \ID|register_array[27][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~7_combout\ : std_logic;
SIGNAL \ID|Mux0~8_combout\ : std_logic;
SIGNAL \ID|register_array[26][31]~regout\ : std_logic;
SIGNAL \ID|register_array[30][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~3_combout\ : std_logic;
SIGNAL \ID|register_array[24][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~4_combout\ : std_logic;
SIGNAL \ID|Mux0~5_combout\ : std_logic;
SIGNAL \ID|Mux0~6_combout\ : std_logic;
SIGNAL \ID|register_array[25][31]~regout\ : std_logic;
SIGNAL \ID|register_array[17][31]~regout\ : std_logic;
SIGNAL \ID|Mux0~0_combout\ : std_logic;
SIGNAL \ID|Mux0~1_combout\ : std_logic;
SIGNAL \ID|Mux0~9_combout\ : std_logic;
SIGNAL \ID|Mux0~20_combout\ : std_logic;
SIGNAL \write_data_out~0_combout\ : std_logic;
SIGNAL \write_data_out~5_combout\ : std_logic;
SIGNAL \write_data_out~6_combout\ : std_logic;
SIGNAL \write_data_out~7_combout\ : std_logic;
SIGNAL \write_data_out~8_combout\ : std_logic;
SIGNAL \write_data_out~9_combout\ : std_logic;
SIGNAL \EXE|Add1~143_combout\ : std_logic;
SIGNAL \write_data_out~10_combout\ : std_logic;
SIGNAL \write_data_out~11_combout\ : std_logic;
SIGNAL \write_data_out~12_combout\ : std_logic;
SIGNAL \write_data_out~13_combout\ : std_logic;
SIGNAL \EXE|Add1~147_combout\ : std_logic;
SIGNAL \write_data_out~14_combout\ : std_logic;
SIGNAL \EXE|Add1~148_combout\ : std_logic;
SIGNAL \write_data_out~15_combout\ : std_logic;
SIGNAL \EXE|Add1~149_combout\ : std_logic;
SIGNAL \write_data_out~16_combout\ : std_logic;
SIGNAL \EXE|Add1~150_combout\ : std_logic;
SIGNAL \write_data_out~17_combout\ : std_logic;
SIGNAL \EXE|Add1~151_combout\ : std_logic;
SIGNAL \write_data_out~18_combout\ : std_logic;
SIGNAL \EXE|Add1~75_combout\ : std_logic;
SIGNAL \EXE|Add1~152_combout\ : std_logic;
SIGNAL \write_data_out~19_combout\ : std_logic;
SIGNAL \EXE|Add1~153_combout\ : std_logic;
SIGNAL \write_data_out~20_combout\ : std_logic;
SIGNAL \EXE|Add1~154_combout\ : std_logic;
SIGNAL \write_data_out~21_combout\ : std_logic;
SIGNAL \EXE|Add1~155_combout\ : std_logic;
SIGNAL \write_data_out~22_combout\ : std_logic;
SIGNAL \write_data_out~23_combout\ : std_logic;
SIGNAL \write_data_out~24_combout\ : std_logic;
SIGNAL \EXE|Binput[25]~90_combout\ : std_logic;
SIGNAL \EXE|Add1~128_combout\ : std_logic;
SIGNAL \EXE|Add1~158_combout\ : std_logic;
SIGNAL \write_data_out~25_combout\ : std_logic;
SIGNAL \write_data_out~26_combout\ : std_logic;
SIGNAL \write_data_out~27_combout\ : std_logic;
SIGNAL \EXE|Add1~161_combout\ : std_logic;
SIGNAL \write_data_out~28_combout\ : std_logic;
SIGNAL \write_data_out~29_combout\ : std_logic;
SIGNAL \write_data_out~30_combout\ : std_logic;
SIGNAL \write_data_out~31_combout\ : std_logic;
SIGNAL \CTL|Equal2~0_combout\ : std_logic;
SIGNAL \MEM|data_memory|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EXE|ALU_ctl\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IFE|PC\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ALT_INV_clock~clkctrl_outclk\ : std_logic;

BEGIN

PC <= ww_PC;
ALU_result_out <= ww_ALU_result_out;
read_data_1_out <= ww_read_data_1_out;
read_data_2_out <= ww_read_data_2_out;
write_data_out <= ww_write_data_out;
Instruction_out <= ww_Instruction_out;
Branch_out <= ww_Branch_out;
Zero_out <= ww_Zero_out;
Memwrite_out <= ww_Memwrite_out;
Regwrite_out <= ww_Regwrite_out;
ww_reset <= reset;
ww_clock <= clock;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\IFE|inst_memory|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\EXE|Add0~9_combout\ & \EXE|Add0~8_combout\ & \EXE|Add0~7_combout\ & \EXE|Add0~6_combout\ & \EXE|Add0~5_combout\ & \EXE|Add0~4_combout\ & \EXE|Add0~3_combout\ & \EXE|Add0~2_combout\);

\IFE|inst_memory|auto_generated|q_a\(1) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\IFE|inst_memory|auto_generated|q_a\(2) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\IFE|inst_memory|auto_generated|q_a\(15) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);
\IFE|inst_memory|auto_generated|q_a\(16) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(3);
\IFE|inst_memory|auto_generated|q_a\(17) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(4);
\IFE|inst_memory|auto_generated|q_a\(18) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(5);
\IFE|inst_memory|auto_generated|q_a\(19) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(6);
\IFE|inst_memory|auto_generated|q_a\(21) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(7);
\IFE|inst_memory|auto_generated|q_a\(22) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(8);
\IFE|inst_memory|auto_generated|q_a\(23) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(9);
\IFE|inst_memory|auto_generated|q_a\(24) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(10);
\IFE|inst_memory|auto_generated|q_a\(25) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(11);
\IFE|inst_memory|auto_generated|q_a\(26) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(12);
\IFE|inst_memory|auto_generated|q_a\(27) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(13);
\IFE|inst_memory|auto_generated|q_a\(28) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(14);
\IFE|inst_memory|auto_generated|q_a\(29) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(15);
\IFE|inst_memory|auto_generated|q_a\(30) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(16);
\IFE|inst_memory|auto_generated|q_a\(31) <= \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\(17);

\IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EXE|Add0~9_combout\ & \EXE|Add0~8_combout\ & \EXE|Add0~7_combout\ & \EXE|Add0~6_combout\ & \EXE|Add0~5_combout\ & \EXE|Add0~4_combout\ & \EXE|Add0~3_combout\ & \EXE|Add0~2_combout\);

\IFE|inst_memory|auto_generated|q_a\(0) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\IFE|inst_memory|auto_generated|q_a\(3) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\IFE|inst_memory|auto_generated|q_a\(4) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\IFE|inst_memory|auto_generated|q_a\(5) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\IFE|inst_memory|auto_generated|q_a\(6) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\IFE|inst_memory|auto_generated|q_a\(7) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\IFE|inst_memory|auto_generated|q_a\(8) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\IFE|inst_memory|auto_generated|q_a\(9) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\IFE|inst_memory|auto_generated|q_a\(10) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\IFE|inst_memory|auto_generated|q_a\(11) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\IFE|inst_memory|auto_generated|q_a\(12) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\IFE|inst_memory|auto_generated|q_a\(13) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\IFE|inst_memory|auto_generated|q_a\(14) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\IFE|inst_memory|auto_generated|q_a\(20) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\ID|Mux46~20_combout\ & \ID|Mux47~20_combout\ & \ID|Mux48~20_combout\ & \ID|Mux49~20_combout\ & \ID|Mux50~20_combout\ & \ID|Mux51~20_combout\ & \ID|Mux52~20_combout\ & \ID|Mux53~20_combout\
& \ID|Mux54~20_combout\ & \ID|Mux55~20_combout\ & \ID|Mux56~20_combout\ & \ID|Mux57~20_combout\ & \ID|Mux58~20_combout\ & \ID|Mux59~20_combout\ & \ID|Mux60~20_combout\ & \ID|Mux61~20_combout\ & \ID|Mux62~20_combout\ & \ID|Mux63~20_combout\);

\MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EXE|ALU_Result[9]~9_combout\ & \EXE|ALU_Result[8]~8_combout\ & \EXE|ALU_Result[7]~7_combout\ & \EXE|ALU_Result[6]~6_combout\ & \EXE|ALU_Result[5]~5_combout\ & \EXE|ALU_Result[4]~4_combout\
& \EXE|ALU_Result[3]~3_combout\ & \EXE|ALU_Result[2]~2_combout\);

\MEM|data_memory|auto_generated|q_a\(0) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\MEM|data_memory|auto_generated|q_a\(1) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\MEM|data_memory|auto_generated|q_a\(2) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\MEM|data_memory|auto_generated|q_a\(3) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\MEM|data_memory|auto_generated|q_a\(4) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\MEM|data_memory|auto_generated|q_a\(5) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\MEM|data_memory|auto_generated|q_a\(6) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\MEM|data_memory|auto_generated|q_a\(7) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\MEM|data_memory|auto_generated|q_a\(8) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\MEM|data_memory|auto_generated|q_a\(9) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\MEM|data_memory|auto_generated|q_a\(10) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\MEM|data_memory|auto_generated|q_a\(11) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\MEM|data_memory|auto_generated|q_a\(12) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\MEM|data_memory|auto_generated|q_a\(13) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\MEM|data_memory|auto_generated|q_a\(14) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\MEM|data_memory|auto_generated|q_a\(15) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\MEM|data_memory|auto_generated|q_a\(16) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\MEM|data_memory|auto_generated|q_a\(17) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\MEM|data_memory|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\ID|Mux32~20_combout\ & \ID|Mux33~20_combout\ & \ID|Mux34~20_combout\ & \ID|Mux35~20_combout\ & \ID|Mux36~20_combout\ & \ID|Mux37~20_combout\ & \ID|Mux38~20_combout\ & 
\ID|Mux39~20_combout\ & \ID|Mux40~20_combout\ & \ID|Mux41~20_combout\ & \ID|Mux42~20_combout\ & \ID|Mux43~20_combout\ & \ID|Mux44~20_combout\ & \ID|Mux45~20_combout\);

\MEM|data_memory|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\EXE|ALU_Result[9]~9_combout\ & \EXE|ALU_Result[8]~8_combout\ & \EXE|ALU_Result[7]~7_combout\ & \EXE|ALU_Result[6]~6_combout\ & \EXE|ALU_Result[5]~5_combout\ & \EXE|ALU_Result[4]~4_combout\
& \EXE|ALU_Result[3]~3_combout\ & \EXE|ALU_Result[2]~2_combout\);

\MEM|data_memory|auto_generated|q_a\(18) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\MEM|data_memory|auto_generated|q_a\(19) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\MEM|data_memory|auto_generated|q_a\(20) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\MEM|data_memory|auto_generated|q_a\(21) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\MEM|data_memory|auto_generated|q_a\(22) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\MEM|data_memory|auto_generated|q_a\(23) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\MEM|data_memory|auto_generated|q_a\(24) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\MEM|data_memory|auto_generated|q_a\(25) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\MEM|data_memory|auto_generated|q_a\(26) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\MEM|data_memory|auto_generated|q_a\(27) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\MEM|data_memory|auto_generated|q_a\(28) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\MEM|data_memory|auto_generated|q_a\(29) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\MEM|data_memory|auto_generated|q_a\(30) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\MEM|data_memory|auto_generated|q_a\(31) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock~combout\);
\ALT_INV_clock~clkctrl_outclk\ <= NOT \clock~clkctrl_outclk\;

-- Location: LCCOMB_X23_Y14_N18
\EXE|Add1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~37_combout\ = (\EXE|Add1~34_combout\ & ((\ID|Mux31~20_combout\ & (\EXE|Add1~36_cout\ & VCC)) # (!\ID|Mux31~20_combout\ & (!\EXE|Add1~36_cout\)))) # (!\EXE|Add1~34_combout\ & ((\ID|Mux31~20_combout\ & (!\EXE|Add1~36_cout\)) # 
-- (!\ID|Mux31~20_combout\ & ((\EXE|Add1~36_cout\) # (GND)))))
-- \EXE|Add1~38\ = CARRY((\EXE|Add1~34_combout\ & (!\ID|Mux31~20_combout\ & !\EXE|Add1~36_cout\)) # (!\EXE|Add1~34_combout\ & ((!\EXE|Add1~36_cout\) # (!\ID|Mux31~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~34_combout\,
	datab => \ID|Mux31~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~36_cout\,
	combout => \EXE|Add1~37_combout\,
	cout => \EXE|Add1~38\);

-- Location: LCCOMB_X23_Y13_N16
\EXE|Add1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~67_combout\ = ((\EXE|Add1~19_combout\ $ (\ID|Mux16~20_combout\ $ (!\EXE|Add1~66\)))) # (GND)
-- \EXE|Add1~68\ = CARRY((\EXE|Add1~19_combout\ & ((\ID|Mux16~20_combout\) # (!\EXE|Add1~66\))) # (!\EXE|Add1~19_combout\ & (\ID|Mux16~20_combout\ & !\EXE|Add1~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~19_combout\,
	datab => \ID|Mux16~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~66\,
	combout => \EXE|Add1~67_combout\,
	cout => \EXE|Add1~68\);

-- Location: LCCOMB_X23_Y13_N22
\EXE|Add1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~73_combout\ = (\EXE|Add1~16_combout\ & ((\ID|Mux13~20_combout\ & (\EXE|Add1~72\ & VCC)) # (!\ID|Mux13~20_combout\ & (!\EXE|Add1~72\)))) # (!\EXE|Add1~16_combout\ & ((\ID|Mux13~20_combout\ & (!\EXE|Add1~72\)) # (!\ID|Mux13~20_combout\ & 
-- ((\EXE|Add1~72\) # (GND)))))
-- \EXE|Add1~74\ = CARRY((\EXE|Add1~16_combout\ & (!\ID|Mux13~20_combout\ & !\EXE|Add1~72\)) # (!\EXE|Add1~16_combout\ & ((!\EXE|Add1~72\) # (!\ID|Mux13~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~16_combout\,
	datab => \ID|Mux13~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~72\,
	combout => \EXE|Add1~73_combout\,
	cout => \EXE|Add1~74\);

-- Location: LCCOMB_X23_Y12_N14
\EXE|Add1~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~97_combout\ = (\ID|Mux1~20_combout\ & ((\EXE|Add1~4_combout\ & (\EXE|Add1~96\ & VCC)) # (!\EXE|Add1~4_combout\ & (!\EXE|Add1~96\)))) # (!\ID|Mux1~20_combout\ & ((\EXE|Add1~4_combout\ & (!\EXE|Add1~96\)) # (!\EXE|Add1~4_combout\ & 
-- ((\EXE|Add1~96\) # (GND)))))
-- \EXE|Add1~98\ = CARRY((\ID|Mux1~20_combout\ & (!\EXE|Add1~4_combout\ & !\EXE|Add1~96\)) # (!\ID|Mux1~20_combout\ & ((!\EXE|Add1~96\) # (!\EXE|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~20_combout\,
	datab => \EXE|Add1~4_combout\,
	datad => VCC,
	cin => \EXE|Add1~96\,
	combout => \EXE|Add1~97_combout\,
	cout => \EXE|Add1~98\);

-- Location: M4K_X17_Y17
\MEM|data_memory|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A000000000000000009000000000000000008000000000000000007000000000000000006000000000000000005000000000000000004000000000000000003000000000000000002000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \CTL|Equal2~0_combout\,
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portadatain => \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y10_N14
\EXE|Add_Result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[0]~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(0) & (\IFE|PC_plus_4_out[2]~0_combout\ $ (VCC))) # (!\IFE|inst_memory|auto_generated|q_a\(0) & (\IFE|PC_plus_4_out[2]~0_combout\ & VCC))
-- \EXE|Add_Result[0]~1\ = CARRY((\IFE|inst_memory|auto_generated|q_a\(0) & \IFE|PC_plus_4_out[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(0),
	datab => \IFE|PC_plus_4_out[2]~0_combout\,
	datad => VCC,
	combout => \EXE|Add_Result[0]~0_combout\,
	cout => \EXE|Add_Result[0]~1\);

-- Location: LCCOMB_X21_Y10_N16
\EXE|Add_Result[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[1]~2_combout\ = (\IFE|PC_plus_4_out[3]~2_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(1) & (\EXE|Add_Result[0]~1\ & VCC)) # (!\IFE|inst_memory|auto_generated|q_a\(1) & (!\EXE|Add_Result[0]~1\)))) # (!\IFE|PC_plus_4_out[3]~2_combout\ & 
-- ((\IFE|inst_memory|auto_generated|q_a\(1) & (!\EXE|Add_Result[0]~1\)) # (!\IFE|inst_memory|auto_generated|q_a\(1) & ((\EXE|Add_Result[0]~1\) # (GND)))))
-- \EXE|Add_Result[1]~3\ = CARRY((\IFE|PC_plus_4_out[3]~2_combout\ & (!\IFE|inst_memory|auto_generated|q_a\(1) & !\EXE|Add_Result[0]~1\)) # (!\IFE|PC_plus_4_out[3]~2_combout\ & ((!\EXE|Add_Result[0]~1\) # (!\IFE|inst_memory|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[3]~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(1),
	datad => VCC,
	cin => \EXE|Add_Result[0]~1\,
	combout => \EXE|Add_Result[1]~2_combout\,
	cout => \EXE|Add_Result[1]~3\);

-- Location: LCCOMB_X21_Y10_N20
\EXE|Add_Result[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[3]~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(3) & ((\IFE|PC_plus_4_out[5]~6_combout\ & (\EXE|Add_Result[2]~5\ & VCC)) # (!\IFE|PC_plus_4_out[5]~6_combout\ & (!\EXE|Add_Result[2]~5\)))) # (!\IFE|inst_memory|auto_generated|q_a\(3) & 
-- ((\IFE|PC_plus_4_out[5]~6_combout\ & (!\EXE|Add_Result[2]~5\)) # (!\IFE|PC_plus_4_out[5]~6_combout\ & ((\EXE|Add_Result[2]~5\) # (GND)))))
-- \EXE|Add_Result[3]~7\ = CARRY((\IFE|inst_memory|auto_generated|q_a\(3) & (!\IFE|PC_plus_4_out[5]~6_combout\ & !\EXE|Add_Result[2]~5\)) # (!\IFE|inst_memory|auto_generated|q_a\(3) & ((!\EXE|Add_Result[2]~5\) # (!\IFE|PC_plus_4_out[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(3),
	datab => \IFE|PC_plus_4_out[5]~6_combout\,
	datad => VCC,
	cin => \EXE|Add_Result[2]~5\,
	combout => \EXE|Add_Result[3]~6_combout\,
	cout => \EXE|Add_Result[3]~7\);

-- Location: LCCOMB_X22_Y10_N22
\IFE|PC_plus_4_out[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[6]~8_combout\ = (\IFE|PC\(6) & (\IFE|PC_plus_4_out[5]~7\ $ (GND))) # (!\IFE|PC\(6) & (!\IFE|PC_plus_4_out[5]~7\ & VCC))
-- \IFE|PC_plus_4_out[6]~9\ = CARRY((\IFE|PC\(6) & !\IFE|PC_plus_4_out[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(6),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[5]~7\,
	combout => \IFE|PC_plus_4_out[6]~8_combout\,
	cout => \IFE|PC_plus_4_out[6]~9\);

-- Location: LCCOMB_X22_Y10_N26
\IFE|PC_plus_4_out[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[8]~12_combout\ = (\IFE|PC\(8) & (\IFE|PC_plus_4_out[7]~11\ $ (GND))) # (!\IFE|PC\(8) & (!\IFE|PC_plus_4_out[7]~11\ & VCC))
-- \IFE|PC_plus_4_out[8]~13\ = CARRY((\IFE|PC\(8) & !\IFE|PC_plus_4_out[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC\(8),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[7]~11\,
	combout => \IFE|PC_plus_4_out[8]~12_combout\,
	cout => \IFE|PC_plus_4_out[8]~13\);

-- Location: LCFF_X23_Y15_N9
\ID|register_array[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][31]~regout\);

-- Location: LCFF_X23_Y15_N19
\ID|register_array[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][31]~regout\);

-- Location: LCCOMB_X23_Y15_N8
\ID|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][31]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[18][31]~regout\,
	datac => \ID|register_array[22][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux0~2_combout\);

-- Location: LCFF_X15_Y13_N9
\ID|register_array[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][31]~regout\);

-- Location: LCFF_X29_Y16_N1
\ID|register_array[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][31]~regout\);

-- Location: LCCOMB_X29_Y16_N0
\ID|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[5][31]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][31]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux0~10_combout\);

-- Location: LCCOMB_X30_Y16_N0
\ID|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux0~10_combout\ & (\ID|register_array[7][31]~regout\)) # (!\ID|Mux0~10_combout\ & ((\ID|register_array[6][31]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][31]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][31]~regout\,
	datad => \ID|Mux0~10_combout\,
	combout => \ID|Mux0~11_combout\);

-- Location: LCFF_X15_Y15_N1
\ID|register_array[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][31]~regout\);

-- Location: LCFF_X15_Y16_N27
\ID|register_array[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][31]~regout\);

-- Location: LCCOMB_X15_Y15_N0
\ID|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[10][31]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][31]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][31]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux0~12_combout\);

-- Location: LCCOMB_X18_Y12_N26
\ID|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][31]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[17][31]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[25][31]~regout\,
	datac => \ID|register_array[17][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux32~0_combout\);

-- Location: LCCOMB_X23_Y15_N18
\ID|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][31]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[18][31]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[22][31]~regout\,
	datac => \ID|register_array[18][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux32~2_combout\);

-- Location: LCCOMB_X24_Y13_N18
\ID|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~3_combout\ = (\ID|Mux32~2_combout\ & (((\ID|register_array[30][31]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux32~2_combout\ & (\ID|register_array[26][31]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][31]~regout\,
	datab => \ID|Mux32~2_combout\,
	datac => \ID|register_array[30][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux32~3_combout\);

-- Location: LCCOMB_X16_Y13_N2
\ID|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][31]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[19][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][31]~regout\,
	datad => \ID|register_array[27][31]~regout\,
	combout => \ID|Mux32~7_combout\);

-- Location: LCCOMB_X15_Y13_N8
\ID|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~8_combout\ = (\ID|Mux32~7_combout\ & (((\ID|register_array[31][31]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux32~7_combout\ & (\ID|register_array[23][31]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~7_combout\,
	datab => \ID|register_array[23][31]~regout\,
	datac => \ID|register_array[31][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux32~8_combout\);

-- Location: LCCOMB_X15_Y16_N26
\ID|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][31]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[10][31]~regout\,
	datac => \ID|register_array[8][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux32~12_combout\);

-- Location: LCCOMB_X27_Y13_N10
\EXE|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~2_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[31]~64_combout\ & ((\ID|Mux0~20_combout\) # (\EXE|ALU_ctl[0]~0_combout\))) # (!\EXE|Binput[31]~64_combout\ & (\ID|Mux0~20_combout\ & \EXE|ALU_ctl[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \EXE|Binput[31]~64_combout\,
	datac => \ID|Mux0~20_combout\,
	datad => \EXE|ALU_ctl[0]~0_combout\,
	combout => \EXE|Add1~2_combout\);

-- Location: LCCOMB_X22_Y20_N0
\ID|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[26][30]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[18][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[26][30]~regout\,
	datad => \ID|register_array[18][30]~regout\,
	combout => \ID|Mux1~0_combout\);

-- Location: LCFF_X19_Y12_N21
\ID|register_array[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][30]~regout\);

-- Location: LCFF_X18_Y12_N13
\ID|register_array[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][30]~regout\);

-- Location: LCCOMB_X19_Y12_N20
\ID|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[21][30]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[17][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[21][30]~regout\,
	datad => \ID|register_array[17][30]~regout\,
	combout => \ID|Mux1~2_combout\);

-- Location: LCCOMB_X18_Y12_N18
\ID|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux1~2_combout\ & (\ID|register_array[29][30]~regout\)) # (!\ID|Mux1~2_combout\ & ((\ID|register_array[25][30]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][30]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][30]~regout\,
	datad => \ID|Mux1~2_combout\,
	combout => \ID|Mux1~3_combout\);

-- Location: LCFF_X25_Y17_N1
\ID|register_array[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][30]~regout\);

-- Location: LCCOMB_X30_Y17_N0
\ID|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][30]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[16][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][30]~regout\,
	datad => \ID|register_array[16][30]~regout\,
	combout => \ID|Mux1~4_combout\);

-- Location: LCCOMB_X25_Y17_N0
\ID|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~5_combout\ = (\ID|Mux1~4_combout\ & ((\ID|register_array[28][30]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux1~4_combout\ & (((\ID|register_array[20][30]~regout\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][30]~regout\,
	datab => \ID|Mux1~4_combout\,
	datac => \ID|register_array[20][30]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux1~5_combout\);

-- Location: LCCOMB_X18_Y12_N6
\ID|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux1~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux1~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux1~5_combout\,
	combout => \ID|Mux1~6_combout\);

-- Location: LCFF_X15_Y13_N19
\ID|register_array[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][30]~regout\);

-- Location: LCFF_X18_Y16_N13
\ID|register_array[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][30]~regout\);

-- Location: LCFF_X19_Y16_N31
\ID|register_array[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][30]~regout\);

-- Location: LCFF_X19_Y16_N1
\ID|register_array[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][30]~regout\);

-- Location: LCCOMB_X19_Y16_N30
\ID|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[14][30]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[12][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[14][30]~regout\,
	datad => \ID|register_array[12][30]~regout\,
	combout => \ID|Mux1~17_combout\);

-- Location: LCFF_X22_Y16_N27
\ID|register_array[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][30]~regout\);

-- Location: LCCOMB_X18_Y16_N12
\ID|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux1~17_combout\ & (\ID|register_array[15][30]~regout\)) # (!\ID|Mux1~17_combout\ & ((\ID|register_array[13][30]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][30]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[13][30]~regout\,
	datad => \ID|Mux1~17_combout\,
	combout => \ID|Mux1~18_combout\);

-- Location: LCCOMB_X18_Y12_N12
\ID|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[21][30]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[17][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][30]~regout\,
	datad => \ID|register_array[21][30]~regout\,
	combout => \ID|Mux33~2_combout\);

-- Location: LCCOMB_X16_Y13_N30
\ID|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[23][30]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[19][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][30]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][30]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux33~7_combout\);

-- Location: LCCOMB_X15_Y13_N18
\ID|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux33~7_combout\ & ((\ID|register_array[31][30]~regout\))) # (!\ID|Mux33~7_combout\ & (\ID|register_array[27][30]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][30]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][30]~regout\,
	datad => \ID|Mux33~7_combout\,
	combout => \ID|Mux33~8_combout\);

-- Location: LCCOMB_X15_Y16_N6
\ID|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][30]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][30]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[9][30]~regout\,
	datac => \ID|register_array[8][30]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux33~10_combout\);

-- Location: LCCOMB_X18_Y16_N28
\ID|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux33~10_combout\ & (\ID|register_array[11][30]~regout\)) # (!\ID|Mux33~10_combout\ & ((\ID|register_array[10][30]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux33~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux33~10_combout\,
	datac => \ID|register_array[11][30]~regout\,
	datad => \ID|register_array[10][30]~regout\,
	combout => \ID|Mux33~11_combout\);

-- Location: LCCOMB_X30_Y16_N30
\ID|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[6][30]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[4][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][30]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][30]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux33~12_combout\);

-- Location: LCCOMB_X31_Y16_N18
\ID|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~13_combout\ = (\ID|Mux33~12_combout\ & (((\ID|register_array[7][30]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux33~12_combout\ & (\ID|register_array[5][30]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][30]~regout\,
	datab => \ID|Mux33~12_combout\,
	datac => \ID|register_array[7][30]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux33~13_combout\);

-- Location: LCCOMB_X19_Y16_N28
\ID|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|register_array[1][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|register_array[1][30]~regout\,
	combout => \ID|Mux33~14_combout\);

-- Location: LCCOMB_X21_Y16_N10
\ID|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux33~14_combout\ & ((\ID|register_array[3][30]~regout\))) # (!\ID|Mux33~14_combout\ & (\ID|register_array[2][30]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][30]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][30]~regout\,
	datad => \ID|Mux33~14_combout\,
	combout => \ID|Mux33~15_combout\);

-- Location: LCCOMB_X18_Y16_N30
\ID|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19)) # (\ID|Mux33~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux33~15_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~15_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|Mux33~13_combout\,
	combout => \ID|Mux33~16_combout\);

-- Location: LCCOMB_X19_Y16_N0
\ID|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[14][30]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[12][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][30]~regout\,
	datad => \ID|register_array[14][30]~regout\,
	combout => \ID|Mux33~17_combout\);

-- Location: LCCOMB_X22_Y16_N26
\ID|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux33~17_combout\ & ((\ID|register_array[15][30]~regout\))) # (!\ID|Mux33~17_combout\ & (\ID|register_array[13][30]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][30]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[15][30]~regout\,
	datad => \ID|Mux33~17_combout\,
	combout => \ID|Mux33~18_combout\);

-- Location: LCCOMB_X18_Y16_N24
\ID|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux33~16_combout\ & ((\ID|Mux33~18_combout\))) # (!\ID|Mux33~16_combout\ & (\ID|Mux33~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux33~11_combout\,
	datac => \ID|Mux33~18_combout\,
	datad => \ID|Mux33~16_combout\,
	combout => \ID|Mux33~19_combout\);

-- Location: LCFF_X26_Y15_N9
\ID|register_array[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][29]~regout\);

-- Location: LCFF_X25_Y15_N9
\ID|register_array[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][29]~regout\);

-- Location: LCFF_X26_Y15_N27
\ID|register_array[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][29]~regout\);

-- Location: LCCOMB_X25_Y15_N8
\ID|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][29]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][29]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][29]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux2~0_combout\);

-- Location: LCFF_X25_Y15_N11
\ID|register_array[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][29]~regout\);

-- Location: LCCOMB_X26_Y15_N8
\ID|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux2~0_combout\ & ((\ID|register_array[29][29]~regout\))) # (!\ID|Mux2~0_combout\ & (\ID|register_array[21][29]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux2~0_combout\,
	datac => \ID|register_array[21][29]~regout\,
	datad => \ID|register_array[29][29]~regout\,
	combout => \ID|Mux2~1_combout\);

-- Location: LCFF_X22_Y13_N25
\ID|register_array[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][29]~regout\);

-- Location: LCFF_X23_Y15_N13
\ID|register_array[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][29]~regout\);

-- Location: LCCOMB_X23_Y15_N12
\ID|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][29]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[18][29]~regout\,
	datac => \ID|register_array[22][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux2~2_combout\);

-- Location: LCCOMB_X22_Y13_N24
\ID|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~3_combout\ = (\ID|Mux2~2_combout\ & (((\ID|register_array[30][29]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux2~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][29]~regout\,
	datad => \ID|register_array[30][29]~regout\,
	combout => \ID|Mux2~3_combout\);

-- Location: LCCOMB_X29_Y17_N8
\ID|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[20][29]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[16][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][29]~regout\,
	datad => \ID|register_array[16][29]~regout\,
	combout => \ID|Mux2~4_combout\);

-- Location: LCCOMB_X30_Y17_N28
\ID|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~5_combout\ = (\ID|Mux2~4_combout\ & (((\ID|register_array[28][29]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux2~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][29]~regout\,
	datad => \ID|register_array[28][29]~regout\,
	combout => \ID|Mux2~5_combout\);

-- Location: LCCOMB_X23_Y15_N0
\ID|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|Mux2~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux2~5_combout\ & (!\IFE|inst_memory|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux2~3_combout\,
	combout => \ID|Mux2~6_combout\);

-- Location: LCCOMB_X27_Y16_N12
\ID|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[27][29]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[19][29]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[19][29]~regout\,
	datac => \ID|register_array[27][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux2~7_combout\);

-- Location: LCCOMB_X16_Y13_N24
\ID|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~8_combout\ = (\ID|Mux2~7_combout\ & ((\ID|register_array[31][29]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux2~7_combout\ & (((\ID|register_array[23][29]~regout\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~7_combout\,
	datab => \ID|register_array[31][29]~regout\,
	datac => \ID|register_array[23][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux2~8_combout\);

-- Location: LCCOMB_X23_Y15_N10
\ID|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~9_combout\ = (\ID|Mux2~6_combout\ & (((\ID|Mux2~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux2~6_combout\ & (\ID|Mux2~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~1_combout\,
	datab => \ID|Mux2~6_combout\,
	datac => \ID|Mux2~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux2~9_combout\);

-- Location: LCFF_X16_Y15_N1
\ID|register_array[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][29]~regout\);

-- Location: LCFF_X15_Y16_N3
\ID|register_array[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][29]~regout\);

-- Location: LCCOMB_X16_Y15_N0
\ID|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[10][29]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][29]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux2~12_combout\);

-- Location: LCCOMB_X22_Y16_N20
\ID|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux2~14_combout\);

-- Location: LCFF_X23_Y16_N19
\ID|register_array[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][29]~regout\);

-- Location: LCCOMB_X26_Y15_N26
\ID|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][29]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][29]~regout\,
	datad => \ID|register_array[25][29]~regout\,
	combout => \ID|Mux34~0_combout\);

-- Location: LCCOMB_X25_Y15_N10
\ID|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~1_combout\ = (\ID|Mux34~0_combout\ & (((\ID|register_array[29][29]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux34~0_combout\ & (\ID|register_array[21][29]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~0_combout\,
	datab => \ID|register_array[21][29]~regout\,
	datac => \ID|register_array[29][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux34~1_combout\);

-- Location: LCCOMB_X15_Y16_N2
\ID|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][29]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[10][29]~regout\,
	datac => \ID|register_array[8][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux34~12_combout\);

-- Location: LCCOMB_X23_Y16_N18
\ID|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[13][29]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[12][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][29]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux34~17_combout\);

-- Location: LCCOMB_X22_Y16_N6
\ID|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~18_combout\ = (\ID|Mux34~17_combout\ & (((\ID|register_array[15][29]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux34~17_combout\ & (\ID|register_array[14][29]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~17_combout\,
	datab => \ID|register_array[14][29]~regout\,
	datac => \ID|register_array[15][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux34~18_combout\);

-- Location: LCCOMB_X22_Y12_N12
\EXE|Add1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~5_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux34~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \ID|Mux34~20_combout\,
	combout => \EXE|Add1~5_combout\);

-- Location: LCFF_X25_Y15_N29
\ID|register_array[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][28]~regout\);

-- Location: LCFF_X26_Y15_N29
\ID|register_array[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][28]~regout\);

-- Location: LCFF_X26_Y15_N31
\ID|register_array[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][28]~regout\);

-- Location: LCCOMB_X26_Y15_N28
\ID|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[21][28]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[17][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[21][28]~regout\,
	datad => \ID|register_array[17][28]~regout\,
	combout => \ID|Mux3~2_combout\);

-- Location: LCFF_X25_Y15_N31
\ID|register_array[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][28]~regout\);

-- Location: LCCOMB_X25_Y15_N28
\ID|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux3~2_combout\ & (\ID|register_array[29][28]~regout\)) # (!\ID|Mux3~2_combout\ & ((\ID|register_array[25][28]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[29][28]~regout\,
	datac => \ID|register_array[25][28]~regout\,
	datad => \ID|Mux3~2_combout\,
	combout => \ID|Mux3~3_combout\);

-- Location: LCFF_X16_Y13_N29
\ID|register_array[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][28]~regout\);

-- Location: LCFF_X16_Y13_N7
\ID|register_array[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][28]~regout\);

-- Location: LCCOMB_X16_Y13_N28
\ID|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][28]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[19][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][28]~regout\,
	datad => \ID|register_array[19][28]~regout\,
	combout => \ID|Mux3~7_combout\);

-- Location: LCCOMB_X16_Y14_N8
\ID|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~8_combout\ = (\ID|Mux3~7_combout\ & ((\ID|register_array[31][28]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux3~7_combout\ & (((\ID|register_array[27][28]~regout\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~7_combout\,
	datab => \ID|register_array[31][28]~regout\,
	datac => \ID|register_array[27][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux3~8_combout\);

-- Location: LCFF_X16_Y16_N11
\ID|register_array[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][28]~regout\);

-- Location: LCFF_X21_Y15_N25
\ID|register_array[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][28]~regout\);

-- Location: LCCOMB_X21_Y15_N24
\ID|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[1][28]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[1][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux3~14_combout\);

-- Location: LCCOMB_X22_Y20_N14
\ID|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[26][28]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[18][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][28]~regout\,
	datad => \ID|register_array[26][28]~regout\,
	combout => \ID|Mux35~0_combout\);

-- Location: LCCOMB_X20_Y16_N10
\ID|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux35~0_combout\ & (\ID|register_array[30][28]~regout\)) # (!\ID|Mux35~0_combout\ & ((\ID|register_array[22][28]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[30][28]~regout\,
	datac => \ID|register_array[22][28]~regout\,
	datad => \ID|Mux35~0_combout\,
	combout => \ID|Mux35~1_combout\);

-- Location: LCCOMB_X26_Y15_N30
\ID|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[21][28]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[17][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][28]~regout\,
	datad => \ID|register_array[21][28]~regout\,
	combout => \ID|Mux35~2_combout\);

-- Location: LCCOMB_X25_Y15_N30
\ID|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux35~2_combout\ & ((\ID|register_array[29][28]~regout\))) # (!\ID|Mux35~2_combout\ & (\ID|register_array[25][28]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[25][28]~regout\,
	datac => \ID|register_array[29][28]~regout\,
	datad => \ID|Mux35~2_combout\,
	combout => \ID|Mux35~3_combout\);

-- Location: LCCOMB_X16_Y13_N6
\ID|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[23][28]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[19][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][28]~regout\,
	datad => \ID|register_array[23][28]~regout\,
	combout => \ID|Mux35~7_combout\);

-- Location: LCCOMB_X15_Y16_N14
\ID|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][28]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][28]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[9][28]~regout\,
	datac => \ID|register_array[8][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux35~10_combout\);

-- Location: LCCOMB_X16_Y16_N10
\ID|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~11_combout\ = (\ID|Mux35~10_combout\ & (((\ID|register_array[11][28]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux35~10_combout\ & (\ID|register_array[10][28]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~10_combout\,
	datab => \ID|register_array[10][28]~regout\,
	datac => \ID|register_array[11][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux35~11_combout\);

-- Location: LCCOMB_X30_Y16_N18
\ID|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][28]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[4][28]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][28]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux35~12_combout\);

-- Location: LCCOMB_X31_Y16_N8
\ID|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~13_combout\ = (\ID|Mux35~12_combout\ & (((\ID|register_array[7][28]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux35~12_combout\ & (\ID|register_array[5][28]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][28]~regout\,
	datab => \ID|Mux35~12_combout\,
	datac => \ID|register_array[7][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux35~13_combout\);

-- Location: LCCOMB_X22_Y15_N0
\ID|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|register_array[1][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[1][28]~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux35~14_combout\);

-- Location: LCCOMB_X21_Y16_N14
\ID|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux35~14_combout\ & ((\ID|register_array[3][28]~regout\))) # (!\ID|Mux35~14_combout\ & (\ID|register_array[2][28]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux35~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][28]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][28]~regout\,
	datad => \ID|Mux35~14_combout\,
	combout => \ID|Mux35~15_combout\);

-- Location: LCCOMB_X16_Y13_N16
\ID|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|Mux35~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- ((\ID|Mux35~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|Mux35~13_combout\,
	datad => \ID|Mux35~15_combout\,
	combout => \ID|Mux35~16_combout\);

-- Location: LCCOMB_X23_Y16_N22
\ID|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][28]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[12][28]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][28]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux35~17_combout\);

-- Location: LCCOMB_X20_Y16_N16
\ID|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux35~17_combout\ & ((\ID|register_array[15][28]~regout\))) # (!\ID|Mux35~17_combout\ & (\ID|register_array[13][28]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][28]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[15][28]~regout\,
	datad => \ID|Mux35~17_combout\,
	combout => \ID|Mux35~18_combout\);

-- Location: LCCOMB_X20_Y16_N24
\ID|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~19_combout\ = (\ID|Mux35~16_combout\ & (((\ID|Mux35~18_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux35~16_combout\ & (\ID|Mux35~11_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~16_combout\,
	datab => \ID|Mux35~11_combout\,
	datac => \ID|Mux35~18_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux35~19_combout\);

-- Location: LCCOMB_X22_Y12_N6
\EXE|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~6_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux35~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \ID|Mux35~20_combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~6_combout\);

-- Location: LCCOMB_X26_Y20_N8
\ID|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][27]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[17][27]~regout\,
	datac => \ID|register_array[25][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux4~0_combout\);

-- Location: LCFF_X21_Y12_N11
\ID|register_array[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][27]~regout\);

-- Location: LCCOMB_X21_Y12_N10
\ID|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux4~0_combout\ & ((\ID|register_array[29][27]~regout\))) # (!\ID|Mux4~0_combout\ & (\ID|register_array[21][27]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[21][27]~regout\,
	datac => \ID|register_array[29][27]~regout\,
	datad => \ID|Mux4~0_combout\,
	combout => \ID|Mux4~1_combout\);

-- Location: LCFF_X21_Y13_N9
\ID|register_array[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][27]~regout\);

-- Location: LCFF_X20_Y13_N9
\ID|register_array[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][27]~regout\);

-- Location: LCFF_X21_Y13_N3
\ID|register_array[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][27]~regout\);

-- Location: LCCOMB_X20_Y13_N8
\ID|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][27]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][27]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][27]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[22][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux4~2_combout\);

-- Location: LCFF_X22_Y13_N29
\ID|register_array[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][27]~regout\);

-- Location: LCCOMB_X21_Y13_N8
\ID|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux4~2_combout\ & ((\ID|register_array[30][27]~regout\))) # (!\ID|Mux4~2_combout\ & (\ID|register_array[26][27]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux4~2_combout\,
	datac => \ID|register_array[26][27]~regout\,
	datad => \ID|register_array[30][27]~regout\,
	combout => \ID|Mux4~3_combout\);

-- Location: LCFF_X29_Y17_N1
\ID|register_array[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][27]~regout\);

-- Location: LCFF_X30_Y17_N23
\ID|register_array[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][27]~regout\);

-- Location: LCCOMB_X29_Y17_N0
\ID|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[20][27]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[16][27]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][27]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux4~4_combout\);

-- Location: LCCOMB_X27_Y16_N6
\ID|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[27][27]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[19][27]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[19][27]~regout\,
	datac => \ID|register_array[27][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux4~7_combout\);

-- Location: LCFF_X30_Y16_N29
\ID|register_array[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][27]~regout\);

-- Location: LCFF_X31_Y16_N3
\ID|register_array[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][27]~regout\);

-- Location: LCCOMB_X31_Y16_N2
\ID|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][27]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][27]~regout\,
	datad => \ID|register_array[4][27]~regout\,
	combout => \ID|Mux4~10_combout\);

-- Location: LCCOMB_X30_Y16_N28
\ID|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux4~10_combout\ & (\ID|register_array[7][27]~regout\)) # (!\ID|Mux4~10_combout\ & ((\ID|register_array[6][27]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[7][27]~regout\,
	datac => \ID|register_array[6][27]~regout\,
	datad => \ID|Mux4~10_combout\,
	combout => \ID|Mux4~11_combout\);

-- Location: LCFF_X15_Y16_N9
\ID|register_array[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][27]~regout\);

-- Location: LCFF_X16_Y15_N3
\ID|register_array[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][27]~regout\);

-- Location: LCFF_X15_Y16_N11
\ID|register_array[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][27]~regout\);

-- Location: LCCOMB_X16_Y15_N2
\ID|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[10][27]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][27]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux4~12_combout\);

-- Location: LCFF_X16_Y16_N5
\ID|register_array[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][27]~regout\);

-- Location: LCCOMB_X15_Y16_N8
\ID|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~13_combout\ = (\ID|Mux4~12_combout\ & ((\ID|register_array[11][27]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux4~12_combout\ & (((\ID|register_array[9][27]~regout\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][27]~regout\,
	datab => \ID|Mux4~12_combout\,
	datac => \ID|register_array[9][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux4~13_combout\);

-- Location: LCCOMB_X22_Y16_N30
\ID|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux4~14_combout\);

-- Location: LCCOMB_X22_Y18_N28
\ID|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux4~14_combout\ & (\ID|register_array[3][27]~regout\)) # (!\ID|Mux4~14_combout\ & ((\ID|register_array[1][27]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[3][27]~regout\,
	datac => \ID|register_array[1][27]~regout\,
	datad => \ID|Mux4~14_combout\,
	combout => \ID|Mux4~15_combout\);

-- Location: LCCOMB_X15_Y16_N20
\ID|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux4~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux4~13_combout\,
	datad => \ID|Mux4~15_combout\,
	combout => \ID|Mux4~16_combout\);

-- Location: LCCOMB_X22_Y18_N6
\ID|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][27]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][27]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux4~17_combout\);

-- Location: LCCOMB_X23_Y16_N24
\ID|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~18_combout\ = (\ID|Mux4~17_combout\ & ((\ID|register_array[15][27]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux4~17_combout\ & (((\ID|register_array[14][27]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~17_combout\,
	datab => \ID|register_array[15][27]~regout\,
	datac => \ID|register_array[14][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux4~18_combout\);

-- Location: LCCOMB_X23_Y16_N4
\ID|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~19_combout\ = (\ID|Mux4~16_combout\ & ((\ID|Mux4~18_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux4~16_combout\ & (((\ID|Mux4~11_combout\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~18_combout\,
	datab => \ID|Mux4~11_combout\,
	datac => \ID|Mux4~16_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux4~19_combout\);

-- Location: LCCOMB_X21_Y13_N2
\ID|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][27]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[18][27]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][27]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux36~2_combout\);

-- Location: LCCOMB_X22_Y13_N28
\ID|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~3_combout\ = (\ID|Mux36~2_combout\ & (((\ID|register_array[30][27]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux36~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[26][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[30][27]~regout\,
	datad => \ID|register_array[26][27]~regout\,
	combout => \ID|Mux36~3_combout\);

-- Location: LCCOMB_X30_Y17_N22
\ID|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[20][27]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[16][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][27]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux36~4_combout\);

-- Location: LCCOMB_X29_Y17_N26
\ID|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux36~4_combout\ & ((\ID|register_array[28][27]~regout\))) # (!\ID|Mux36~4_combout\ & (\ID|register_array[24][27]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[24][27]~regout\,
	datac => \ID|register_array[28][27]~regout\,
	datad => \ID|Mux36~4_combout\,
	combout => \ID|Mux36~5_combout\);

-- Location: LCCOMB_X23_Y16_N6
\ID|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux36~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux36~5_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux36~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux36~6_combout\);

-- Location: LCCOMB_X15_Y16_N10
\ID|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][27]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[10][27]~regout\,
	datac => \ID|register_array[8][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux36~12_combout\);

-- Location: LCCOMB_X16_Y16_N4
\ID|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~13_combout\ = (\ID|Mux36~12_combout\ & (((\ID|register_array[11][27]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux36~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][27]~regout\,
	datad => \ID|register_array[9][27]~regout\,
	combout => \ID|Mux36~13_combout\);

-- Location: LCFF_X21_Y13_N13
\ID|register_array[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][26]~regout\);

-- Location: LCFF_X21_Y13_N31
\ID|register_array[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][26]~regout\);

-- Location: LCCOMB_X21_Y13_N12
\ID|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[26][26]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[18][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[26][26]~regout\,
	datad => \ID|register_array[18][26]~regout\,
	combout => \ID|Mux5~0_combout\);

-- Location: LCFF_X26_Y13_N25
\ID|register_array[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][26]~regout\);

-- Location: LCFF_X26_Y15_N11
\ID|register_array[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][26]~regout\);

-- Location: LCFF_X26_Y15_N21
\ID|register_array[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][26]~regout\);

-- Location: LCCOMB_X26_Y15_N10
\ID|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[21][26]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[17][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][26]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[21][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux5~2_combout\);

-- Location: LCFF_X26_Y13_N11
\ID|register_array[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][26]~regout\);

-- Location: LCCOMB_X26_Y13_N24
\ID|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux5~2_combout\ & (\ID|register_array[29][26]~regout\)) # (!\ID|Mux5~2_combout\ & ((\ID|register_array[25][26]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[29][26]~regout\,
	datac => \ID|register_array[25][26]~regout\,
	datad => \ID|Mux5~2_combout\,
	combout => \ID|Mux5~3_combout\);

-- Location: LCFF_X27_Y13_N13
\ID|register_array[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][26]~regout\);

-- Location: LCFF_X30_Y17_N17
\ID|register_array[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][26]~regout\);

-- Location: LCFF_X30_Y17_N27
\ID|register_array[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][26]~regout\);

-- Location: LCCOMB_X30_Y17_N16
\ID|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][26]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[16][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][26]~regout\,
	datad => \ID|register_array[16][26]~regout\,
	combout => \ID|Mux5~4_combout\);

-- Location: LCFF_X27_Y13_N7
\ID|register_array[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][26]~regout\);

-- Location: LCCOMB_X27_Y13_N12
\ID|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux5~4_combout\ & ((\ID|register_array[28][26]~regout\))) # (!\ID|Mux5~4_combout\ & (\ID|register_array[20][26]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux5~4_combout\,
	datac => \ID|register_array[20][26]~regout\,
	datad => \ID|register_array[28][26]~regout\,
	combout => \ID|Mux5~5_combout\);

-- Location: LCCOMB_X26_Y13_N20
\ID|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|Mux5~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux5~5_combout\,
	datad => \ID|Mux5~3_combout\,
	combout => \ID|Mux5~6_combout\);

-- Location: LCFF_X15_Y13_N11
\ID|register_array[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][26]~regout\);

-- Location: LCFF_X18_Y13_N11
\ID|register_array[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][26]~regout\);

-- Location: LCCOMB_X15_Y13_N10
\ID|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[23][26]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[19][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][26]~regout\,
	datad => \ID|register_array[19][26]~regout\,
	combout => \ID|Mux5~7_combout\);

-- Location: LCFF_X15_Y16_N25
\ID|register_array[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][26]~regout\);

-- Location: LCCOMB_X21_Y13_N30
\ID|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[26][26]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[18][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][26]~regout\,
	datad => \ID|register_array[26][26]~regout\,
	combout => \ID|Mux37~0_combout\);

-- Location: LCCOMB_X26_Y13_N18
\ID|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux37~0_combout\ & (\ID|register_array[30][26]~regout\)) # (!\ID|Mux37~0_combout\ & ((\ID|register_array[22][26]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux37~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux37~0_combout\,
	datac => \ID|register_array[30][26]~regout\,
	datad => \ID|register_array[22][26]~regout\,
	combout => \ID|Mux37~1_combout\);

-- Location: LCCOMB_X26_Y15_N20
\ID|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[21][26]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[17][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][26]~regout\,
	datad => \ID|register_array[21][26]~regout\,
	combout => \ID|Mux37~2_combout\);

-- Location: LCCOMB_X26_Y13_N10
\ID|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux37~2_combout\ & ((\ID|register_array[29][26]~regout\))) # (!\ID|Mux37~2_combout\ & (\ID|register_array[25][26]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][26]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[29][26]~regout\,
	datad => \ID|Mux37~2_combout\,
	combout => \ID|Mux37~3_combout\);

-- Location: LCCOMB_X30_Y17_N26
\ID|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][26]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[16][26]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][26]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux37~4_combout\);

-- Location: LCCOMB_X27_Y13_N6
\ID|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux37~4_combout\ & ((\ID|register_array[28][26]~regout\))) # (!\ID|Mux37~4_combout\ & (\ID|register_array[20][26]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][26]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[28][26]~regout\,
	datad => \ID|Mux37~4_combout\,
	combout => \ID|Mux37~5_combout\);

-- Location: LCCOMB_X26_Y13_N12
\ID|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux37~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux37~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux37~5_combout\,
	combout => \ID|Mux37~6_combout\);

-- Location: LCCOMB_X18_Y13_N10
\ID|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][26]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][26]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][26]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux37~7_combout\);

-- Location: LCCOMB_X15_Y13_N12
\ID|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~8_combout\ = (\ID|Mux37~7_combout\ & (((\ID|register_array[31][26]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux37~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][26]~regout\,
	datad => \ID|register_array[27][26]~regout\,
	combout => \ID|Mux37~8_combout\);

-- Location: LCCOMB_X26_Y13_N6
\ID|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~9_combout\ = (\ID|Mux37~6_combout\ & (((\ID|Mux37~8_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux37~6_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux37~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~6_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux37~8_combout\,
	datad => \ID|Mux37~1_combout\,
	combout => \ID|Mux37~9_combout\);

-- Location: LCCOMB_X15_Y16_N24
\ID|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][26]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][26]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[9][26]~regout\,
	datac => \ID|register_array[8][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux37~10_combout\);

-- Location: LCCOMB_X30_Y16_N10
\ID|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][26]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[4][26]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][26]~regout\,
	datac => \ID|register_array[4][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux37~12_combout\);

-- Location: LCCOMB_X25_Y14_N16
\ID|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][26]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[12][26]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][26]~regout\,
	datac => \ID|register_array[12][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux37~17_combout\);

-- Location: LCCOMB_X24_Y15_N28
\ID|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~18_combout\ = (\ID|Mux37~17_combout\ & (((\ID|register_array[15][26]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux37~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[15][26]~regout\,
	datad => \ID|register_array[13][26]~regout\,
	combout => \ID|Mux37~18_combout\);

-- Location: LCFF_X26_Y15_N23
\ID|register_array[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][25]~regout\);

-- Location: LCCOMB_X25_Y15_N24
\ID|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[25][25]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][25]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][25]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux6~0_combout\);

-- Location: LCCOMB_X26_Y15_N22
\ID|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux6~0_combout\ & (\ID|register_array[29][25]~regout\)) # (!\ID|Mux6~0_combout\ & ((\ID|register_array[21][25]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[29][25]~regout\,
	datac => \ID|register_array[21][25]~regout\,
	datad => \ID|Mux6~0_combout\,
	combout => \ID|Mux6~1_combout\);

-- Location: LCCOMB_X29_Y17_N28
\ID|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[20][25]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[16][25]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][25]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux6~4_combout\);

-- Location: LCFF_X18_Y13_N5
\ID|register_array[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][25]~regout\);

-- Location: LCFF_X18_Y13_N7
\ID|register_array[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][25]~regout\);

-- Location: LCCOMB_X18_Y13_N4
\ID|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[27][25]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[19][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][25]~regout\,
	datad => \ID|register_array[19][25]~regout\,
	combout => \ID|Mux6~7_combout\);

-- Location: LCFF_X31_Y16_N27
\ID|register_array[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][25]~regout\);

-- Location: LCFF_X30_Y16_N15
\ID|register_array[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][25]~regout\);

-- Location: LCCOMB_X31_Y16_N26
\ID|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[5][25]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[4][25]~regout\,
	datac => \ID|register_array[5][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux6~10_combout\);

-- Location: LCFF_X16_Y16_N25
\ID|register_array[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][25]~regout\);

-- Location: LCFF_X16_Y15_N29
\ID|register_array[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][25]~regout\);

-- Location: LCFF_X15_Y16_N19
\ID|register_array[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][25]~regout\);

-- Location: LCCOMB_X16_Y15_N28
\ID|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[10][25]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][25]~regout\,
	datad => \ID|register_array[8][25]~regout\,
	combout => \ID|Mux6~12_combout\);

-- Location: LCFF_X16_Y16_N27
\ID|register_array[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][25]~regout\);

-- Location: LCCOMB_X16_Y16_N24
\ID|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux6~12_combout\ & ((\ID|register_array[11][25]~regout\))) # (!\ID|Mux6~12_combout\ & (\ID|register_array[9][25]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux6~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux6~12_combout\,
	datac => \ID|register_array[9][25]~regout\,
	datad => \ID|register_array[11][25]~regout\,
	combout => \ID|Mux6~13_combout\);

-- Location: LCCOMB_X18_Y13_N6
\ID|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[27][25]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[19][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][25]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux38~7_combout\);

-- Location: LCCOMB_X19_Y20_N24
\ID|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux38~7_combout\ & (\ID|register_array[31][25]~regout\)) # (!\ID|Mux38~7_combout\ & ((\ID|register_array[23][25]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux38~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux38~7_combout\,
	datac => \ID|register_array[31][25]~regout\,
	datad => \ID|register_array[23][25]~regout\,
	combout => \ID|Mux38~8_combout\);

-- Location: LCCOMB_X30_Y16_N14
\ID|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][25]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[4][25]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][25]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux38~10_combout\);

-- Location: LCCOMB_X15_Y16_N18
\ID|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[10][25]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[8][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[10][25]~regout\,
	datac => \ID|register_array[8][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux38~12_combout\);

-- Location: LCCOMB_X16_Y16_N26
\ID|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~13_combout\ = (\ID|Mux38~12_combout\ & (((\ID|register_array[11][25]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux38~12_combout\ & (\ID|register_array[9][25]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][25]~regout\,
	datab => \ID|Mux38~12_combout\,
	datac => \ID|register_array[11][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux38~13_combout\);

-- Location: LCCOMB_X25_Y14_N2
\ID|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][25]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[12][25]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][25]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux38~17_combout\);

-- Location: LCCOMB_X24_Y15_N26
\ID|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux38~17_combout\ & ((\ID|register_array[15][25]~regout\))) # (!\ID|Mux38~17_combout\ & (\ID|register_array[14][25]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux38~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][25]~regout\,
	datac => \ID|register_array[15][25]~regout\,
	datad => \ID|Mux38~17_combout\,
	combout => \ID|Mux38~18_combout\);

-- Location: LCFF_X25_Y15_N13
\ID|register_array[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][24]~regout\);

-- Location: LCFF_X26_Y15_N19
\ID|register_array[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][24]~regout\);

-- Location: LCFF_X26_Y15_N5
\ID|register_array[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][24]~regout\);

-- Location: LCCOMB_X26_Y15_N18
\ID|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[21][24]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[17][24]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[17][24]~regout\,
	datac => \ID|register_array[21][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux7~2_combout\);

-- Location: LCFF_X25_Y15_N7
\ID|register_array[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][24]~regout\);

-- Location: LCCOMB_X25_Y15_N12
\ID|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux7~2_combout\ & ((\ID|register_array[29][24]~regout\))) # (!\ID|Mux7~2_combout\ & (\ID|register_array[25][24]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux7~2_combout\,
	datac => \ID|register_array[25][24]~regout\,
	datad => \ID|register_array[29][24]~regout\,
	combout => \ID|Mux7~3_combout\);

-- Location: LCFF_X29_Y17_N19
\ID|register_array[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][24]~regout\);

-- Location: LCFF_X18_Y13_N1
\ID|register_array[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][24]~regout\);

-- Location: LCFF_X19_Y13_N9
\ID|register_array[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][24]~regout\);

-- Location: LCCOMB_X19_Y13_N8
\ID|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[23][24]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[19][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][24]~regout\,
	datad => \ID|register_array[19][24]~regout\,
	combout => \ID|Mux7~7_combout\);

-- Location: LCCOMB_X18_Y13_N0
\ID|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux7~7_combout\ & ((\ID|register_array[31][24]~regout\))) # (!\ID|Mux7~7_combout\ & (\ID|register_array[27][24]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux7~7_combout\,
	datac => \ID|register_array[27][24]~regout\,
	datad => \ID|register_array[31][24]~regout\,
	combout => \ID|Mux7~8_combout\);

-- Location: LCFF_X16_Y16_N21
\ID|register_array[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][24]~regout\);

-- Location: LCCOMB_X16_Y16_N20
\ID|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][24]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][24]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[8][24]~regout\,
	datac => \ID|register_array[9][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux7~10_combout\);

-- Location: LCCOMB_X16_Y17_N0
\ID|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux7~10_combout\ & ((\ID|register_array[11][24]~regout\))) # (!\ID|Mux7~10_combout\ & (\ID|register_array[10][24]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux7~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux7~10_combout\,
	datac => \ID|register_array[10][24]~regout\,
	datad => \ID|register_array[11][24]~regout\,
	combout => \ID|Mux7~11_combout\);

-- Location: LCFF_X26_Y11_N1
\ID|register_array[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][24]~regout\);

-- Location: LCCOMB_X26_Y14_N10
\ID|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][24]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][24]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[4][24]~regout\,
	datac => \ID|register_array[6][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux7~12_combout\);

-- Location: LCCOMB_X26_Y11_N0
\ID|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~13_combout\ = (\ID|Mux7~12_combout\ & (((\ID|register_array[7][24]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux7~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][24]~regout\,
	datad => \ID|register_array[7][24]~regout\,
	combout => \ID|Mux7~13_combout\);

-- Location: LCFF_X21_Y15_N19
\ID|register_array[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][24]~regout\);

-- Location: LCCOMB_X21_Y15_N18
\ID|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[1][24]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[1][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux7~14_combout\);

-- Location: LCCOMB_X20_Y15_N6
\ID|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~15_combout\ = (\ID|Mux7~14_combout\ & (((\ID|register_array[3][24]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux7~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[2][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[2][24]~regout\,
	datad => \ID|register_array[3][24]~regout\,
	combout => \ID|Mux7~15_combout\);

-- Location: LCCOMB_X20_Y15_N2
\ID|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux7~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux7~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~13_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux7~15_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux7~16_combout\);

-- Location: LCFF_X24_Y15_N21
\ID|register_array[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][24]~regout\);

-- Location: LCCOMB_X26_Y14_N12
\ID|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][24]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][24]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][24]~regout\,
	datac => \ID|register_array[14][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux7~17_combout\);

-- Location: LCCOMB_X24_Y15_N20
\ID|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux7~17_combout\ & (\ID|register_array[15][24]~regout\)) # (!\ID|Mux7~17_combout\ & ((\ID|register_array[13][24]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[15][24]~regout\,
	datac => \ID|register_array[13][24]~regout\,
	datad => \ID|Mux7~17_combout\,
	combout => \ID|Mux7~18_combout\);

-- Location: LCCOMB_X21_Y15_N12
\ID|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux7~16_combout\ & (\ID|Mux7~18_combout\)) # (!\ID|Mux7~16_combout\ & ((\ID|Mux7~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~18_combout\,
	datab => \ID|Mux7~11_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux7~16_combout\,
	combout => \ID|Mux7~19_combout\);

-- Location: LCCOMB_X26_Y15_N4
\ID|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[21][24]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[17][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][24]~regout\,
	datad => \ID|register_array[21][24]~regout\,
	combout => \ID|Mux39~2_combout\);

-- Location: LCCOMB_X25_Y15_N6
\ID|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~3_combout\ = (\ID|Mux39~2_combout\ & (((\ID|register_array[29][24]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux39~2_combout\ & (\ID|register_array[25][24]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][24]~regout\,
	datab => \ID|Mux39~2_combout\,
	datac => \ID|register_array[29][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux39~3_combout\);

-- Location: LCCOMB_X30_Y17_N10
\ID|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][24]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[16][24]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][24]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux39~4_combout\);

-- Location: LCCOMB_X29_Y17_N18
\ID|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux39~4_combout\ & ((\ID|register_array[28][24]~regout\))) # (!\ID|Mux39~4_combout\ & (\ID|register_array[20][24]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][24]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[28][24]~regout\,
	datad => \ID|Mux39~4_combout\,
	combout => \ID|Mux39~5_combout\);

-- Location: LCCOMB_X20_Y15_N12
\ID|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|Mux39~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux39~5_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux39~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux39~3_combout\,
	combout => \ID|Mux39~6_combout\);

-- Location: LCCOMB_X20_Y15_N16
\ID|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|register_array[1][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|register_array[1][24]~regout\,
	combout => \ID|Mux39~14_combout\);

-- Location: LCCOMB_X22_Y12_N22
\EXE|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~10_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux39~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \ID|Mux39~20_combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~10_combout\);

-- Location: LCFF_X18_Y13_N13
\ID|register_array[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][23]~regout\);

-- Location: LCFF_X18_Y13_N23
\ID|register_array[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][23]~regout\);

-- Location: LCCOMB_X18_Y13_N12
\ID|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[27][23]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[19][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][23]~regout\,
	datad => \ID|register_array[19][23]~regout\,
	combout => \ID|Mux8~7_combout\);

-- Location: LCCOMB_X21_Y13_N0
\ID|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][23]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][23]~regout\,
	datad => \ID|register_array[22][23]~regout\,
	combout => \ID|Mux40~2_combout\);

-- Location: LCCOMB_X18_Y13_N22
\ID|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[27][23]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[19][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][23]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][23]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux40~7_combout\);

-- Location: LCCOMB_X19_Y13_N28
\ID|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux40~7_combout\ & ((\ID|register_array[31][23]~regout\))) # (!\ID|Mux40~7_combout\ & (\ID|register_array[23][23]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux40~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][23]~regout\,
	datac => \ID|register_array[31][23]~regout\,
	datad => \ID|Mux40~7_combout\,
	combout => \ID|Mux40~8_combout\);

-- Location: LCCOMB_X25_Y14_N8
\ID|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][23]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[12][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][23]~regout\,
	datad => \ID|register_array[13][23]~regout\,
	combout => \ID|Mux40~17_combout\);

-- Location: LCCOMB_X21_Y13_N18
\ID|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[26][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[18][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[26][22]~regout\,
	datad => \ID|register_array[18][22]~regout\,
	combout => \ID|Mux9~0_combout\);

-- Location: LCFF_X25_Y15_N17
\ID|register_array[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][22]~regout\);

-- Location: LCFF_X26_Y15_N25
\ID|register_array[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][22]~regout\);

-- Location: LCFF_X26_Y15_N3
\ID|register_array[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][22]~regout\);

-- Location: LCCOMB_X26_Y15_N24
\ID|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[21][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[17][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[21][22]~regout\,
	datad => \ID|register_array[17][22]~regout\,
	combout => \ID|Mux9~2_combout\);

-- Location: LCFF_X25_Y15_N27
\ID|register_array[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][22]~regout\);

-- Location: LCCOMB_X25_Y15_N16
\ID|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux9~2_combout\ & ((\ID|register_array[29][22]~regout\))) # (!\ID|Mux9~2_combout\ & (\ID|register_array[25][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux9~2_combout\,
	datac => \ID|register_array[25][22]~regout\,
	datad => \ID|register_array[29][22]~regout\,
	combout => \ID|Mux9~3_combout\);

-- Location: LCFF_X25_Y17_N13
\ID|register_array[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][22]~regout\);

-- Location: LCFF_X23_Y17_N25
\ID|register_array[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~43_combout\,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][22]~regout\);

-- Location: LCFF_X23_Y17_N27
\ID|register_array[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][22]~regout\);

-- Location: LCCOMB_X23_Y17_N26
\ID|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][22]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[16][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[24][22]~regout\,
	datac => \ID|register_array[16][22]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux9~4_combout\);

-- Location: LCFF_X29_Y13_N9
\ID|register_array[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][22]~regout\);

-- Location: LCCOMB_X25_Y17_N12
\ID|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux9~4_combout\ & ((\ID|register_array[28][22]~regout\))) # (!\ID|Mux9~4_combout\ & (\ID|register_array[20][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux9~4_combout\,
	datac => \ID|register_array[20][22]~regout\,
	datad => \ID|register_array[28][22]~regout\,
	combout => \ID|Mux9~5_combout\);

-- Location: LCCOMB_X19_Y12_N16
\ID|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux9~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux9~3_combout\,
	combout => \ID|Mux9~6_combout\);

-- Location: LCFF_X19_Y17_N25
\ID|register_array[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][22]~regout\);

-- Location: LCCOMB_X19_Y17_N24
\ID|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[9][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[9][22]~regout\,
	datad => \ID|register_array[8][22]~regout\,
	combout => \ID|Mux9~10_combout\);

-- Location: LCFF_X26_Y14_N7
\ID|register_array[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][22]~regout\);

-- Location: LCFF_X26_Y11_N9
\ID|register_array[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][22]~regout\);

-- Location: LCCOMB_X26_Y14_N6
\ID|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][22]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[4][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][22]~regout\,
	datad => \ID|register_array[4][22]~regout\,
	combout => \ID|Mux9~12_combout\);

-- Location: LCCOMB_X26_Y11_N22
\ID|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux9~12_combout\ & (\ID|register_array[7][22]~regout\)) # (!\ID|Mux9~12_combout\ & ((\ID|register_array[5][22]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][22]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][22]~regout\,
	datad => \ID|Mux9~12_combout\,
	combout => \ID|Mux9~13_combout\);

-- Location: LCFF_X22_Y18_N1
\ID|register_array[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][22]~regout\);

-- Location: LCCOMB_X22_Y18_N0
\ID|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # (\ID|register_array[1][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[1][22]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux9~14_combout\);

-- Location: LCCOMB_X19_Y17_N26
\ID|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~15_combout\ = (\ID|Mux9~14_combout\ & ((\ID|register_array[3][22]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux9~14_combout\ & (((\ID|register_array[2][22]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][22]~regout\,
	datab => \ID|Mux9~14_combout\,
	datac => \ID|register_array[2][22]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux9~15_combout\);

-- Location: LCCOMB_X19_Y12_N4
\ID|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24)) # (\ID|Mux9~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux9~15_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux9~15_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux9~13_combout\,
	combout => \ID|Mux9~16_combout\);

-- Location: LCCOMB_X26_Y15_N2
\ID|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[21][22]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[17][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][22]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][22]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux41~2_combout\);

-- Location: LCCOMB_X25_Y15_N26
\ID|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux41~2_combout\ & ((\ID|register_array[29][22]~regout\))) # (!\ID|Mux41~2_combout\ & (\ID|register_array[25][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][22]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[29][22]~regout\,
	datad => \ID|Mux41~2_combout\,
	combout => \ID|Mux41~3_combout\);

-- Location: LCCOMB_X23_Y17_N4
\ID|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[24][22]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[16][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[24][22]~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|register_array[16][22]~regout\,
	combout => \ID|Mux41~4_combout\);

-- Location: LCCOMB_X29_Y13_N8
\ID|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux41~4_combout\ & ((\ID|register_array[28][22]~regout\))) # (!\ID|Mux41~4_combout\ & (\ID|register_array[20][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][22]~regout\,
	datac => \ID|register_array[28][22]~regout\,
	datad => \ID|Mux41~4_combout\,
	combout => \ID|Mux41~5_combout\);

-- Location: LCCOMB_X15_Y15_N24
\ID|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux41~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux41~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux41~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux41~6_combout\);

-- Location: LCCOMB_X26_Y11_N8
\ID|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][22]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[4][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][22]~regout\,
	datad => \ID|register_array[6][22]~regout\,
	combout => \ID|Mux41~12_combout\);

-- Location: LCCOMB_X15_Y15_N28
\ID|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[1][22]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[1][22]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux41~14_combout\);

-- Location: LCCOMB_X25_Y14_N12
\ID|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][22]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[12][22]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][22]~regout\,
	datac => \ID|register_array[12][22]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux41~17_combout\);

-- Location: LCFF_X27_Y12_N25
\ID|register_array[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~44_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][21]~regout\);

-- Location: LCFF_X18_Y13_N21
\ID|register_array[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][21]~regout\);

-- Location: LCCOMB_X18_Y13_N20
\ID|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[27][21]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[19][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[19][21]~regout\,
	datac => \ID|register_array[27][21]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux10~7_combout\);

-- Location: LCCOMB_X19_Y13_N26
\ID|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux10~7_combout\ & ((\ID|register_array[31][21]~regout\))) # (!\ID|Mux10~7_combout\ & (\ID|register_array[23][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux10~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux10~7_combout\,
	datac => \ID|register_array[23][21]~regout\,
	datad => \ID|register_array[31][21]~regout\,
	combout => \ID|Mux10~8_combout\);

-- Location: LCCOMB_X26_Y11_N28
\ID|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[5][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[4][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][21]~regout\,
	datad => \ID|register_array[5][21]~regout\,
	combout => \ID|Mux42~10_combout\);

-- Location: LCCOMB_X15_Y15_N20
\ID|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[2][21]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux42~14_combout\);

-- Location: LCCOMB_X25_Y14_N0
\ID|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][21]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[12][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][21]~regout\,
	datad => \ID|register_array[13][21]~regout\,
	combout => \ID|Mux42~17_combout\);

-- Location: LCCOMB_X22_Y12_N20
\EXE|Add1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~13_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux42~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \ID|Mux42~20_combout\,
	combout => \EXE|Add1~13_combout\);

-- Location: LCFF_X21_Y13_N11
\ID|register_array[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][20]~regout\);

-- Location: LCCOMB_X19_Y12_N10
\ID|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[21][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[17][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[21][20]~regout\,
	datad => \ID|register_array[17][20]~regout\,
	combout => \ID|Mux11~2_combout\);

-- Location: LCCOMB_X27_Y15_N12
\ID|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~3_combout\ = (\ID|Mux11~2_combout\ & (((\ID|register_array[29][20]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux11~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][20]~regout\,
	datad => \ID|register_array[29][20]~regout\,
	combout => \ID|Mux11~3_combout\);

-- Location: LCFF_X30_Y13_N15
\ID|register_array[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][20]~regout\);

-- Location: LCFF_X29_Y13_N19
\ID|register_array[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][20]~regout\);

-- Location: LCFF_X30_Y13_N1
\ID|register_array[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][20]~regout\);

-- Location: LCCOMB_X29_Y13_N18
\ID|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][20]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][20]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[16][20]~regout\,
	datac => \ID|register_array[24][20]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux11~4_combout\);

-- Location: LCFF_X29_Y13_N5
\ID|register_array[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][20]~regout\);

-- Location: LCCOMB_X30_Y13_N14
\ID|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux11~4_combout\ & (\ID|register_array[28][20]~regout\)) # (!\ID|Mux11~4_combout\ & ((\ID|register_array[20][20]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][20]~regout\,
	datac => \ID|register_array[20][20]~regout\,
	datad => \ID|Mux11~4_combout\,
	combout => \ID|Mux11~5_combout\);

-- Location: LCCOMB_X24_Y13_N24
\ID|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux11~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux11~3_combout\,
	datac => \ID|Mux11~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux11~6_combout\);

-- Location: LCFF_X26_Y11_N15
\ID|register_array[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][20]~regout\);

-- Location: LCFF_X26_Y14_N19
\ID|register_array[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][20]~regout\);

-- Location: LCFF_X26_Y11_N17
\ID|register_array[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][20]~regout\);

-- Location: LCCOMB_X26_Y14_N18
\ID|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][20]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][20]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[4][20]~regout\,
	datac => \ID|register_array[6][20]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux11~12_combout\);

-- Location: LCFF_X27_Y11_N23
\ID|register_array[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][20]~regout\);

-- Location: LCCOMB_X26_Y11_N14
\ID|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux11~12_combout\ & (\ID|register_array[7][20]~regout\)) # (!\ID|Mux11~12_combout\ & ((\ID|register_array[5][20]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][20]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][20]~regout\,
	datad => \ID|Mux11~12_combout\,
	combout => \ID|Mux11~13_combout\);

-- Location: LCFF_X18_Y15_N31
\ID|register_array[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][20]~regout\);

-- Location: LCFF_X22_Y18_N19
\ID|register_array[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][20]~regout\);

-- Location: LCCOMB_X22_Y18_N18
\ID|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # (\ID|register_array[1][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[1][20]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux11~14_combout\);

-- Location: LCFF_X18_Y15_N25
\ID|register_array[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][20]~regout\);

-- Location: LCCOMB_X18_Y15_N30
\ID|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~15_combout\ = (\ID|Mux11~14_combout\ & ((\ID|register_array[3][20]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux11~14_combout\ & (((\ID|register_array[2][20]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][20]~regout\,
	datab => \ID|Mux11~14_combout\,
	datac => \ID|register_array[2][20]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux11~15_combout\);

-- Location: LCCOMB_X24_Y13_N20
\ID|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux11~13_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~15_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux11~13_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux11~16_combout\);

-- Location: LCCOMB_X21_Y13_N10
\ID|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[26][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[18][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][20]~regout\,
	datad => \ID|register_array[26][20]~regout\,
	combout => \ID|Mux43~0_combout\);

-- Location: LCCOMB_X24_Y13_N10
\ID|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~1_combout\ = (\ID|Mux43~0_combout\ & ((\ID|register_array[30][20]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux43~0_combout\ & (((\ID|register_array[22][20]~regout\ & \IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][20]~regout\,
	datab => \ID|register_array[22][20]~regout\,
	datac => \ID|Mux43~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux43~1_combout\);

-- Location: LCCOMB_X30_Y13_N0
\ID|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[24][20]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[16][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[24][20]~regout\,
	datac => \ID|register_array[16][20]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux43~4_combout\);

-- Location: LCCOMB_X29_Y13_N4
\ID|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux43~4_combout\ & ((\ID|register_array[28][20]~regout\))) # (!\ID|Mux43~4_combout\ & (\ID|register_array[20][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][20]~regout\,
	datac => \ID|register_array[28][20]~regout\,
	datad => \ID|Mux43~4_combout\,
	combout => \ID|Mux43~5_combout\);

-- Location: LCCOMB_X16_Y17_N8
\ID|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[9][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[8][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][20]~regout\,
	datad => \ID|register_array[9][20]~regout\,
	combout => \ID|Mux43~10_combout\);

-- Location: LCCOMB_X18_Y17_N22
\ID|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux43~10_combout\ & ((\ID|register_array[11][20]~regout\))) # (!\ID|Mux43~10_combout\ & (\ID|register_array[10][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][20]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][20]~regout\,
	datad => \ID|Mux43~10_combout\,
	combout => \ID|Mux43~11_combout\);

-- Location: LCCOMB_X26_Y11_N16
\ID|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][20]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][20]~regout\,
	datad => \ID|register_array[6][20]~regout\,
	combout => \ID|Mux43~12_combout\);

-- Location: LCCOMB_X27_Y11_N22
\ID|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~13_combout\ = (\ID|Mux43~12_combout\ & (((\ID|register_array[7][20]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux43~12_combout\ & (\ID|register_array[5][20]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][20]~regout\,
	datab => \ID|Mux43~12_combout\,
	datac => \ID|register_array[7][20]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux43~13_combout\);

-- Location: LCCOMB_X25_Y14_N24
\ID|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[1][20]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][20]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux43~14_combout\);

-- Location: LCCOMB_X18_Y15_N24
\ID|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~15_combout\ = (\ID|Mux43~14_combout\ & (((\ID|register_array[3][20]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux43~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[2][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][20]~regout\,
	datad => \ID|register_array[2][20]~regout\,
	combout => \ID|Mux43~15_combout\);

-- Location: LCCOMB_X29_Y15_N24
\ID|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19)) # (\ID|Mux43~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux43~15_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux43~15_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|Mux43~13_combout\,
	combout => \ID|Mux43~16_combout\);

-- Location: LCCOMB_X25_Y14_N4
\ID|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[14][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[12][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][20]~regout\,
	datad => \ID|register_array[14][20]~regout\,
	combout => \ID|Mux43~17_combout\);

-- Location: LCCOMB_X29_Y14_N28
\ID|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~18_combout\ = (\ID|Mux43~17_combout\ & (((\ID|register_array[15][20]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux43~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[15][20]~regout\,
	datad => \ID|register_array[13][20]~regout\,
	combout => \ID|Mux43~18_combout\);

-- Location: LCCOMB_X29_Y15_N10
\ID|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux43~16_combout\ & (\ID|Mux43~18_combout\)) # (!\ID|Mux43~16_combout\ & ((\ID|Mux43~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux43~18_combout\,
	datac => \ID|Mux43~16_combout\,
	datad => \ID|Mux43~11_combout\,
	combout => \ID|Mux43~19_combout\);

-- Location: LCFF_X27_Y12_N7
\ID|register_array[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~46_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][19]~regout\);

-- Location: LCFF_X27_Y15_N17
\ID|register_array[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][19]~regout\);

-- Location: LCFF_X27_Y15_N27
\ID|register_array[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][19]~regout\);

-- Location: LCCOMB_X27_Y15_N16
\ID|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][19]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[17][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][19]~regout\,
	datad => \ID|register_array[17][19]~regout\,
	combout => \ID|Mux12~0_combout\);

-- Location: LCFF_X27_Y12_N1
\ID|register_array[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][19]~regout\);

-- Location: LCCOMB_X27_Y12_N0
\ID|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~1_combout\ = (\ID|Mux12~0_combout\ & (((\ID|register_array[29][19]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux12~0_combout\ & (\ID|register_array[21][19]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][19]~regout\,
	datab => \ID|Mux12~0_combout\,
	datac => \ID|register_array[29][19]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux12~1_combout\);

-- Location: LCFF_X23_Y15_N21
\ID|register_array[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][19]~regout\);

-- Location: LCCOMB_X23_Y15_N20
\ID|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][19]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[18][19]~regout\,
	datac => \ID|register_array[22][19]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux12~2_combout\);

-- Location: LCCOMB_X30_Y15_N16
\ID|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~3_combout\ = (\ID|Mux12~2_combout\ & ((\ID|register_array[30][19]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux12~2_combout\ & (((\ID|register_array[26][19]~regout\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~2_combout\,
	datab => \ID|register_array[30][19]~regout\,
	datac => \ID|register_array[26][19]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux12~3_combout\);

-- Location: LCFF_X26_Y11_N19
\ID|register_array[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][19]~regout\);

-- Location: LCFF_X26_Y11_N13
\ID|register_array[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][19]~regout\);

-- Location: LCCOMB_X26_Y11_N18
\ID|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][19]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[4][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][19]~regout\,
	datad => \ID|register_array[4][19]~regout\,
	combout => \ID|Mux12~10_combout\);

-- Location: LCCOMB_X27_Y15_N26
\ID|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][19]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[17][19]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][19]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][19]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux44~0_combout\);

-- Location: LCCOMB_X27_Y12_N10
\ID|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~1_combout\ = (\ID|Mux44~0_combout\ & (((\ID|register_array[29][19]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux44~0_combout\ & (\ID|register_array[21][19]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][19]~regout\,
	datab => \ID|register_array[29][19]~regout\,
	datac => \ID|Mux44~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux44~1_combout\);

-- Location: LCCOMB_X26_Y11_N12
\ID|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[5][19]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[4][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][19]~regout\,
	datad => \ID|register_array[5][19]~regout\,
	combout => \ID|Mux44~10_combout\);

-- Location: LCCOMB_X27_Y11_N26
\ID|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux44~10_combout\ & ((\ID|register_array[7][19]~regout\))) # (!\ID|Mux44~10_combout\ & (\ID|register_array[6][19]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux44~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][19]~regout\,
	datac => \ID|register_array[7][19]~regout\,
	datad => \ID|Mux44~10_combout\,
	combout => \ID|Mux44~11_combout\);

-- Location: LCCOMB_X22_Y12_N16
\EXE|Add1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~15_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux44~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \EXE|ALU_ctl\(2),
	datac => \ID|Mux44~20_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~15_combout\);

-- Location: LCFF_X27_Y19_N25
\ID|register_array[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][18]~regout\);

-- Location: LCFF_X27_Y15_N31
\ID|register_array[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][18]~regout\);

-- Location: LCCOMB_X27_Y19_N24
\ID|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][18]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[17][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][18]~regout\,
	datad => \ID|register_array[17][18]~regout\,
	combout => \ID|Mux13~2_combout\);

-- Location: LCFF_X16_Y17_N7
\ID|register_array[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][18]~regout\);

-- Location: LCCOMB_X18_Y17_N12
\ID|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][18]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][18]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[8][18]~regout\,
	datac => \ID|register_array[9][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux13~10_combout\);

-- Location: LCCOMB_X16_Y17_N6
\ID|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux13~10_combout\ & (\ID|register_array[11][18]~regout\)) # (!\ID|Mux13~10_combout\ & ((\ID|register_array[10][18]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[11][18]~regout\,
	datac => \ID|register_array[10][18]~regout\,
	datad => \ID|Mux13~10_combout\,
	combout => \ID|Mux13~11_combout\);

-- Location: LCCOMB_X26_Y14_N22
\ID|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][18]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][18]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[4][18]~regout\,
	datac => \ID|register_array[6][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux13~12_combout\);

-- Location: LCCOMB_X27_Y15_N30
\ID|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[21][18]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[17][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][18]~regout\,
	datad => \ID|register_array[21][18]~regout\,
	combout => \ID|Mux45~2_combout\);

-- Location: LCCOMB_X31_Y14_N6
\ID|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[23][18]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[19][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[23][18]~regout\,
	datac => \ID|register_array[19][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux45~7_combout\);

-- Location: LCCOMB_X21_Y11_N20
\ID|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|register_array[1][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[1][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux45~14_combout\);

-- Location: LCCOMB_X22_Y12_N10
\EXE|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~16_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux45~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \ID|Mux45~20_combout\,
	combout => \EXE|Add1~16_combout\);

-- Location: LCFF_X27_Y20_N25
\ID|register_array[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][17]~regout\);

-- Location: LCFF_X27_Y20_N3
\ID|register_array[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~48_combout\,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][17]~regout\);

-- Location: LCCOMB_X27_Y20_N24
\ID|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][17]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[17][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][17]~regout\,
	datad => \ID|register_array[17][17]~regout\,
	combout => \ID|Mux14~0_combout\);

-- Location: LCFF_X22_Y13_N11
\ID|register_array[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][17]~regout\);

-- Location: LCFF_X29_Y13_N25
\ID|register_array[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][17]~regout\);

-- Location: LCCOMB_X30_Y14_N0
\ID|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[27][17]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[19][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][17]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[27][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux14~7_combout\);

-- Location: LCFF_X30_Y19_N17
\ID|register_array[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][17]~regout\);

-- Location: LCFF_X19_Y15_N7
\ID|register_array[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][17]~regout\);

-- Location: LCFF_X30_Y19_N11
\ID|register_array[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][17]~regout\);

-- Location: LCCOMB_X19_Y15_N6
\ID|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][17]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][17]~regout\,
	datad => \ID|register_array[4][17]~regout\,
	combout => \ID|Mux14~10_combout\);

-- Location: LCFF_X27_Y11_N5
\ID|register_array[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][17]~regout\);

-- Location: LCCOMB_X30_Y19_N16
\ID|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~11_combout\ = (\ID|Mux14~10_combout\ & ((\ID|register_array[7][17]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux14~10_combout\ & (((\ID|register_array[6][17]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][17]~regout\,
	datab => \ID|Mux14~10_combout\,
	datac => \ID|register_array[6][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux14~11_combout\);

-- Location: LCFF_X18_Y19_N17
\ID|register_array[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][17]~regout\);

-- Location: LCCOMB_X16_Y15_N26
\ID|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[10][17]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][17]~regout\,
	datad => \ID|register_array[8][17]~regout\,
	combout => \ID|Mux14~12_combout\);

-- Location: LCCOMB_X18_Y19_N16
\ID|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux14~12_combout\ & ((\ID|register_array[11][17]~regout\))) # (!\ID|Mux14~12_combout\ & (\ID|register_array[9][17]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux14~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux14~12_combout\,
	datac => \ID|register_array[9][17]~regout\,
	datad => \ID|register_array[11][17]~regout\,
	combout => \ID|Mux14~13_combout\);

-- Location: LCCOMB_X27_Y20_N20
\ID|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][17]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[17][17]~regout\,
	datac => \ID|register_array[25][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux46~0_combout\);

-- Location: LCCOMB_X22_Y17_N12
\ID|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[22][17]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[22][17]~regout\,
	datac => \ID|register_array[18][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux46~2_combout\);

-- Location: LCCOMB_X22_Y13_N10
\ID|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux46~2_combout\ & ((\ID|register_array[30][17]~regout\))) # (!\ID|Mux46~2_combout\ & (\ID|register_array[26][17]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][17]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[30][17]~regout\,
	datad => \ID|Mux46~2_combout\,
	combout => \ID|Mux46~3_combout\);

-- Location: LCCOMB_X30_Y13_N2
\ID|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[20][17]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[16][17]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][17]~regout\,
	datac => \ID|register_array[16][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux46~4_combout\);

-- Location: LCCOMB_X29_Y13_N24
\ID|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux46~4_combout\ & ((\ID|register_array[28][17]~regout\))) # (!\ID|Mux46~4_combout\ & (\ID|register_array[24][17]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[24][17]~regout\,
	datac => \ID|register_array[28][17]~regout\,
	datad => \ID|Mux46~4_combout\,
	combout => \ID|Mux46~5_combout\);

-- Location: LCCOMB_X21_Y11_N12
\ID|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux46~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux46~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux46~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux46~6_combout\);

-- Location: LCCOMB_X30_Y19_N10
\ID|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][17]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][17]~regout\,
	datad => \ID|register_array[5][17]~regout\,
	combout => \ID|Mux46~10_combout\);

-- Location: LCCOMB_X27_Y11_N4
\ID|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~11_combout\ = (\ID|Mux46~10_combout\ & (((\ID|register_array[7][17]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux46~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[7][17]~regout\,
	datad => \ID|register_array[6][17]~regout\,
	combout => \ID|Mux46~11_combout\);

-- Location: LCCOMB_X21_Y11_N16
\ID|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[2][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux46~14_combout\);

-- Location: LCCOMB_X22_Y12_N28
\EXE|Add1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~17_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux46~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \ID|Mux46~20_combout\,
	combout => \EXE|Add1~17_combout\);

-- Location: LCFF_X29_Y13_N11
\ID|register_array[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][16]~regout\);

-- Location: LCFF_X18_Y15_N13
\ID|register_array[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][16]~regout\);

-- Location: LCFF_X22_Y18_N25
\ID|register_array[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][16]~regout\);

-- Location: LCCOMB_X22_Y18_N24
\ID|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # (\ID|register_array[1][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[1][16]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux15~14_combout\);

-- Location: LCFF_X18_Y15_N23
\ID|register_array[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][16]~regout\);

-- Location: LCCOMB_X18_Y15_N12
\ID|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux15~14_combout\ & ((\ID|register_array[3][16]~regout\))) # (!\ID|Mux15~14_combout\ & (\ID|register_array[2][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux15~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux15~14_combout\,
	datac => \ID|register_array[2][16]~regout\,
	datad => \ID|register_array[3][16]~regout\,
	combout => \ID|Mux15~15_combout\);

-- Location: LCCOMB_X26_Y17_N18
\ID|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][16]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[16][16]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][16]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][16]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux47~4_combout\);

-- Location: LCCOMB_X29_Y13_N10
\ID|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~5_combout\ = (\ID|Mux47~4_combout\ & (((\ID|register_array[28][16]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux47~4_combout\ & (\ID|register_array[20][16]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~4_combout\,
	datab => \ID|register_array[20][16]~regout\,
	datac => \ID|register_array[28][16]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux47~5_combout\);

-- Location: LCCOMB_X31_Y14_N22
\ID|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[23][16]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[19][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[23][16]~regout\,
	datac => \ID|register_array[19][16]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux47~7_combout\);

-- Location: LCCOMB_X30_Y14_N6
\ID|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux47~7_combout\ & ((\ID|register_array[31][16]~regout\))) # (!\ID|Mux47~7_combout\ & (\ID|register_array[27][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][16]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][16]~regout\,
	datad => \ID|Mux47~7_combout\,
	combout => \ID|Mux47~8_combout\);

-- Location: LCCOMB_X18_Y19_N30
\ID|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[9][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[8][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][16]~regout\,
	datad => \ID|register_array[9][16]~regout\,
	combout => \ID|Mux47~10_combout\);

-- Location: LCCOMB_X30_Y19_N6
\ID|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][16]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[4][16]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][16]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][16]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux47~12_combout\);

-- Location: LCCOMB_X27_Y11_N14
\ID|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux47~12_combout\ & (\ID|register_array[7][16]~regout\)) # (!\ID|Mux47~12_combout\ & ((\ID|register_array[5][16]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux47~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux47~12_combout\,
	datac => \ID|register_array[7][16]~regout\,
	datad => \ID|register_array[5][16]~regout\,
	combout => \ID|Mux47~13_combout\);

-- Location: LCCOMB_X16_Y16_N16
\ID|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|register_array[1][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|register_array[1][16]~regout\,
	combout => \ID|Mux47~14_combout\);

-- Location: LCCOMB_X18_Y15_N22
\ID|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~15_combout\ = (\ID|Mux47~14_combout\ & (((\ID|register_array[3][16]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux47~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[2][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][16]~regout\,
	datad => \ID|register_array[2][16]~regout\,
	combout => \ID|Mux47~15_combout\);

-- Location: LCCOMB_X15_Y13_N22
\ID|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux47~13_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- \ID|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux47~13_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|Mux47~15_combout\,
	combout => \ID|Mux47~16_combout\);

-- Location: LCCOMB_X23_Y11_N24
\EXE|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~18_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux47~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \EXE|ALU_ctl\(2),
	datad => \ID|Mux47~20_combout\,
	combout => \EXE|Add1~18_combout\);

-- Location: LCCOMB_X26_Y20_N20
\ID|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][15]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[17][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][15]~regout\,
	datad => \ID|register_array[17][15]~regout\,
	combout => \ID|Mux16~0_combout\);

-- Location: LCCOMB_X27_Y18_N22
\ID|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux16~0_combout\ & (\ID|register_array[29][15]~regout\)) # (!\ID|Mux16~0_combout\ & ((\ID|register_array[21][15]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux16~0_combout\,
	datac => \ID|register_array[29][15]~regout\,
	datad => \ID|register_array[21][15]~regout\,
	combout => \ID|Mux16~1_combout\);

-- Location: LCFF_X20_Y19_N11
\ID|register_array[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][15]~regout\);

-- Location: LCCOMB_X22_Y17_N2
\ID|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][15]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][15]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][15]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux16~2_combout\);

-- Location: LCCOMB_X20_Y19_N10
\ID|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux16~2_combout\ & (\ID|register_array[30][15]~regout\)) # (!\ID|Mux16~2_combout\ & ((\ID|register_array[26][15]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][15]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][15]~regout\,
	datad => \ID|Mux16~2_combout\,
	combout => \ID|Mux16~3_combout\);

-- Location: LCFF_X25_Y17_N17
\ID|register_array[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][15]~regout\);

-- Location: LCFF_X26_Y17_N5
\ID|register_array[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][15]~regout\);

-- Location: LCCOMB_X25_Y17_N16
\ID|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[20][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[16][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[20][15]~regout\,
	datad => \ID|register_array[16][15]~regout\,
	combout => \ID|Mux16~4_combout\);

-- Location: LCCOMB_X25_Y16_N10
\ID|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~5_combout\ = (\ID|Mux16~4_combout\ & (((\ID|register_array[28][15]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux16~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][15]~regout\,
	datad => \ID|register_array[28][15]~regout\,
	combout => \ID|Mux16~5_combout\);

-- Location: LCCOMB_X16_Y15_N6
\ID|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|Mux16~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux16~5_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux16~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux16~3_combout\,
	combout => \ID|Mux16~6_combout\);

-- Location: LCFF_X31_Y14_N17
\ID|register_array[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][15]~regout\);

-- Location: LCCOMB_X30_Y14_N8
\ID|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[27][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[19][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[27][15]~regout\,
	datad => \ID|register_array[19][15]~regout\,
	combout => \ID|Mux16~7_combout\);

-- Location: LCCOMB_X31_Y14_N16
\ID|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux16~7_combout\ & (\ID|register_array[31][15]~regout\)) # (!\ID|Mux16~7_combout\ & ((\ID|register_array[23][15]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[31][15]~regout\,
	datac => \ID|register_array[23][15]~regout\,
	datad => \ID|Mux16~7_combout\,
	combout => \ID|Mux16~8_combout\);

-- Location: LCCOMB_X16_Y15_N24
\ID|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~9_combout\ = (\ID|Mux16~6_combout\ & (((\ID|Mux16~8_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux16~6_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~6_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux16~8_combout\,
	datad => \ID|Mux16~1_combout\,
	combout => \ID|Mux16~9_combout\);

-- Location: LCCOMB_X29_Y19_N8
\ID|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][15]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[4][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][15]~regout\,
	datad => \ID|register_array[4][15]~regout\,
	combout => \ID|Mux16~10_combout\);

-- Location: LCCOMB_X30_Y19_N24
\ID|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux16~10_combout\ & (\ID|register_array[7][15]~regout\)) # (!\ID|Mux16~10_combout\ & ((\ID|register_array[6][15]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[7][15]~regout\,
	datac => \ID|register_array[6][15]~regout\,
	datad => \ID|Mux16~10_combout\,
	combout => \ID|Mux16~11_combout\);

-- Location: LCCOMB_X26_Y17_N4
\ID|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[20][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[16][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][15]~regout\,
	datad => \ID|register_array[20][15]~regout\,
	combout => \ID|Mux48~4_combout\);

-- Location: LCCOMB_X18_Y19_N2
\ID|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][15]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[8][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][15]~regout\,
	datad => \ID|register_array[10][15]~regout\,
	combout => \ID|Mux48~12_combout\);

-- Location: LCCOMB_X18_Y18_N0
\ID|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux48~12_combout\ & ((\ID|register_array[11][15]~regout\))) # (!\ID|Mux48~12_combout\ & (\ID|register_array[9][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][15]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][15]~regout\,
	datad => \ID|Mux48~12_combout\,
	combout => \ID|Mux48~13_combout\);

-- Location: LCCOMB_X16_Y15_N4
\ID|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[2][15]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][15]~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux48~14_combout\);

-- Location: LCCOMB_X18_Y15_N16
\ID|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~15_combout\ = (\ID|Mux48~14_combout\ & (((\ID|register_array[3][15]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux48~14_combout\ & (\ID|register_array[1][15]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][15]~regout\,
	datab => \ID|Mux48~14_combout\,
	datac => \ID|register_array[3][15]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux48~15_combout\);

-- Location: LCCOMB_X25_Y16_N12
\ID|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|Mux48~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux48~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux48~15_combout\,
	datad => \ID|Mux48~13_combout\,
	combout => \ID|Mux48~16_combout\);

-- Location: LCCOMB_X25_Y16_N26
\EXE|Add1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~19_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux48~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \ID|Mux48~20_combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \IFE|inst_memory|auto_generated|q_a\(15),
	combout => \EXE|Add1~19_combout\);

-- Location: LCFF_X22_Y21_N17
\ID|register_array[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~51_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][14]~regout\);

-- Location: LCFF_X27_Y18_N17
\ID|register_array[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][14]~regout\);

-- Location: LCFF_X18_Y19_N29
\ID|register_array[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][14]~regout\);

-- Location: LCFF_X18_Y19_N15
\ID|register_array[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][14]~regout\);

-- Location: LCCOMB_X18_Y19_N28
\ID|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][14]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][14]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[8][14]~regout\,
	datac => \ID|register_array[9][14]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux17~10_combout\);

-- Location: LCCOMB_X18_Y20_N22
\ID|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux17~10_combout\ & ((\ID|register_array[11][14]~regout\))) # (!\ID|Mux17~10_combout\ & (\ID|register_array[10][14]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux17~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux17~10_combout\,
	datac => \ID|register_array[10][14]~regout\,
	datad => \ID|register_array[11][14]~regout\,
	combout => \ID|Mux17~11_combout\);

-- Location: LCFF_X22_Y18_N5
\ID|register_array[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][14]~regout\);

-- Location: LCCOMB_X22_Y18_N4
\ID|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # (\ID|register_array[1][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[1][14]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux17~14_combout\);

-- Location: LCCOMB_X22_Y17_N30
\ID|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[26][14]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[18][14]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][14]~regout\,
	datac => \ID|register_array[18][14]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux49~0_combout\);

-- Location: LCCOMB_X22_Y21_N6
\ID|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux49~0_combout\ & ((\ID|register_array[30][14]~regout\))) # (!\ID|Mux49~0_combout\ & (\ID|register_array[22][14]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux49~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux49~0_combout\,
	datac => \ID|register_array[22][14]~regout\,
	datad => \ID|register_array[30][14]~regout\,
	combout => \ID|Mux49~1_combout\);

-- Location: LCCOMB_X25_Y20_N28
\ID|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][14]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[17][14]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[21][14]~regout\,
	datac => \ID|register_array[17][14]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux49~2_combout\);

-- Location: LCCOMB_X27_Y18_N16
\ID|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~3_combout\ = (\ID|Mux49~2_combout\ & (((\ID|register_array[29][14]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux49~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[29][14]~regout\,
	datad => \ID|register_array[25][14]~regout\,
	combout => \ID|Mux49~3_combout\);

-- Location: LCCOMB_X26_Y17_N8
\ID|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][14]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][14]~regout\,
	datad => \ID|register_array[24][14]~regout\,
	combout => \ID|Mux49~4_combout\);

-- Location: LCCOMB_X25_Y19_N4
\ID|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~5_combout\ = (\ID|Mux49~4_combout\ & (((\ID|register_array[28][14]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux49~4_combout\ & (\ID|register_array[20][14]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~4_combout\,
	datab => \ID|register_array[20][14]~regout\,
	datac => \ID|register_array[28][14]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux49~5_combout\);

-- Location: LCCOMB_X21_Y17_N2
\ID|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|Mux49~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux49~5_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux49~3_combout\,
	combout => \ID|Mux49~6_combout\);

-- Location: LCCOMB_X31_Y14_N30
\ID|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[23][14]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[19][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][14]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][14]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux49~7_combout\);

-- Location: LCCOMB_X20_Y14_N10
\ID|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~8_combout\ = (\ID|Mux49~7_combout\ & (((\ID|register_array[31][14]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux49~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][14]~regout\,
	datad => \ID|register_array[27][14]~regout\,
	combout => \ID|Mux49~8_combout\);

-- Location: LCCOMB_X21_Y17_N12
\ID|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux49~6_combout\ & ((\ID|Mux49~8_combout\))) # (!\ID|Mux49~6_combout\ & (\ID|Mux49~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~1_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux49~8_combout\,
	datad => \ID|Mux49~6_combout\,
	combout => \ID|Mux49~9_combout\);

-- Location: LCCOMB_X18_Y19_N14
\ID|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[9][14]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[8][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][14]~regout\,
	datad => \ID|register_array[9][14]~regout\,
	combout => \ID|Mux49~10_combout\);

-- Location: LCCOMB_X21_Y17_N22
\ID|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|register_array[1][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|register_array[1][14]~regout\,
	combout => \ID|Mux49~14_combout\);

-- Location: LCCOMB_X19_Y19_N18
\ID|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~15_combout\ = (\ID|Mux49~14_combout\ & (((\ID|register_array[3][14]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux49~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[2][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][14]~regout\,
	datad => \ID|register_array[2][14]~regout\,
	combout => \ID|Mux49~15_combout\);

-- Location: LCCOMB_X26_Y18_N8
\ID|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][14]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[12][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][14]~regout\,
	datad => \ID|register_array[14][14]~regout\,
	combout => \ID|Mux49~17_combout\);

-- Location: LCCOMB_X25_Y18_N4
\ID|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux49~17_combout\ & (\ID|register_array[15][14]~regout\)) # (!\ID|Mux49~17_combout\ & ((\ID|register_array[13][14]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux49~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux49~17_combout\,
	datac => \ID|register_array[15][14]~regout\,
	datad => \ID|register_array[13][14]~regout\,
	combout => \ID|Mux49~18_combout\);

-- Location: LCCOMB_X23_Y21_N16
\EXE|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~20_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(14))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux49~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \IFE|inst_memory|auto_generated|q_a\(14),
	datad => \ID|Mux49~20_combout\,
	combout => \EXE|Add1~20_combout\);

-- Location: LCCOMB_X26_Y20_N30
\ID|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][13]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[17][13]~regout\,
	datac => \ID|register_array[25][13]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux18~0_combout\);

-- Location: LCFF_X26_Y21_N21
\ID|register_array[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][13]~regout\);

-- Location: LCCOMB_X26_Y21_N20
\ID|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~1_combout\ = (\ID|Mux18~0_combout\ & (((\ID|register_array[29][13]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux18~0_combout\ & (\ID|register_array[21][13]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][13]~regout\,
	datab => \ID|Mux18~0_combout\,
	datac => \ID|register_array[29][13]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux18~1_combout\);

-- Location: LCFF_X20_Y19_N15
\ID|register_array[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][13]~regout\);

-- Location: LCFF_X22_Y19_N1
\ID|register_array[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][13]~regout\);

-- Location: LCFF_X22_Y19_N11
\ID|register_array[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][13]~regout\);

-- Location: LCCOMB_X22_Y19_N0
\ID|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][13]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][13]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][13]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux18~2_combout\);

-- Location: LCFF_X21_Y19_N21
\ID|register_array[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][13]~regout\);

-- Location: LCCOMB_X20_Y19_N14
\ID|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~3_combout\ = (\ID|Mux18~2_combout\ & (((\ID|register_array[30][13]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux18~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][13]~regout\,
	datad => \ID|register_array[30][13]~regout\,
	combout => \ID|Mux18~3_combout\);

-- Location: LCFF_X18_Y19_N9
\ID|register_array[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][13]~regout\);

-- Location: LCFF_X19_Y18_N17
\ID|register_array[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][13]~regout\);

-- Location: LCFF_X18_Y19_N11
\ID|register_array[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][13]~regout\);

-- Location: LCCOMB_X19_Y18_N16
\ID|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[10][13]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[8][13]~regout\,
	datac => \ID|register_array[10][13]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux18~12_combout\);

-- Location: LCFF_X19_Y19_N5
\ID|register_array[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][13]~regout\);

-- Location: LCCOMB_X18_Y19_N8
\ID|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux18~12_combout\ & ((\ID|register_array[11][13]~regout\))) # (!\ID|Mux18~12_combout\ & (\ID|register_array[9][13]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux18~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux18~12_combout\,
	datac => \ID|register_array[9][13]~regout\,
	datad => \ID|register_array[11][13]~regout\,
	combout => \ID|Mux18~13_combout\);

-- Location: LCFF_X19_Y15_N19
\ID|register_array[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][13]~regout\);

-- Location: LCFF_X19_Y17_N21
\ID|register_array[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][13]~regout\);

-- Location: LCCOMB_X19_Y17_N20
\ID|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][13]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux18~14_combout\);

-- Location: LCFF_X19_Y19_N23
\ID|register_array[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][13]~regout\);

-- Location: LCCOMB_X19_Y15_N18
\ID|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux18~14_combout\ & ((\ID|register_array[3][13]~regout\))) # (!\ID|Mux18~14_combout\ & (\ID|register_array[1][13]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux18~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux18~14_combout\,
	datac => \ID|register_array[1][13]~regout\,
	datad => \ID|register_array[3][13]~regout\,
	combout => \ID|Mux18~15_combout\);

-- Location: LCCOMB_X30_Y19_N30
\ID|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux18~13_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux18~15_combout\,
	datad => \ID|Mux18~13_combout\,
	combout => \ID|Mux18~16_combout\);

-- Location: LCCOMB_X22_Y19_N10
\ID|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][13]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][13]~regout\,
	datad => \ID|register_array[22][13]~regout\,
	combout => \ID|Mux50~2_combout\);

-- Location: LCCOMB_X21_Y19_N20
\ID|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux50~2_combout\ & (\ID|register_array[30][13]~regout\)) # (!\ID|Mux50~2_combout\ & ((\ID|register_array[26][13]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux50~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux50~2_combout\,
	datac => \ID|register_array[30][13]~regout\,
	datad => \ID|register_array[26][13]~regout\,
	combout => \ID|Mux50~3_combout\);

-- Location: LCCOMB_X31_Y14_N26
\ID|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][13]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[19][13]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][13]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][13]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux50~7_combout\);

-- Location: LCCOMB_X20_Y14_N20
\ID|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux50~7_combout\ & ((\ID|register_array[31][13]~regout\))) # (!\ID|Mux50~7_combout\ & (\ID|register_array[23][13]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][13]~regout\,
	datac => \ID|register_array[31][13]~regout\,
	datad => \ID|Mux50~7_combout\,
	combout => \ID|Mux50~8_combout\);

-- Location: LCCOMB_X30_Y19_N4
\ID|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][13]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[4][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][13]~regout\,
	datad => \ID|register_array[5][13]~regout\,
	combout => \ID|Mux50~10_combout\);

-- Location: LCCOMB_X29_Y19_N18
\ID|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux50~10_combout\ & (\ID|register_array[7][13]~regout\)) # (!\ID|Mux50~10_combout\ & ((\ID|register_array[6][13]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux50~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux50~10_combout\,
	datac => \ID|register_array[7][13]~regout\,
	datad => \ID|register_array[6][13]~regout\,
	combout => \ID|Mux50~11_combout\);

-- Location: LCCOMB_X18_Y19_N10
\ID|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][13]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[8][13]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][13]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][13]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux50~12_combout\);

-- Location: LCCOMB_X19_Y19_N4
\ID|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~13_combout\ = (\ID|Mux50~12_combout\ & (((\ID|register_array[11][13]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux50~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][13]~regout\,
	datad => \ID|register_array[9][13]~regout\,
	combout => \ID|Mux50~13_combout\);

-- Location: LCCOMB_X21_Y17_N26
\ID|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|register_array[2][13]~regout\,
	combout => \ID|Mux50~14_combout\);

-- Location: LCCOMB_X19_Y19_N22
\ID|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux50~14_combout\ & ((\ID|register_array[3][13]~regout\))) # (!\ID|Mux50~14_combout\ & (\ID|register_array[1][13]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux50~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][13]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[3][13]~regout\,
	datad => \ID|Mux50~14_combout\,
	combout => \ID|Mux50~15_combout\);

-- Location: LCCOMB_X26_Y21_N28
\ID|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|Mux50~13_combout\) # (\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|Mux50~15_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~15_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|Mux50~13_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux50~16_combout\);

-- Location: LCCOMB_X21_Y18_N24
\ID|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[13][13]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[12][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][13]~regout\,
	datad => \ID|register_array[13][13]~regout\,
	combout => \ID|Mux50~17_combout\);

-- Location: LCCOMB_X25_Y18_N30
\ID|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux50~17_combout\ & ((\ID|register_array[15][13]~regout\))) # (!\ID|Mux50~17_combout\ & (\ID|register_array[14][13]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][13]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[15][13]~regout\,
	datad => \ID|Mux50~17_combout\,
	combout => \ID|Mux50~18_combout\);

-- Location: LCCOMB_X26_Y21_N6
\ID|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux50~16_combout\ & (\ID|Mux50~18_combout\)) # (!\ID|Mux50~16_combout\ & ((\ID|Mux50~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~18_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux50~11_combout\,
	datad => \ID|Mux50~16_combout\,
	combout => \ID|Mux50~19_combout\);

-- Location: LCFF_X25_Y20_N25
\ID|register_array[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][12]~regout\);

-- Location: LCCOMB_X25_Y20_N24
\ID|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[21][12]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[17][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[21][12]~regout\,
	datad => \ID|register_array[17][12]~regout\,
	combout => \ID|Mux19~2_combout\);

-- Location: LCCOMB_X26_Y20_N0
\ID|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux19~2_combout\ & ((\ID|register_array[29][12]~regout\))) # (!\ID|Mux19~2_combout\ & (\ID|register_array[25][12]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux19~2_combout\,
	datac => \ID|register_array[25][12]~regout\,
	datad => \ID|register_array[29][12]~regout\,
	combout => \ID|Mux19~3_combout\);

-- Location: LCFF_X26_Y17_N17
\ID|register_array[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][12]~regout\);

-- Location: LCFF_X26_Y17_N11
\ID|register_array[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][12]~regout\);

-- Location: LCCOMB_X26_Y17_N16
\ID|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][12]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][12]~regout\,
	datad => \ID|register_array[16][12]~regout\,
	combout => \ID|Mux19~4_combout\);

-- Location: LCCOMB_X25_Y17_N14
\ID|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~5_combout\ = (\ID|Mux19~4_combout\ & (((\ID|register_array[28][12]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux19~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[20][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][12]~regout\,
	datad => \ID|register_array[28][12]~regout\,
	combout => \ID|Mux19~5_combout\);

-- Location: LCCOMB_X22_Y18_N16
\ID|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux19~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~3_combout\,
	datab => \ID|Mux19~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux19~6_combout\);

-- Location: LCFF_X29_Y19_N5
\ID|register_array[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][12]~regout\);

-- Location: LCFF_X22_Y18_N21
\ID|register_array[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][12]~regout\);

-- Location: LCCOMB_X22_Y18_N20
\ID|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # (\ID|register_array[1][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[1][12]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux19~14_combout\);

-- Location: LCFF_X24_Y18_N23
\ID|register_array[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][12]~regout\);

-- Location: LCCOMB_X24_Y18_N22
\ID|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][12]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][12]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][12]~regout\,
	datac => \ID|register_array[14][12]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux19~17_combout\);

-- Location: LCCOMB_X22_Y19_N12
\ID|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[26][12]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[18][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][12]~regout\,
	datad => \ID|register_array[26][12]~regout\,
	combout => \ID|Mux51~0_combout\);

-- Location: LCCOMB_X23_Y20_N6
\ID|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~1_combout\ = (\ID|Mux51~0_combout\ & (((\ID|register_array[30][12]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux51~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[30][12]~regout\,
	datad => \ID|register_array[22][12]~regout\,
	combout => \ID|Mux51~1_combout\);

-- Location: LCCOMB_X26_Y17_N10
\ID|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][12]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[16][12]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][12]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][12]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux51~4_combout\);

-- Location: LCCOMB_X18_Y19_N22
\ID|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][12]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[8][12]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[9][12]~regout\,
	datac => \ID|register_array[8][12]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux51~10_combout\);

-- Location: LCCOMB_X23_Y19_N26
\ID|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][12]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[4][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][12]~regout\,
	datad => \ID|register_array[6][12]~regout\,
	combout => \ID|Mux51~12_combout\);

-- Location: LCCOMB_X29_Y19_N4
\ID|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux51~12_combout\ & ((\ID|register_array[7][12]~regout\))) # (!\ID|Mux51~12_combout\ & (\ID|register_array[5][12]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][12]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][12]~regout\,
	datad => \ID|Mux51~12_combout\,
	combout => \ID|Mux51~13_combout\);

-- Location: LCCOMB_X21_Y17_N28
\ID|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|register_array[1][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|register_array[1][12]~regout\,
	combout => \ID|Mux51~14_combout\);

-- Location: LCCOMB_X19_Y19_N26
\ID|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~15_combout\ = (\ID|Mux51~14_combout\ & (((\ID|register_array[3][12]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux51~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[2][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][12]~regout\,
	datad => \ID|register_array[2][12]~regout\,
	combout => \ID|Mux51~15_combout\);

-- Location: LCCOMB_X23_Y20_N28
\ID|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux51~13_combout\) # (\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux51~15_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~15_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux51~13_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux51~16_combout\);

-- Location: LCCOMB_X23_Y21_N4
\EXE|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~22_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(12))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux51~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \IFE|inst_memory|auto_generated|q_a\(12),
	datad => \ID|Mux51~20_combout\,
	combout => \EXE|Add1~22_combout\);

-- Location: LCCOMB_X22_Y19_N22
\ID|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][11]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][11]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[18][11]~regout\,
	datac => \ID|register_array[22][11]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux20~2_combout\);

-- Location: LCCOMB_X20_Y19_N2
\ID|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux20~2_combout\ & (\ID|register_array[30][11]~regout\)) # (!\ID|Mux20~2_combout\ & ((\ID|register_array[26][11]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][11]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][11]~regout\,
	datad => \ID|Mux20~2_combout\,
	combout => \ID|Mux20~3_combout\);

-- Location: LCFF_X26_Y17_N21
\ID|register_array[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][11]~regout\);

-- Location: LCFF_X25_Y17_N9
\ID|register_array[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][11]~regout\);

-- Location: LCFF_X26_Y17_N15
\ID|register_array[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][11]~regout\);

-- Location: LCCOMB_X25_Y17_N8
\ID|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[20][11]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[16][11]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[16][11]~regout\,
	datac => \ID|register_array[20][11]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux20~4_combout\);

-- Location: LCFF_X27_Y17_N19
\ID|register_array[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][11]~regout\);

-- Location: LCCOMB_X26_Y17_N20
\ID|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux20~4_combout\ & (\ID|register_array[28][11]~regout\)) # (!\ID|Mux20~4_combout\ & ((\ID|register_array[24][11]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[28][11]~regout\,
	datac => \ID|register_array[24][11]~regout\,
	datad => \ID|Mux20~4_combout\,
	combout => \ID|Mux20~5_combout\);

-- Location: LCCOMB_X21_Y21_N6
\ID|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux20~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux20~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux20~3_combout\,
	combout => \ID|Mux20~6_combout\);

-- Location: LCFF_X19_Y14_N29
\ID|register_array[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][11]~regout\);

-- Location: LCFF_X19_Y14_N15
\ID|register_array[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][11]~regout\);

-- Location: LCCOMB_X19_Y14_N28
\ID|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[27][11]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[19][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[19][11]~regout\,
	datac => \ID|register_array[27][11]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux20~7_combout\);

-- Location: LCFF_X24_Y19_N15
\ID|register_array[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][11]~regout\);

-- Location: LCFF_X23_Y19_N29
\ID|register_array[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][11]~regout\);

-- Location: LCFF_X23_Y19_N15
\ID|register_array[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][11]~regout\);

-- Location: LCCOMB_X23_Y19_N28
\ID|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][11]~regout\,
	datad => \ID|register_array[4][11]~regout\,
	combout => \ID|Mux20~10_combout\);

-- Location: LCFF_X29_Y19_N23
\ID|register_array[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][11]~regout\);

-- Location: LCCOMB_X24_Y19_N14
\ID|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux20~10_combout\ & ((\ID|register_array[7][11]~regout\))) # (!\ID|Mux20~10_combout\ & (\ID|register_array[6][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux20~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux20~10_combout\,
	datac => \ID|register_array[6][11]~regout\,
	datad => \ID|register_array[7][11]~regout\,
	combout => \ID|Mux20~11_combout\);

-- Location: LCFF_X18_Y19_N19
\ID|register_array[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][11]~regout\);

-- Location: LCFF_X19_Y19_N7
\ID|register_array[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][11]~regout\);

-- Location: LCCOMB_X26_Y17_N14
\ID|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[20][11]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[16][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][11]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][11]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux52~4_combout\);

-- Location: LCCOMB_X27_Y17_N18
\ID|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux52~4_combout\ & ((\ID|register_array[28][11]~regout\))) # (!\ID|Mux52~4_combout\ & (\ID|register_array[24][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][11]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[28][11]~regout\,
	datad => \ID|Mux52~4_combout\,
	combout => \ID|Mux52~5_combout\);

-- Location: LCCOMB_X19_Y14_N14
\ID|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[27][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[19][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][11]~regout\,
	datad => \ID|register_array[27][11]~regout\,
	combout => \ID|Mux52~7_combout\);

-- Location: LCCOMB_X20_Y14_N8
\ID|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux52~7_combout\ & ((\ID|register_array[31][11]~regout\))) # (!\ID|Mux52~7_combout\ & (\ID|register_array[23][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][11]~regout\,
	datac => \ID|register_array[31][11]~regout\,
	datad => \ID|Mux52~7_combout\,
	combout => \ID|Mux52~8_combout\);

-- Location: LCCOMB_X23_Y19_N14
\ID|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[5][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[4][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][11]~regout\,
	datad => \ID|register_array[5][11]~regout\,
	combout => \ID|Mux52~10_combout\);

-- Location: LCCOMB_X29_Y19_N22
\ID|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux52~10_combout\ & ((\ID|register_array[7][11]~regout\))) # (!\ID|Mux52~10_combout\ & (\ID|register_array[6][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][11]~regout\,
	datac => \ID|register_array[7][11]~regout\,
	datad => \ID|Mux52~10_combout\,
	combout => \ID|Mux52~11_combout\);

-- Location: LCCOMB_X18_Y19_N18
\ID|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][11]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[8][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][11]~regout\,
	datad => \ID|register_array[10][11]~regout\,
	combout => \ID|Mux52~12_combout\);

-- Location: LCCOMB_X19_Y19_N28
\ID|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux52~12_combout\ & ((\ID|register_array[11][11]~regout\))) # (!\ID|Mux52~12_combout\ & (\ID|register_array[9][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][11]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][11]~regout\,
	datad => \ID|Mux52~12_combout\,
	combout => \ID|Mux52~13_combout\);

-- Location: LCCOMB_X26_Y18_N10
\ID|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[2][11]~regout\,
	combout => \ID|Mux52~14_combout\);

-- Location: LCCOMB_X19_Y19_N6
\ID|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~15_combout\ = (\ID|Mux52~14_combout\ & (((\ID|register_array[3][11]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux52~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[1][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[3][11]~regout\,
	datad => \ID|register_array[1][11]~regout\,
	combout => \ID|Mux52~15_combout\);

-- Location: LCCOMB_X19_Y20_N26
\ID|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|Mux52~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- ((\ID|Mux52~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux52~13_combout\,
	datad => \ID|Mux52~15_combout\,
	combout => \ID|Mux52~16_combout\);

-- Location: LCCOMB_X21_Y18_N6
\ID|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[13][11]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[12][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[13][11]~regout\,
	datac => \ID|register_array[12][11]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux52~17_combout\);

-- Location: LCCOMB_X21_Y17_N30
\ID|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux52~17_combout\ & ((\ID|register_array[15][11]~regout\))) # (!\ID|Mux52~17_combout\ & (\ID|register_array[14][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux52~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][11]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[15][11]~regout\,
	datad => \ID|Mux52~17_combout\,
	combout => \ID|Mux52~18_combout\);

-- Location: LCCOMB_X21_Y17_N20
\ID|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~19_combout\ = (\ID|Mux52~16_combout\ & (((\ID|Mux52~18_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux52~16_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux52~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~16_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux52~11_combout\,
	datad => \ID|Mux52~18_combout\,
	combout => \ID|Mux52~19_combout\);

-- Location: LCFF_X24_Y20_N13
\ID|register_array[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][10]~regout\);

-- Location: LCFF_X24_Y17_N25
\ID|register_array[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][10]~regout\);

-- Location: LCFF_X25_Y20_N23
\ID|register_array[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][10]~regout\);

-- Location: LCCOMB_X24_Y17_N24
\ID|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[21][10]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[17][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[17][10]~regout\,
	datac => \ID|register_array[21][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux21~2_combout\);

-- Location: LCFF_X24_Y17_N19
\ID|register_array[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~55_combout\,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][10]~regout\);

-- Location: LCCOMB_X24_Y20_N12
\ID|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux21~2_combout\ & (\ID|register_array[29][10]~regout\)) # (!\ID|Mux21~2_combout\ & ((\ID|register_array[25][10]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][10]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][10]~regout\,
	datad => \ID|Mux21~2_combout\,
	combout => \ID|Mux21~3_combout\);

-- Location: LCFF_X25_Y17_N27
\ID|register_array[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][10]~regout\);

-- Location: LCFF_X26_Y17_N1
\ID|register_array[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][10]~regout\);

-- Location: LCFF_X26_Y17_N27
\ID|register_array[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][10]~regout\);

-- Location: LCCOMB_X26_Y17_N0
\ID|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][10]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][10]~regout\,
	datad => \ID|register_array[16][10]~regout\,
	combout => \ID|Mux21~4_combout\);

-- Location: LCFF_X25_Y19_N13
\ID|register_array[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][10]~regout\);

-- Location: LCCOMB_X25_Y17_N26
\ID|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux21~4_combout\ & ((\ID|register_array[28][10]~regout\))) # (!\ID|Mux21~4_combout\ & (\ID|register_array[20][10]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux21~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux21~4_combout\,
	datac => \ID|register_array[20][10]~regout\,
	datad => \ID|register_array[28][10]~regout\,
	combout => \ID|Mux21~5_combout\);

-- Location: LCCOMB_X20_Y17_N24
\ID|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux21~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux21~5_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux21~3_combout\,
	datac => \ID|Mux21~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux21~6_combout\);

-- Location: LCFF_X18_Y14_N13
\ID|register_array[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][10]~regout\);

-- Location: LCFF_X19_Y14_N19
\ID|register_array[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][10]~regout\);

-- Location: LCCOMB_X18_Y14_N12
\ID|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[23][10]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][10]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][10]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux21~7_combout\);

-- Location: LCFF_X23_Y19_N25
\ID|register_array[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][10]~regout\);

-- Location: LCCOMB_X24_Y19_N24
\ID|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][10]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[4][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][10]~regout\,
	datad => \ID|register_array[4][10]~regout\,
	combout => \ID|Mux21~12_combout\);

-- Location: LCCOMB_X23_Y19_N24
\ID|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux21~12_combout\ & (\ID|register_array[7][10]~regout\)) # (!\ID|Mux21~12_combout\ & ((\ID|register_array[5][10]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][10]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][10]~regout\,
	datad => \ID|Mux21~12_combout\,
	combout => \ID|Mux21~13_combout\);

-- Location: LCFF_X20_Y20_N1
\ID|register_array[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][10]~regout\);

-- Location: LCFF_X19_Y15_N29
\ID|register_array[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][10]~regout\);

-- Location: LCCOMB_X19_Y15_N28
\ID|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[1][10]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[1][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux21~14_combout\);

-- Location: LCFF_X20_Y20_N19
\ID|register_array[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][10]~regout\);

-- Location: LCCOMB_X20_Y20_N0
\ID|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux21~14_combout\ & ((\ID|register_array[3][10]~regout\))) # (!\ID|Mux21~14_combout\ & (\ID|register_array[2][10]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux21~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux21~14_combout\,
	datac => \ID|register_array[2][10]~regout\,
	datad => \ID|register_array[3][10]~regout\,
	combout => \ID|Mux21~15_combout\);

-- Location: LCCOMB_X20_Y17_N16
\ID|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|Mux21~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux21~13_combout\,
	datad => \ID|Mux21~15_combout\,
	combout => \ID|Mux21~16_combout\);

-- Location: LCCOMB_X22_Y19_N4
\ID|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[26][10]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[18][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][10]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux53~0_combout\);

-- Location: LCCOMB_X21_Y19_N24
\ID|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~1_combout\ = (\ID|Mux53~0_combout\ & (((\ID|register_array[30][10]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux53~0_combout\ & (\ID|register_array[22][10]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~0_combout\,
	datab => \ID|register_array[22][10]~regout\,
	datac => \ID|register_array[30][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux53~1_combout\);

-- Location: LCCOMB_X25_Y20_N22
\ID|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][10]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[17][10]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[21][10]~regout\,
	datac => \ID|register_array[17][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux53~2_combout\);

-- Location: LCCOMB_X20_Y20_N12
\ID|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~3_combout\ = (\ID|Mux53~2_combout\ & ((\ID|register_array[29][10]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux53~2_combout\ & (((\ID|register_array[25][10]~regout\ & \IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~2_combout\,
	datab => \ID|register_array[29][10]~regout\,
	datac => \ID|register_array[25][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux53~3_combout\);

-- Location: LCCOMB_X26_Y17_N26
\ID|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][10]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][10]~regout\,
	datad => \ID|register_array[24][10]~regout\,
	combout => \ID|Mux53~4_combout\);

-- Location: LCCOMB_X25_Y19_N12
\ID|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux53~4_combout\ & ((\ID|register_array[28][10]~regout\))) # (!\ID|Mux53~4_combout\ & (\ID|register_array[20][10]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][10]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[28][10]~regout\,
	datad => \ID|Mux53~4_combout\,
	combout => \ID|Mux53~5_combout\);

-- Location: LCCOMB_X20_Y20_N22
\ID|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux53~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux53~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux53~5_combout\,
	datad => \ID|Mux53~3_combout\,
	combout => \ID|Mux53~6_combout\);

-- Location: LCCOMB_X19_Y14_N18
\ID|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][10]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][10]~regout\,
	datad => \ID|register_array[23][10]~regout\,
	combout => \ID|Mux53~7_combout\);

-- Location: LCCOMB_X20_Y14_N18
\ID|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux53~7_combout\ & ((\ID|register_array[31][10]~regout\))) # (!\ID|Mux53~7_combout\ & (\ID|register_array[27][10]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][10]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][10]~regout\,
	datad => \ID|Mux53~7_combout\,
	combout => \ID|Mux53~8_combout\);

-- Location: LCCOMB_X20_Y20_N16
\ID|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux53~6_combout\ & (\ID|Mux53~8_combout\)) # (!\ID|Mux53~6_combout\ & ((\ID|Mux53~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux53~8_combout\,
	datac => \ID|Mux53~1_combout\,
	datad => \ID|Mux53~6_combout\,
	combout => \ID|Mux53~9_combout\);

-- Location: LCCOMB_X20_Y20_N26
\ID|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|register_array[1][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[1][10]~regout\,
	combout => \ID|Mux53~14_combout\);

-- Location: LCCOMB_X20_Y20_N18
\ID|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux53~14_combout\ & (\ID|register_array[3][10]~regout\)) # (!\ID|Mux53~14_combout\ & ((\ID|register_array[2][10]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux53~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux53~14_combout\,
	datac => \ID|register_array[3][10]~regout\,
	datad => \ID|register_array[2][10]~regout\,
	combout => \ID|Mux53~15_combout\);

-- Location: LCCOMB_X20_Y17_N22
\EXE|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~24_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(10))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux53~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(2),
	datab => \CTL|ALUSrc~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(10),
	datad => \ID|Mux53~20_combout\,
	combout => \EXE|Add1~24_combout\);

-- Location: LCCOMB_X22_Y19_N30
\ID|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][9]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][9]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux22~2_combout\);

-- Location: LCCOMB_X18_Y18_N2
\ID|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux22~2_combout\ & (\ID|register_array[30][9]~regout\)) # (!\ID|Mux22~2_combout\ & ((\ID|register_array[26][9]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][9]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][9]~regout\,
	datad => \ID|Mux22~2_combout\,
	combout => \ID|Mux22~3_combout\);

-- Location: LCFF_X27_Y21_N9
\ID|register_array[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][9]~regout\);

-- Location: LCCOMB_X26_Y16_N28
\ID|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[20][9]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[16][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][9]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[20][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux22~4_combout\);

-- Location: LCCOMB_X27_Y21_N8
\ID|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~5_combout\ = (\ID|Mux22~4_combout\ & (((\ID|register_array[28][9]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux22~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][9]~regout\,
	datad => \ID|register_array[28][9]~regout\,
	combout => \ID|Mux22~5_combout\);

-- Location: LCCOMB_X22_Y14_N24
\ID|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux22~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux22~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux22~3_combout\,
	combout => \ID|Mux22~6_combout\);

-- Location: LCFF_X20_Y14_N5
\ID|register_array[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][9]~regout\);

-- Location: LCFF_X19_Y18_N25
\ID|register_array[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][9]~regout\);

-- Location: LCFF_X18_Y18_N21
\ID|register_array[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][9]~regout\);

-- Location: LCCOMB_X19_Y14_N6
\ID|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[27][9]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[19][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][9]~regout\,
	datad => \ID|register_array[27][9]~regout\,
	combout => \ID|Mux54~7_combout\);

-- Location: LCCOMB_X20_Y14_N4
\ID|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~8_combout\ = (\ID|Mux54~7_combout\ & (((\ID|register_array[31][9]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux54~7_combout\ & (\ID|register_array[23][9]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~7_combout\,
	datab => \ID|register_array[23][9]~regout\,
	datac => \ID|register_array[31][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux54~8_combout\);

-- Location: LCCOMB_X23_Y19_N30
\ID|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][9]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][9]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux54~10_combout\);

-- Location: LCCOMB_X23_Y18_N10
\ID|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~11_combout\ = (\ID|Mux54~10_combout\ & (((\ID|register_array[7][9]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux54~10_combout\ & (\ID|register_array[6][9]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][9]~regout\,
	datab => \ID|Mux54~10_combout\,
	datac => \ID|register_array[7][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux54~11_combout\);

-- Location: LCCOMB_X19_Y18_N24
\ID|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[10][9]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[8][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][9]~regout\,
	datad => \ID|register_array[10][9]~regout\,
	combout => \ID|Mux54~12_combout\);

-- Location: LCCOMB_X18_Y18_N20
\ID|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~13_combout\ = (\ID|Mux54~12_combout\ & (((\ID|register_array[11][9]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux54~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][9]~regout\,
	datad => \ID|register_array[9][9]~regout\,
	combout => \ID|Mux54~13_combout\);

-- Location: LCCOMB_X20_Y20_N30
\ID|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|register_array[2][9]~regout\,
	combout => \ID|Mux54~14_combout\);

-- Location: LCCOMB_X20_Y21_N28
\ID|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux54~14_combout\ & ((\ID|register_array[3][9]~regout\))) # (!\ID|Mux54~14_combout\ & (\ID|register_array[1][9]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux54~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][9]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[3][9]~regout\,
	datad => \ID|Mux54~14_combout\,
	combout => \ID|Mux54~15_combout\);

-- Location: LCCOMB_X19_Y20_N4
\ID|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|Mux54~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux54~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux54~15_combout\,
	datad => \ID|Mux54~13_combout\,
	combout => \ID|Mux54~16_combout\);

-- Location: LCCOMB_X21_Y18_N30
\ID|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[13][9]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[12][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][9]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux54~17_combout\);

-- Location: LCCOMB_X23_Y18_N20
\ID|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~18_combout\ = (\ID|Mux54~17_combout\ & (((\ID|register_array[15][9]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux54~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[15][9]~regout\,
	datad => \ID|register_array[14][9]~regout\,
	combout => \ID|Mux54~18_combout\);

-- Location: LCCOMB_X19_Y20_N14
\ID|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux54~16_combout\ & (\ID|Mux54~18_combout\)) # (!\ID|Mux54~16_combout\ & ((\ID|Mux54~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux54~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~18_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux54~16_combout\,
	datad => \ID|Mux54~11_combout\,
	combout => \ID|Mux54~19_combout\);

-- Location: LCCOMB_X27_Y16_N22
\ID|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][8]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][8]~regout\,
	datad => \ID|register_array[16][8]~regout\,
	combout => \ID|Mux23~4_combout\);

-- Location: LCFF_X21_Y14_N7
\ID|register_array[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][8]~regout\);

-- Location: LCCOMB_X18_Y14_N16
\ID|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[23][8]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][8]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][8]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][8]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux23~7_combout\);

-- Location: LCCOMB_X21_Y14_N6
\ID|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~8_combout\ = (\ID|Mux23~7_combout\ & ((\ID|register_array[31][8]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux23~7_combout\ & (((\ID|register_array[27][8]~regout\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][8]~regout\,
	datab => \ID|Mux23~7_combout\,
	datac => \ID|register_array[27][8]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux23~8_combout\);

-- Location: LCCOMB_X19_Y17_N4
\ID|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[9][8]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][8]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[9][8]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux23~10_combout\);

-- Location: LCFF_X24_Y19_N27
\ID|register_array[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][8]~regout\);

-- Location: LCCOMB_X24_Y19_N26
\ID|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][8]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[4][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][8]~regout\,
	datad => \ID|register_array[4][8]~regout\,
	combout => \ID|Mux23~12_combout\);

-- Location: LCCOMB_X23_Y19_N0
\ID|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux23~12_combout\ & (\ID|register_array[7][8]~regout\)) # (!\ID|Mux23~12_combout\ & ((\ID|register_array[5][8]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[7][8]~regout\,
	datac => \ID|register_array[5][8]~regout\,
	datad => \ID|Mux23~12_combout\,
	combout => \ID|Mux23~13_combout\);

-- Location: LCFF_X19_Y15_N15
\ID|register_array[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][8]~regout\);

-- Location: LCCOMB_X19_Y15_N14
\ID|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[1][8]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[1][8]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux23~14_combout\);

-- Location: LCFF_X23_Y18_N25
\ID|register_array[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][8]~regout\);

-- Location: LCCOMB_X22_Y19_N2
\ID|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[26][8]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[18][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][8]~regout\,
	datad => \ID|register_array[26][8]~regout\,
	combout => \ID|Mux55~0_combout\);

-- Location: LCCOMB_X21_Y14_N16
\ID|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~1_combout\ = (\ID|Mux55~0_combout\ & (((\ID|register_array[30][8]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux55~0_combout\ & (\ID|register_array[22][8]~regout\ & (\IFE|inst_memory|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~0_combout\,
	datab => \ID|register_array[22][8]~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|register_array[30][8]~regout\,
	combout => \ID|Mux55~1_combout\);

-- Location: LCCOMB_X31_Y16_N30
\ID|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[1][8]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][8]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux55~14_combout\);

-- Location: LCCOMB_X20_Y21_N14
\ID|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~15_combout\ = (\ID|Mux55~14_combout\ & (((\ID|register_array[3][8]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux55~14_combout\ & (\ID|register_array[2][8]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][8]~regout\,
	datab => \ID|Mux55~14_combout\,
	datac => \ID|register_array[3][8]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux55~15_combout\);

-- Location: LCCOMB_X21_Y18_N18
\ID|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][8]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[12][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][8]~regout\,
	datad => \ID|register_array[14][8]~regout\,
	combout => \ID|Mux55~17_combout\);

-- Location: LCCOMB_X23_Y18_N24
\ID|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~18_combout\ = (\ID|Mux55~17_combout\ & (((\ID|register_array[15][8]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux55~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[15][8]~regout\,
	datad => \ID|register_array[13][8]~regout\,
	combout => \ID|Mux55~18_combout\);

-- Location: LCCOMB_X21_Y14_N18
\EXE|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~26_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(8)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux55~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(2),
	datab => \CTL|ALUSrc~combout\,
	datac => \ID|Mux55~20_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(8),
	combout => \EXE|Add1~26_combout\);

-- Location: LCFF_X24_Y17_N27
\ID|register_array[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~58_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][7]~regout\);

-- Location: LCFF_X24_Y20_N25
\ID|register_array[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][7]~regout\);

-- Location: LCFF_X25_Y20_N15
\ID|register_array[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][7]~regout\);

-- Location: LCCOMB_X24_Y20_N24
\ID|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][7]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[17][7]~regout\,
	datac => \ID|register_array[25][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux24~0_combout\);

-- Location: LCFF_X24_Y17_N21
\ID|register_array[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][7]~regout\);

-- Location: LCCOMB_X24_Y17_N20
\ID|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux24~0_combout\ & (\ID|register_array[29][7]~regout\)) # (!\ID|Mux24~0_combout\ & ((\ID|register_array[21][7]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux24~0_combout\,
	datac => \ID|register_array[29][7]~regout\,
	datad => \ID|register_array[21][7]~regout\,
	combout => \ID|Mux24~1_combout\);

-- Location: LCCOMB_X22_Y19_N28
\ID|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][7]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][7]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux24~2_combout\);

-- Location: LCCOMB_X18_Y18_N14
\ID|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~3_combout\ = (\ID|Mux24~2_combout\ & ((\ID|register_array[30][7]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux24~2_combout\ & (((\ID|register_array[26][7]~regout\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][7]~regout\,
	datab => \ID|Mux24~2_combout\,
	datac => \ID|register_array[26][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux24~3_combout\);

-- Location: LCFF_X26_Y16_N13
\ID|register_array[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][7]~regout\);

-- Location: LCFF_X26_Y16_N23
\ID|register_array[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][7]~regout\);

-- Location: LCCOMB_X26_Y16_N12
\ID|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[20][7]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[20][7]~regout\,
	datad => \ID|register_array[16][7]~regout\,
	combout => \ID|Mux24~4_combout\);

-- Location: LCCOMB_X27_Y21_N18
\ID|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~5_combout\ = (\ID|Mux24~4_combout\ & (((\ID|register_array[28][7]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux24~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][7]~regout\,
	datad => \ID|register_array[28][7]~regout\,
	combout => \ID|Mux24~5_combout\);

-- Location: LCCOMB_X19_Y18_N14
\ID|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux24~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux24~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~3_combout\,
	datab => \ID|Mux24~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux24~6_combout\);

-- Location: LCFF_X18_Y14_N27
\ID|register_array[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][7]~regout\);

-- Location: LCCOMB_X19_Y14_N2
\ID|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[27][7]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[19][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[19][7]~regout\,
	datac => \ID|register_array[27][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux24~7_combout\);

-- Location: LCCOMB_X18_Y14_N26
\ID|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux24~7_combout\ & (\ID|register_array[31][7]~regout\)) # (!\ID|Mux24~7_combout\ & ((\ID|register_array[23][7]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][7]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][7]~regout\,
	datad => \ID|Mux24~7_combout\,
	combout => \ID|Mux24~8_combout\);

-- Location: LCCOMB_X18_Y14_N20
\ID|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~9_combout\ = (\ID|Mux24~6_combout\ & ((\ID|Mux24~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux24~6_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(21) & \ID|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~6_combout\,
	datab => \ID|Mux24~8_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux24~1_combout\,
	combout => \ID|Mux24~9_combout\);

-- Location: LCFF_X23_Y19_N7
\ID|register_array[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][7]~regout\);

-- Location: LCFF_X23_Y18_N27
\ID|register_array[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][7]~regout\);

-- Location: LCCOMB_X25_Y20_N14
\ID|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][7]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[25][7]~regout\,
	datac => \ID|register_array[17][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux56~0_combout\);

-- Location: LCCOMB_X24_Y17_N14
\ID|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~1_combout\ = (\ID|Mux56~0_combout\ & ((\ID|register_array[29][7]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux56~0_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(18) & \ID|register_array[21][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][7]~regout\,
	datab => \ID|Mux56~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|register_array[21][7]~regout\,
	combout => \ID|Mux56~1_combout\);

-- Location: LCCOMB_X26_Y16_N22
\ID|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[20][7]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][7]~regout\,
	datad => \ID|register_array[20][7]~regout\,
	combout => \ID|Mux56~4_combout\);

-- Location: LCCOMB_X23_Y19_N6
\ID|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][7]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[4][7]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[5][7]~regout\,
	datac => \ID|register_array[4][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux56~10_combout\);

-- Location: LCCOMB_X23_Y18_N26
\ID|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~11_combout\ = (\ID|Mux56~10_combout\ & (((\ID|register_array[7][7]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux56~10_combout\ & (\ID|register_array[6][7]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~10_combout\,
	datab => \ID|register_array[6][7]~regout\,
	datac => \ID|register_array[7][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux56~11_combout\);

-- Location: LCCOMB_X19_Y18_N8
\ID|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][7]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[8][7]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[10][7]~regout\,
	datac => \ID|register_array[8][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux56~12_combout\);

-- Location: LCCOMB_X16_Y18_N28
\ID|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~13_combout\ = (\ID|Mux56~12_combout\ & (((\ID|register_array[11][7]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux56~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][7]~regout\,
	datad => \ID|register_array[9][7]~regout\,
	combout => \ID|Mux56~13_combout\);

-- Location: LCCOMB_X16_Y18_N2
\ID|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|register_array[2][7]~regout\,
	combout => \ID|Mux56~14_combout\);

-- Location: LCCOMB_X20_Y21_N18
\ID|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux56~14_combout\ & ((\ID|register_array[3][7]~regout\))) # (!\ID|Mux56~14_combout\ & (\ID|register_array[1][7]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][7]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[3][7]~regout\,
	datad => \ID|Mux56~14_combout\,
	combout => \ID|Mux56~15_combout\);

-- Location: LCCOMB_X16_Y18_N12
\ID|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux56~13_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- \ID|Mux56~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux56~13_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|Mux56~15_combout\,
	combout => \ID|Mux56~16_combout\);

-- Location: LCCOMB_X24_Y18_N14
\ID|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][7]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[12][7]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[13][7]~regout\,
	datac => \ID|register_array[12][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux56~17_combout\);

-- Location: LCCOMB_X23_Y18_N4
\ID|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux56~17_combout\ & ((\ID|register_array[15][7]~regout\))) # (!\ID|Mux56~17_combout\ & (\ID|register_array[14][7]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][7]~regout\,
	datac => \ID|register_array[15][7]~regout\,
	datad => \ID|Mux56~17_combout\,
	combout => \ID|Mux56~18_combout\);

-- Location: LCCOMB_X16_Y18_N6
\ID|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~19_combout\ = (\ID|Mux56~16_combout\ & ((\ID|Mux56~18_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux56~16_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(18) & \ID|Mux56~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~16_combout\,
	datab => \ID|Mux56~18_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|Mux56~11_combout\,
	combout => \ID|Mux56~19_combout\);

-- Location: LCCOMB_X21_Y10_N4
\EXE|Add1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~27_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(7))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux56~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(7),
	datab => \ID|Mux56~20_combout\,
	datac => \CTL|ALUSrc~combout\,
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~27_combout\);

-- Location: LCCOMB_X18_Y18_N16
\ID|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[26][6]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[18][6]~regout\,
	datac => \ID|register_array[26][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux25~0_combout\);

-- Location: LCFF_X19_Y14_N31
\ID|register_array[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][6]~regout\);

-- Location: LCFF_X18_Y14_N23
\ID|register_array[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][6]~regout\);

-- Location: LCFF_X19_Y14_N25
\ID|register_array[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][6]~regout\);

-- Location: LCCOMB_X18_Y14_N22
\ID|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][6]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][6]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux25~7_combout\);

-- Location: LCFF_X20_Y14_N25
\ID|register_array[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][6]~regout\);

-- Location: LCCOMB_X19_Y14_N30
\ID|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux25~7_combout\ & (\ID|register_array[31][6]~regout\)) # (!\ID|Mux25~7_combout\ & ((\ID|register_array[27][6]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][6]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][6]~regout\,
	datad => \ID|Mux25~7_combout\,
	combout => \ID|Mux25~8_combout\);

-- Location: LCFF_X23_Y19_N17
\ID|register_array[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][6]~regout\);

-- Location: LCFF_X24_Y19_N21
\ID|register_array[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][6]~regout\);

-- Location: LCCOMB_X24_Y19_N20
\ID|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][6]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[4][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][6]~regout\,
	datad => \ID|register_array[4][6]~regout\,
	combout => \ID|Mux25~12_combout\);

-- Location: LCCOMB_X23_Y19_N16
\ID|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux25~12_combout\ & (\ID|register_array[7][6]~regout\)) # (!\ID|Mux25~12_combout\ & ((\ID|register_array[5][6]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][6]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][6]~regout\,
	datad => \ID|Mux25~12_combout\,
	combout => \ID|Mux25~13_combout\);

-- Location: LCFF_X19_Y15_N25
\ID|register_array[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][6]~regout\);

-- Location: LCCOMB_X19_Y15_N24
\ID|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[1][6]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[1][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux25~14_combout\);

-- Location: LCCOMB_X26_Y19_N12
\ID|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~15_combout\ = (\ID|Mux25~14_combout\ & (((\ID|register_array[3][6]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux25~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[2][6]~regout\,
	datad => \ID|register_array[3][6]~regout\,
	combout => \ID|Mux25~15_combout\);

-- Location: LCCOMB_X26_Y19_N24
\ID|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|Mux25~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux25~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux25~15_combout\,
	datad => \ID|Mux25~13_combout\,
	combout => \ID|Mux25~16_combout\);

-- Location: LCCOMB_X19_Y14_N24
\ID|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][6]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][6]~regout\,
	datad => \ID|register_array[23][6]~regout\,
	combout => \ID|Mux57~7_combout\);

-- Location: LCCOMB_X20_Y14_N24
\ID|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux57~7_combout\ & ((\ID|register_array[31][6]~regout\))) # (!\ID|Mux57~7_combout\ & (\ID|register_array[27][6]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][6]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][6]~regout\,
	datad => \ID|Mux57~7_combout\,
	combout => \ID|Mux57~8_combout\);

-- Location: LCCOMB_X26_Y19_N16
\ID|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|register_array[1][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|register_array[1][6]~regout\,
	combout => \ID|Mux57~14_combout\);

-- Location: LCCOMB_X19_Y16_N14
\ID|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][6]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[12][6]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][6]~regout\,
	datac => \ID|register_array[12][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux57~17_combout\);

-- Location: LCCOMB_X20_Y16_N22
\ID|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~18_combout\ = (\ID|Mux57~17_combout\ & (((\ID|register_array[15][6]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux57~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[15][6]~regout\,
	datad => \ID|register_array[13][6]~regout\,
	combout => \ID|Mux57~18_combout\);

-- Location: LCCOMB_X23_Y14_N0
\EXE|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~28_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(6))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux57~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(6),
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \ID|Mux57~20_combout\,
	combout => \EXE|Add1~28_combout\);

-- Location: LCFF_X22_Y19_N27
\ID|register_array[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][5]~regout\);

-- Location: LCFF_X27_Y17_N17
\ID|register_array[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][5]~regout\);

-- Location: LCFF_X26_Y16_N21
\ID|register_array[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][5]~regout\);

-- Location: LCFF_X26_Y16_N31
\ID|register_array[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][5]~regout\);

-- Location: LCCOMB_X26_Y16_N20
\ID|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[20][5]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[20][5]~regout\,
	datad => \ID|register_array[16][5]~regout\,
	combout => \ID|Mux26~4_combout\);

-- Location: LCFF_X27_Y16_N29
\ID|register_array[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][5]~regout\);

-- Location: LCFF_X19_Y14_N11
\ID|register_array[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][5]~regout\);

-- Location: LCCOMB_X27_Y16_N28
\ID|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[27][5]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[19][5]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][5]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux26~7_combout\);

-- Location: LCCOMB_X20_Y13_N28
\ID|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux26~7_combout\ & (\ID|register_array[31][5]~regout\)) # (!\ID|Mux26~7_combout\ & ((\ID|register_array[23][5]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][5]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][5]~regout\,
	datad => \ID|Mux26~7_combout\,
	combout => \ID|Mux26~8_combout\);

-- Location: LCCOMB_X19_Y15_N26
\ID|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[5][5]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][5]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[4][5]~regout\,
	datac => \ID|register_array[5][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux26~10_combout\);

-- Location: LCFF_X24_Y18_N17
\ID|register_array[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][5]~regout\);

-- Location: LCFF_X20_Y18_N13
\ID|register_array[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][5]~regout\);

-- Location: LCFF_X24_Y18_N27
\ID|register_array[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][5]~regout\);

-- Location: LCCOMB_X20_Y18_N12
\ID|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[13][5]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[12][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][5]~regout\,
	datad => \ID|register_array[12][5]~regout\,
	combout => \ID|Mux26~17_combout\);

-- Location: LCFF_X23_Y18_N19
\ID|register_array[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][5]~regout\);

-- Location: LCCOMB_X24_Y18_N16
\ID|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux26~17_combout\ & (\ID|register_array[15][5]~regout\)) # (!\ID|Mux26~17_combout\ & ((\ID|register_array[14][5]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[15][5]~regout\,
	datac => \ID|register_array[14][5]~regout\,
	datad => \ID|Mux26~17_combout\,
	combout => \ID|Mux26~18_combout\);

-- Location: LCCOMB_X22_Y19_N26
\ID|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][5]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][5]~regout\,
	datad => \ID|register_array[22][5]~regout\,
	combout => \ID|Mux58~2_combout\);

-- Location: LCCOMB_X27_Y17_N16
\ID|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux58~2_combout\ & ((\ID|register_array[30][5]~regout\))) # (!\ID|Mux58~2_combout\ & (\ID|register_array[26][5]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][5]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[30][5]~regout\,
	datad => \ID|Mux58~2_combout\,
	combout => \ID|Mux58~3_combout\);

-- Location: LCCOMB_X26_Y16_N30
\ID|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[20][5]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[16][5]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][5]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux58~4_combout\);

-- Location: LCCOMB_X27_Y17_N26
\ID|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~5_combout\ = (\ID|Mux58~4_combout\ & (((\ID|register_array[28][5]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux58~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[28][5]~regout\,
	datad => \ID|register_array[24][5]~regout\,
	combout => \ID|Mux58~5_combout\);

-- Location: LCCOMB_X21_Y16_N4
\ID|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux58~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux58~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux58~3_combout\,
	datac => \ID|Mux58~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux58~6_combout\);

-- Location: LCCOMB_X19_Y14_N10
\ID|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][5]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[19][5]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[27][5]~regout\,
	datac => \ID|register_array[19][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux58~7_combout\);

-- Location: LCCOMB_X16_Y18_N20
\ID|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[2][5]~regout\,
	combout => \ID|Mux58~14_combout\);

-- Location: LCCOMB_X24_Y18_N26
\ID|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[13][5]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[12][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][5]~regout\,
	datad => \ID|register_array[13][5]~regout\,
	combout => \ID|Mux58~17_combout\);

-- Location: LCCOMB_X23_Y18_N18
\ID|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~18_combout\ = (\ID|Mux58~17_combout\ & (((\ID|register_array[15][5]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux58~17_combout\ & (\ID|register_array[14][5]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~17_combout\,
	datab => \ID|register_array[14][5]~regout\,
	datac => \ID|register_array[15][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux58~18_combout\);

-- Location: LCFF_X18_Y14_N11
\ID|register_array[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][4]~regout\);

-- Location: LCFF_X24_Y19_N19
\ID|register_array[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][4]~regout\);

-- Location: LCFF_X24_Y19_N13
\ID|register_array[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][4]~regout\);

-- Location: LCCOMB_X24_Y19_N18
\ID|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][4]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][4]~regout\,
	datad => \ID|register_array[4][4]~regout\,
	combout => \ID|Mux27~12_combout\);

-- Location: LCFF_X18_Y15_N21
\ID|register_array[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][4]~regout\);

-- Location: LCFF_X24_Y18_N13
\ID|register_array[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][4]~regout\);

-- Location: LCFF_X24_Y18_N31
\ID|register_array[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][4]~regout\);

-- Location: LCCOMB_X24_Y18_N12
\ID|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[14][4]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[14][4]~regout\,
	datad => \ID|register_array[12][4]~regout\,
	combout => \ID|Mux27~17_combout\);

-- Location: LCCOMB_X27_Y19_N26
\ID|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[21][4]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[17][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][4]~regout\,
	datad => \ID|register_array[21][4]~regout\,
	combout => \ID|Mux59~2_combout\);

-- Location: LCCOMB_X26_Y20_N12
\ID|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux59~2_combout\ & ((\ID|register_array[29][4]~regout\))) # (!\ID|Mux59~2_combout\ & (\ID|register_array[25][4]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][4]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[29][4]~regout\,
	datad => \ID|Mux59~2_combout\,
	combout => \ID|Mux59~3_combout\);

-- Location: LCCOMB_X26_Y16_N18
\ID|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][4]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[16][4]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[24][4]~regout\,
	datac => \ID|register_array[16][4]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux59~4_combout\);

-- Location: LCCOMB_X25_Y19_N14
\ID|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~5_combout\ = (\ID|Mux59~4_combout\ & (((\ID|register_array[28][4]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux59~4_combout\ & (\ID|register_array[20][4]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][4]~regout\,
	datab => \ID|Mux59~4_combout\,
	datac => \ID|register_array[28][4]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux59~5_combout\);

-- Location: LCCOMB_X21_Y16_N22
\ID|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux59~3_combout\) # (\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux59~5_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~5_combout\,
	datab => \ID|Mux59~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux59~6_combout\);

-- Location: LCCOMB_X18_Y14_N10
\ID|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][4]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][4]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][4]~regout\,
	datac => \ID|register_array[19][4]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux59~7_combout\);

-- Location: LCCOMB_X19_Y18_N26
\ID|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][4]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][4]~regout\,
	datad => \ID|register_array[9][4]~regout\,
	combout => \ID|Mux59~10_combout\);

-- Location: LCCOMB_X29_Y18_N24
\ID|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~11_combout\ = (\ID|Mux59~10_combout\ & ((\ID|register_array[11][4]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux59~10_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(17) & \ID|register_array[10][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][4]~regout\,
	datab => \ID|Mux59~10_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|register_array[10][4]~regout\,
	combout => \ID|Mux59~11_combout\);

-- Location: LCCOMB_X24_Y19_N12
\ID|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[6][4]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[4][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][4]~regout\,
	datad => \ID|register_array[6][4]~regout\,
	combout => \ID|Mux59~12_combout\);

-- Location: LCCOMB_X29_Y19_N28
\ID|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~13_combout\ = (\ID|Mux59~12_combout\ & (((\ID|register_array[7][4]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux59~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][4]~regout\,
	datad => \ID|register_array[5][4]~regout\,
	combout => \ID|Mux59~13_combout\);

-- Location: LCCOMB_X29_Y14_N22
\ID|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[1][4]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[1][4]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux59~14_combout\);

-- Location: LCCOMB_X18_Y15_N20
\ID|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux59~14_combout\ & ((\ID|register_array[3][4]~regout\))) # (!\ID|Mux59~14_combout\ & (\ID|register_array[2][4]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][4]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][4]~regout\,
	datad => \ID|Mux59~14_combout\,
	combout => \ID|Mux59~15_combout\);

-- Location: LCCOMB_X29_Y18_N2
\ID|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux59~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux59~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux59~13_combout\,
	datad => \ID|Mux59~15_combout\,
	combout => \ID|Mux59~16_combout\);

-- Location: LCCOMB_X24_Y18_N30
\ID|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[14][4]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[12][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][4]~regout\,
	datad => \ID|register_array[14][4]~regout\,
	combout => \ID|Mux59~17_combout\);

-- Location: LCCOMB_X25_Y18_N12
\ID|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~18_combout\ = (\ID|Mux59~17_combout\ & (((\ID|register_array[15][4]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux59~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[15][4]~regout\,
	datad => \ID|register_array[13][4]~regout\,
	combout => \ID|Mux59~18_combout\);

-- Location: LCCOMB_X29_Y18_N12
\ID|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~19_combout\ = (\ID|Mux59~16_combout\ & ((\ID|Mux59~18_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux59~16_combout\ & (((\ID|Mux59~11_combout\ & \IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~18_combout\,
	datab => \ID|Mux59~16_combout\,
	datac => \ID|Mux59~11_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux59~19_combout\);

-- Location: LCCOMB_X22_Y19_N20
\ID|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][3]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][3]~regout\,
	datad => \ID|register_array[18][3]~regout\,
	combout => \ID|Mux28~2_combout\);

-- Location: LCFF_X23_Y19_N21
\ID|register_array[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][3]~regout\);

-- Location: LCFF_X23_Y19_N23
\ID|register_array[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][3]~regout\);

-- Location: LCCOMB_X23_Y19_N20
\ID|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][3]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][3]~regout\,
	datad => \ID|register_array[4][3]~regout\,
	combout => \ID|Mux28~10_combout\);

-- Location: LCCOMB_X19_Y14_N22
\ID|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[27][3]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[19][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][3]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][3]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux60~7_combout\);

-- Location: LCCOMB_X19_Y13_N6
\ID|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux60~7_combout\ & ((\ID|register_array[31][3]~regout\))) # (!\ID|Mux60~7_combout\ & (\ID|register_array[23][3]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][3]~regout\,
	datac => \ID|register_array[31][3]~regout\,
	datad => \ID|Mux60~7_combout\,
	combout => \ID|Mux60~8_combout\);

-- Location: LCCOMB_X23_Y19_N22
\ID|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][3]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][3]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][3]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux60~10_combout\);

-- Location: LCCOMB_X27_Y11_N10
\ID|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~11_combout\ = (\ID|Mux60~10_combout\ & (((\ID|register_array[7][3]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux60~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[7][3]~regout\,
	datad => \ID|register_array[6][3]~regout\,
	combout => \ID|Mux60~11_combout\);

-- Location: LCCOMB_X19_Y18_N6
\ID|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[10][3]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[8][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][3]~regout\,
	datad => \ID|register_array[10][3]~regout\,
	combout => \ID|Mux60~12_combout\);

-- Location: LCCOMB_X18_Y17_N14
\ID|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux60~12_combout\ & (\ID|register_array[11][3]~regout\)) # (!\ID|Mux60~12_combout\ & ((\ID|register_array[9][3]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux60~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux60~12_combout\,
	datac => \ID|register_array[11][3]~regout\,
	datad => \ID|register_array[9][3]~regout\,
	combout => \ID|Mux60~13_combout\);

-- Location: LCCOMB_X21_Y16_N28
\ID|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[2][3]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux60~14_combout\);

-- Location: LCCOMB_X21_Y16_N26
\ID|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux60~14_combout\ & (\ID|register_array[3][3]~regout\)) # (!\ID|Mux60~14_combout\ & ((\ID|register_array[1][3]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux60~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux60~14_combout\,
	datac => \ID|register_array[3][3]~regout\,
	datad => \ID|register_array[1][3]~regout\,
	combout => \ID|Mux60~15_combout\);

-- Location: LCCOMB_X27_Y14_N6
\ID|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|Mux60~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- ((\ID|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux60~13_combout\,
	datad => \ID|Mux60~15_combout\,
	combout => \ID|Mux60~16_combout\);

-- Location: LCCOMB_X21_Y18_N14
\ID|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[13][3]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[12][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][3]~regout\,
	datad => \ID|register_array[13][3]~regout\,
	combout => \ID|Mux60~17_combout\);

-- Location: LCCOMB_X29_Y14_N0
\ID|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~18_combout\ = (\ID|Mux60~17_combout\ & (((\ID|register_array[15][3]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux60~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[15][3]~regout\,
	datad => \ID|register_array[14][3]~regout\,
	combout => \ID|Mux60~18_combout\);

-- Location: LCCOMB_X27_Y14_N16
\ID|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux60~16_combout\ & ((\ID|Mux60~18_combout\))) # (!\ID|Mux60~16_combout\ & (\ID|Mux60~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~11_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux60~18_combout\,
	datad => \ID|Mux60~16_combout\,
	combout => \ID|Mux60~19_combout\);

-- Location: LCCOMB_X20_Y12_N30
\EXE|Add1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~31_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(3)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux60~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \ID|Mux60~20_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(3),
	combout => \EXE|Add1~31_combout\);

-- Location: LCCOMB_X22_Y20_N2
\ID|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][2]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[18][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][2]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[18][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux29~0_combout\);

-- Location: LCFF_X18_Y19_N21
\ID|register_array[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][2]~regout\);

-- Location: LCCOMB_X18_Y19_N20
\ID|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[9][2]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[8][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][2]~regout\,
	datad => \ID|register_array[8][2]~regout\,
	combout => \ID|Mux29~10_combout\);

-- Location: LCCOMB_X16_Y18_N22
\ID|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~11_combout\ = (\ID|Mux29~10_combout\ & (((\ID|register_array[11][2]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux29~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][2]~regout\,
	datad => \ID|register_array[11][2]~regout\,
	combout => \ID|Mux29~11_combout\);

-- Location: LCFF_X22_Y18_N31
\ID|register_array[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][2]~regout\);

-- Location: LCCOMB_X22_Y18_N30
\ID|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # (\ID|register_array[1][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[1][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux29~14_combout\);

-- Location: LCCOMB_X20_Y20_N10
\ID|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~15_combout\ = (\ID|Mux29~14_combout\ & (((\ID|register_array[3][2]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux29~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[2][2]~regout\,
	datad => \ID|register_array[3][2]~regout\,
	combout => \ID|Mux29~15_combout\);

-- Location: LCCOMB_X25_Y20_N6
\ID|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][2]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[17][2]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[21][2]~regout\,
	datac => \ID|register_array[17][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux61~2_combout\);

-- Location: LCCOMB_X25_Y15_N0
\ID|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux61~2_combout\ & ((\ID|register_array[29][2]~regout\))) # (!\ID|Mux61~2_combout\ & (\ID|register_array[25][2]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[25][2]~regout\,
	datac => \ID|register_array[29][2]~regout\,
	datad => \ID|Mux61~2_combout\,
	combout => \ID|Mux61~3_combout\);

-- Location: LCCOMB_X26_Y17_N6
\ID|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][2]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[16][2]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][2]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux61~4_combout\);

-- Location: LCCOMB_X30_Y19_N14
\ID|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[6][2]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[4][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][2]~regout\,
	datad => \ID|register_array[6][2]~regout\,
	combout => \ID|Mux61~12_combout\);

-- Location: LCCOMB_X26_Y18_N14
\ID|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][2]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[12][2]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][2]~regout\,
	datac => \ID|register_array[12][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux61~17_combout\);

-- Location: LCCOMB_X21_Y17_N18
\ID|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux61~17_combout\ & ((\ID|register_array[15][2]~regout\))) # (!\ID|Mux61~17_combout\ & (\ID|register_array[13][2]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][2]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[15][2]~regout\,
	datad => \ID|Mux61~17_combout\,
	combout => \ID|Mux61~18_combout\);

-- Location: LCCOMB_X20_Y12_N16
\EXE|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~32_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(2))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux61~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(2),
	datab => \EXE|ALU_ctl\(2),
	datac => \ID|Mux61~20_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~32_combout\);

-- Location: LCFF_X21_Y12_N31
\ID|register_array[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~67_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][1]~regout\);

-- Location: LCFF_X27_Y15_N29
\ID|register_array[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][1]~regout\);

-- Location: LCFF_X27_Y15_N23
\ID|register_array[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][1]~regout\);

-- Location: LCCOMB_X27_Y15_N28
\ID|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][1]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[17][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][1]~regout\,
	datad => \ID|register_array[17][1]~regout\,
	combout => \ID|Mux30~0_combout\);

-- Location: LCFF_X21_Y12_N17
\ID|register_array[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][1]~regout\);

-- Location: LCCOMB_X21_Y12_N16
\ID|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~1_combout\ = (\ID|Mux30~0_combout\ & (((\ID|register_array[29][1]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux30~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[21][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[29][1]~regout\,
	datad => \ID|register_array[21][1]~regout\,
	combout => \ID|Mux30~1_combout\);

-- Location: LCFF_X26_Y14_N25
\ID|register_array[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][1]~regout\);

-- Location: LCFF_X26_Y11_N21
\ID|register_array[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][1]~regout\);

-- Location: LCFF_X26_Y11_N7
\ID|register_array[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][1]~regout\);

-- Location: LCCOMB_X26_Y11_N20
\ID|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][1]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[4][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][1]~regout\,
	datad => \ID|register_array[4][1]~regout\,
	combout => \ID|Mux30~10_combout\);

-- Location: LCFF_X25_Y11_N3
\ID|register_array[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][1]~regout\);

-- Location: LCCOMB_X26_Y14_N24
\ID|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~11_combout\ = (\ID|Mux30~10_combout\ & (((\ID|register_array[7][1]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux30~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][1]~regout\,
	datad => \ID|register_array[7][1]~regout\,
	combout => \ID|Mux30~11_combout\);

-- Location: LCFF_X16_Y16_N19
\ID|register_array[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][1]~regout\);

-- Location: LCFF_X16_Y17_N13
\ID|register_array[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][1]~regout\);

-- Location: LCFF_X16_Y17_N23
\ID|register_array[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][1]~regout\);

-- Location: LCCOMB_X16_Y17_N12
\ID|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[10][1]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[8][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][1]~regout\,
	datad => \ID|register_array[8][1]~regout\,
	combout => \ID|Mux30~12_combout\);

-- Location: LCFF_X16_Y16_N13
\ID|register_array[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][1]~regout\);

-- Location: LCCOMB_X16_Y16_N18
\ID|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux30~12_combout\ & ((\ID|register_array[11][1]~regout\))) # (!\ID|Mux30~12_combout\ & (\ID|register_array[9][1]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux30~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux30~12_combout\,
	datac => \ID|register_array[9][1]~regout\,
	datad => \ID|register_array[11][1]~regout\,
	combout => \ID|Mux30~13_combout\);

-- Location: LCFF_X21_Y11_N25
\ID|register_array[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][1]~regout\);

-- Location: LCFF_X16_Y15_N15
\ID|register_array[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][1]~regout\);

-- Location: LCCOMB_X16_Y15_N14
\ID|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux30~14_combout\);

-- Location: LCFF_X21_Y11_N27
\ID|register_array[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][1]~regout\);

-- Location: LCCOMB_X21_Y11_N24
\ID|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~15_combout\ = (\ID|Mux30~14_combout\ & ((\ID|register_array[3][1]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux30~14_combout\ & (((\ID|register_array[1][1]~regout\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~14_combout\,
	datab => \ID|register_array[3][1]~regout\,
	datac => \ID|register_array[1][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux30~15_combout\);

-- Location: LCCOMB_X22_Y11_N0
\ID|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux30~13_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux30~15_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux30~13_combout\,
	combout => \ID|Mux30~16_combout\);

-- Location: LCFF_X26_Y14_N3
\ID|register_array[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][1]~regout\);

-- Location: LCFF_X25_Y14_N21
\ID|register_array[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][1]~regout\);

-- Location: LCFF_X25_Y14_N15
\ID|register_array[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][1]~regout\);

-- Location: LCCOMB_X25_Y14_N20
\ID|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][1]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][1]~regout\,
	datac => \ID|register_array[13][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux30~17_combout\);

-- Location: LCFF_X25_Y11_N21
\ID|register_array[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][1]~regout\);

-- Location: LCCOMB_X26_Y14_N2
\ID|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux30~17_combout\ & (\ID|register_array[15][1]~regout\)) # (!\ID|Mux30~17_combout\ & ((\ID|register_array[14][1]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][1]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[14][1]~regout\,
	datad => \ID|Mux30~17_combout\,
	combout => \ID|Mux30~18_combout\);

-- Location: LCCOMB_X22_Y11_N10
\ID|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~19_combout\ = (\ID|Mux30~16_combout\ & ((\ID|Mux30~18_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux30~16_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(23) & \ID|Mux30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~18_combout\,
	datab => \ID|Mux30~16_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \ID|Mux30~11_combout\,
	combout => \ID|Mux30~19_combout\);

-- Location: LCCOMB_X27_Y15_N22
\ID|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][1]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][1]~regout\,
	datad => \ID|register_array[25][1]~regout\,
	combout => \ID|Mux62~0_combout\);

-- Location: LCCOMB_X22_Y11_N6
\ID|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~1_combout\ = (\ID|Mux62~0_combout\ & (((\ID|register_array[29][1]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux62~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[21][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[21][1]~regout\,
	datad => \ID|register_array[29][1]~regout\,
	combout => \ID|Mux62~1_combout\);

-- Location: LCCOMB_X26_Y11_N6
\ID|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][1]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][1]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux62~10_combout\);

-- Location: LCCOMB_X25_Y11_N2
\ID|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~11_combout\ = (\ID|Mux62~10_combout\ & (((\ID|register_array[7][1]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux62~10_combout\ & (\ID|register_array[6][1]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~10_combout\,
	datab => \ID|register_array[6][1]~regout\,
	datac => \ID|register_array[7][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux62~11_combout\);

-- Location: LCCOMB_X16_Y17_N22
\ID|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][1]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[8][1]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][1]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux62~12_combout\);

-- Location: LCCOMB_X16_Y16_N12
\ID|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~13_combout\ = (\ID|Mux62~12_combout\ & (((\ID|register_array[11][1]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux62~12_combout\ & (\ID|register_array[9][1]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~12_combout\,
	datab => \ID|register_array[9][1]~regout\,
	datac => \ID|register_array[11][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux62~13_combout\);

-- Location: LCCOMB_X21_Y11_N28
\ID|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[2][1]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[2][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux62~14_combout\);

-- Location: LCCOMB_X21_Y11_N26
\ID|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux62~14_combout\ & ((\ID|register_array[3][1]~regout\))) # (!\ID|Mux62~14_combout\ & (\ID|register_array[1][1]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][1]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[3][1]~regout\,
	datad => \ID|Mux62~14_combout\,
	combout => \ID|Mux62~15_combout\);

-- Location: LCCOMB_X25_Y11_N6
\ID|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux62~13_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- \ID|Mux62~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux62~13_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|Mux62~15_combout\,
	combout => \ID|Mux62~16_combout\);

-- Location: LCCOMB_X25_Y14_N14
\ID|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][1]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[12][1]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][1]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux62~17_combout\);

-- Location: LCCOMB_X25_Y11_N20
\ID|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux62~17_combout\ & (\ID|register_array[15][1]~regout\)) # (!\ID|Mux62~17_combout\ & ((\ID|register_array[14][1]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux62~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux62~17_combout\,
	datac => \ID|register_array[15][1]~regout\,
	datad => \ID|register_array[14][1]~regout\,
	combout => \ID|Mux62~18_combout\);

-- Location: LCCOMB_X25_Y11_N16
\ID|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux62~16_combout\ & (\ID|Mux62~18_combout\)) # (!\ID|Mux62~16_combout\ & ((\ID|Mux62~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~18_combout\,
	datab => \ID|Mux62~11_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|Mux62~16_combout\,
	combout => \ID|Mux62~19_combout\);

-- Location: LCCOMB_X22_Y14_N0
\EXE|Add1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~33_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(1))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux62~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(1),
	datab => \EXE|ALU_ctl\(2),
	datac => \CTL|ALUSrc~combout\,
	datad => \ID|Mux62~20_combout\,
	combout => \EXE|Add1~33_combout\);

-- Location: LCFF_X25_Y21_N17
\ID|register_array[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~69_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][0]~regout\);

-- Location: LCFF_X25_Y21_N27
\ID|register_array[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~70_combout\,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][0]~regout\);

-- Location: LCFF_X29_Y15_N5
\ID|register_array[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][0]~regout\);

-- Location: LCFF_X30_Y17_N13
\ID|register_array[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][0]~regout\);

-- Location: LCFF_X30_Y17_N15
\ID|register_array[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][0]~regout\);

-- Location: LCCOMB_X30_Y17_N12
\ID|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[24][0]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[16][0]~regout\,
	datac => \ID|register_array[24][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux31~4_combout\);

-- Location: LCFF_X29_Y15_N23
\ID|register_array[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][0]~regout\);

-- Location: LCCOMB_X29_Y15_N4
\ID|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux31~4_combout\ & (\ID|register_array[28][0]~regout\)) # (!\ID|Mux31~4_combout\ & ((\ID|register_array[20][0]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][0]~regout\,
	datac => \ID|register_array[20][0]~regout\,
	datad => \ID|Mux31~4_combout\,
	combout => \ID|Mux31~5_combout\);

-- Location: LCFF_X22_Y15_N29
\ID|register_array[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][0]~regout\);

-- Location: LCFF_X16_Y13_N13
\ID|register_array[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][0]~regout\);

-- Location: LCFF_X16_Y13_N15
\ID|register_array[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][0]~regout\);

-- Location: LCCOMB_X16_Y13_N12
\ID|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][0]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[19][0]~regout\,
	datac => \ID|register_array[23][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux31~7_combout\);

-- Location: LCFF_X22_Y15_N15
\ID|register_array[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][0]~regout\);

-- Location: LCCOMB_X22_Y15_N28
\ID|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux31~7_combout\ & ((\ID|register_array[31][0]~regout\))) # (!\ID|Mux31~7_combout\ & (\ID|register_array[27][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux31~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux31~7_combout\,
	datac => \ID|register_array[27][0]~regout\,
	datad => \ID|register_array[31][0]~regout\,
	combout => \ID|Mux31~8_combout\);

-- Location: LCFF_X24_Y15_N11
\ID|register_array[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][0]~regout\);

-- Location: LCFF_X23_Y16_N1
\ID|register_array[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][0]~regout\);

-- Location: LCFF_X23_Y16_N27
\ID|register_array[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][0]~regout\);

-- Location: LCCOMB_X23_Y16_N0
\ID|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][0]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][0]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][0]~regout\,
	datac => \ID|register_array[14][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux31~17_combout\);

-- Location: LCFF_X24_Y15_N13
\ID|register_array[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][0]~regout\);

-- Location: LCCOMB_X24_Y15_N10
\ID|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux31~17_combout\ & ((\ID|register_array[15][0]~regout\))) # (!\ID|Mux31~17_combout\ & (\ID|register_array[13][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux31~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux31~17_combout\,
	datac => \ID|register_array[13][0]~regout\,
	datad => \ID|register_array[15][0]~regout\,
	combout => \ID|Mux31~18_combout\);

-- Location: LCCOMB_X21_Y13_N6
\ID|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[26][0]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[18][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][0]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux63~0_combout\);

-- Location: LCCOMB_X22_Y15_N10
\ID|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~1_combout\ = (\ID|Mux63~0_combout\ & ((\ID|register_array[30][0]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux63~0_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(18) & \ID|register_array[22][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][0]~regout\,
	datab => \ID|Mux63~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|register_array[22][0]~regout\,
	combout => \ID|Mux63~1_combout\);

-- Location: LCCOMB_X26_Y15_N6
\ID|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[21][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[17][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][0]~regout\,
	datad => \ID|register_array[21][0]~regout\,
	combout => \ID|Mux63~2_combout\);

-- Location: LCCOMB_X22_Y15_N20
\ID|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~3_combout\ = (\ID|Mux63~2_combout\ & ((\ID|register_array[29][0]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux63~2_combout\ & (((\ID|register_array[25][0]~regout\ & \IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~2_combout\,
	datab => \ID|register_array[29][0]~regout\,
	datac => \ID|register_array[25][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux63~3_combout\);

-- Location: LCCOMB_X30_Y17_N14
\ID|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][0]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[16][0]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][0]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux63~4_combout\);

-- Location: LCCOMB_X29_Y15_N22
\ID|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux63~4_combout\ & ((\ID|register_array[28][0]~regout\))) # (!\ID|Mux63~4_combout\ & (\ID|register_array[20][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][0]~regout\,
	datac => \ID|register_array[28][0]~regout\,
	datad => \ID|Mux63~4_combout\,
	combout => \ID|Mux63~5_combout\);

-- Location: LCCOMB_X22_Y15_N30
\ID|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux63~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux63~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux63~3_combout\,
	datad => \ID|Mux63~5_combout\,
	combout => \ID|Mux63~6_combout\);

-- Location: LCCOMB_X16_Y13_N14
\ID|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[23][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[19][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][0]~regout\,
	datad => \ID|register_array[23][0]~regout\,
	combout => \ID|Mux63~7_combout\);

-- Location: LCCOMB_X22_Y15_N14
\ID|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~8_combout\ = (\ID|Mux63~7_combout\ & (((\ID|register_array[31][0]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux63~7_combout\ & (\ID|register_array[27][0]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~7_combout\,
	datab => \ID|register_array[27][0]~regout\,
	datac => \ID|register_array[31][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux63~8_combout\);

-- Location: LCCOMB_X22_Y15_N24
\ID|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux63~6_combout\ & (\ID|Mux63~8_combout\)) # (!\ID|Mux63~6_combout\ & ((\ID|Mux63~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux63~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux63~6_combout\,
	datac => \ID|Mux63~8_combout\,
	datad => \ID|Mux63~1_combout\,
	combout => \ID|Mux63~9_combout\);

-- Location: LCCOMB_X23_Y16_N26
\ID|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[14][0]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[12][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[14][0]~regout\,
	datac => \ID|register_array[12][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux63~17_combout\);

-- Location: LCCOMB_X24_Y15_N12
\ID|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~18_combout\ = (\ID|Mux63~17_combout\ & (((\ID|register_array[15][0]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux63~17_combout\ & (\ID|register_array[13][0]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~17_combout\,
	datab => \ID|register_array[13][0]~regout\,
	datac => \ID|register_array[15][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux63~18_combout\);

-- Location: LCCOMB_X22_Y14_N10
\EXE|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~34_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(0))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux63~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(0),
	datab => \EXE|ALU_ctl\(2),
	datac => \CTL|ALUSrc~combout\,
	datad => \ID|Mux63~20_combout\,
	combout => \EXE|Add1~34_combout\);

-- Location: LCCOMB_X20_Y12_N18
\EXE|ALU_ctl~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ctl~1_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(31) & (\CTL|Equal0~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(1) & !\IFE|inst_memory|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \CTL|Equal0~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(1),
	datad => \IFE|inst_memory|auto_generated|q_a\(28),
	combout => \EXE|ALU_ctl~1_combout\);

-- Location: LCCOMB_X27_Y12_N22
\EXE|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~0_combout\ = (!\EXE|Add1~154_combout\ & (!\EXE|Add1~155_combout\ & (!\EXE|Add1~152_combout\ & !\EXE|Add1~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~154_combout\,
	datab => \EXE|Add1~155_combout\,
	datac => \EXE|Add1~152_combout\,
	datad => \EXE|Add1~153_combout\,
	combout => \EXE|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y13_N16
\EXE|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~4_combout\ = (!\EXE|Add1~150_combout\ & (!\EXE|Add1~151_combout\ & (!\EXE|Add1~148_combout\ & !\EXE|Add1~149_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~150_combout\,
	datab => \EXE|Add1~151_combout\,
	datac => \EXE|Add1~148_combout\,
	datad => \EXE|Add1~149_combout\,
	combout => \EXE|Equal0~4_combout\);

-- Location: LCCOMB_X24_Y21_N14
\ID|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~5_combout\ = (!\ID|write_register_address[0]~0_combout\ & (\ID|write_register_address[1]~1_combout\ & (!\ID|write_register_address[3]~3_combout\ & \ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~0_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[3]~3_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~5_combout\);

-- Location: LCCOMB_X23_Y21_N2
\ID|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~12_combout\ = (!\ID|write_register_address[3]~3_combout\ & (\ID|write_register_address[1]~1_combout\ & (\ID|write_register_address[0]~0_combout\ & \ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~3_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[0]~0_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~12_combout\);

-- Location: LCCOMB_X24_Y12_N0
\EXE|Binput[31]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[31]~64_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux32~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux32~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \ID|Mux32~20_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[31]~64_combout\);

-- Location: LCCOMB_X20_Y12_N8
\EXE|Binput[2]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[2]~67_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(2))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux61~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux61~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(2),
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \ID|Mux61~20_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[2]~67_combout\);

-- Location: LCCOMB_X20_Y12_N4
\EXE|Binput[4]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[4]~69_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(4))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux59~20_combout\))))) # (!\CTL|Equal1~0_combout\ & 
-- (((\ID|Mux59~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(4),
	datab => \CTL|Equal1~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \ID|Mux59~20_combout\,
	combout => \EXE|Binput[4]~69_combout\);

-- Location: LCCOMB_X20_Y17_N0
\EXE|Binput[10]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[10]~75_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(10)))) # (!\CTL|Equal1~0_combout\ & (\ID|Mux53~20_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux53~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~20_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \IFE|inst_memory|auto_generated|q_a\(10),
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[10]~75_combout\);

-- Location: LCCOMB_X23_Y21_N8
\EXE|Binput[11]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[11]~76_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(11))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux52~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux52~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(11),
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \ID|Mux52~20_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[11]~76_combout\);

-- Location: LCCOMB_X24_Y12_N22
\EXE|Binput[17]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[17]~82_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux46~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux46~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \ID|Mux46~20_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[17]~82_combout\);

-- Location: LCCOMB_X24_Y12_N14
\EXE|Binput[21]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[21]~86_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux42~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux42~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \ID|Mux42~20_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[21]~86_combout\);

-- Location: LCCOMB_X24_Y12_N2
\EXE|Binput[23]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[23]~88_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal1~0_combout\ & (\ID|Mux40~20_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux40~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~20_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[23]~88_combout\);

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clock~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clock,
	combout => \clock~combout\);

-- Location: CLKCTRL_G3
\clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~clkctrl_outclk\);

-- Location: LCCOMB_X22_Y10_N14
\IFE|PC_plus_4_out[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[2]~0_combout\ = \IFE|PC\(2) $ (VCC)
-- \IFE|PC_plus_4_out[2]~1\ = CARRY(\IFE|PC\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC\(2),
	datad => VCC,
	combout => \IFE|PC_plus_4_out[2]~0_combout\,
	cout => \IFE|PC_plus_4_out[2]~1\);

-- Location: LCCOMB_X22_Y10_N16
\IFE|PC_plus_4_out[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[3]~2_combout\ = (\IFE|PC\(3) & (!\IFE|PC_plus_4_out[2]~1\)) # (!\IFE|PC\(3) & ((\IFE|PC_plus_4_out[2]~1\) # (GND)))
-- \IFE|PC_plus_4_out[3]~3\ = CARRY((!\IFE|PC_plus_4_out[2]~1\) # (!\IFE|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC\(3),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[2]~1\,
	combout => \IFE|PC_plus_4_out[3]~2_combout\,
	cout => \IFE|PC_plus_4_out[3]~3\);

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset,
	combout => \reset~combout\);

-- Location: LCCOMB_X22_Y10_N30
\EXE|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~0_combout\ = (\CTL|Equal3~0_combout\ & (\EXE|Equal0~10_combout\ & !\reset~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal3~0_combout\,
	datac => \EXE|Equal0~10_combout\,
	datad => \reset~combout\,
	combout => \EXE|Add0~0_combout\);

-- Location: LCCOMB_X21_Y10_N10
\EXE|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~3_combout\ = (\EXE|Add_Result[1]~2_combout\ & ((\EXE|Add0~0_combout\) # ((\EXE|Add0~1_combout\ & \IFE|PC_plus_4_out[3]~2_combout\)))) # (!\EXE|Add_Result[1]~2_combout\ & (\EXE|Add0~1_combout\ & (\IFE|PC_plus_4_out[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add_Result[1]~2_combout\,
	datab => \EXE|Add0~1_combout\,
	datac => \IFE|PC_plus_4_out[3]~2_combout\,
	datad => \EXE|Add0~0_combout\,
	combout => \EXE|Add0~3_combout\);

-- Location: LCCOMB_X22_Y10_N18
\IFE|PC_plus_4_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[4]~4_combout\ = (\IFE|PC\(4) & (\IFE|PC_plus_4_out[3]~3\ $ (GND))) # (!\IFE|PC\(4) & (!\IFE|PC_plus_4_out[3]~3\ & VCC))
-- \IFE|PC_plus_4_out[4]~5\ = CARRY((\IFE|PC\(4) & !\IFE|PC_plus_4_out[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC\(4),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[3]~3\,
	combout => \IFE|PC_plus_4_out[4]~4_combout\,
	cout => \IFE|PC_plus_4_out[4]~5\);

-- Location: LCFF_X22_Y10_N1
\IFE|PC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|Add0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(5));

-- Location: LCCOMB_X22_Y10_N20
\IFE|PC_plus_4_out[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[5]~6_combout\ = (\IFE|PC\(5) & (!\IFE|PC_plus_4_out[4]~5\)) # (!\IFE|PC\(5) & ((\IFE|PC_plus_4_out[4]~5\) # (GND)))
-- \IFE|PC_plus_4_out[5]~7\ = CARRY((!\IFE|PC_plus_4_out[4]~5\) # (!\IFE|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(5),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[4]~5\,
	combout => \IFE|PC_plus_4_out[5]~6_combout\,
	cout => \IFE|PC_plus_4_out[5]~7\);

-- Location: LCCOMB_X22_Y10_N0
\EXE|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~5_combout\ = (\EXE|Add_Result[3]~6_combout\ & ((\EXE|Add0~0_combout\) # ((\IFE|PC_plus_4_out[5]~6_combout\ & \EXE|Add0~1_combout\)))) # (!\EXE|Add_Result[3]~6_combout\ & (((\IFE|PC_plus_4_out[5]~6_combout\ & \EXE|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add_Result[3]~6_combout\,
	datab => \EXE|Add0~0_combout\,
	datac => \IFE|PC_plus_4_out[5]~6_combout\,
	datad => \EXE|Add0~1_combout\,
	combout => \EXE|Add0~5_combout\);

-- Location: LCFF_X21_Y10_N7
\IFE|PC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(6));

-- Location: LCCOMB_X22_Y10_N24
\IFE|PC_plus_4_out[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[7]~10_combout\ = (\IFE|PC\(7) & (!\IFE|PC_plus_4_out[6]~9\)) # (!\IFE|PC\(7) & ((\IFE|PC_plus_4_out[6]~9\) # (GND)))
-- \IFE|PC_plus_4_out[7]~11\ = CARRY((!\IFE|PC_plus_4_out[6]~9\) # (!\IFE|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC\(7),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[6]~9\,
	combout => \IFE|PC_plus_4_out[7]~10_combout\,
	cout => \IFE|PC_plus_4_out[7]~11\);

-- Location: LCCOMB_X21_Y10_N18
\EXE|Add_Result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[2]~4_combout\ = ((\IFE|inst_memory|auto_generated|q_a\(2) $ (\IFE|PC_plus_4_out[4]~4_combout\ $ (!\EXE|Add_Result[1]~3\)))) # (GND)
-- \EXE|Add_Result[2]~5\ = CARRY((\IFE|inst_memory|auto_generated|q_a\(2) & ((\IFE|PC_plus_4_out[4]~4_combout\) # (!\EXE|Add_Result[1]~3\))) # (!\IFE|inst_memory|auto_generated|q_a\(2) & (\IFE|PC_plus_4_out[4]~4_combout\ & !\EXE|Add_Result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(2),
	datab => \IFE|PC_plus_4_out[4]~4_combout\,
	datad => VCC,
	cin => \EXE|Add_Result[1]~3\,
	combout => \EXE|Add_Result[2]~4_combout\,
	cout => \EXE|Add_Result[2]~5\);

-- Location: LCCOMB_X21_Y10_N22
\EXE|Add_Result[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[4]~8_combout\ = ((\IFE|PC_plus_4_out[6]~8_combout\ $ (\IFE|inst_memory|auto_generated|q_a\(4) $ (!\EXE|Add_Result[3]~7\)))) # (GND)
-- \EXE|Add_Result[4]~9\ = CARRY((\IFE|PC_plus_4_out[6]~8_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(4)) # (!\EXE|Add_Result[3]~7\))) # (!\IFE|PC_plus_4_out[6]~8_combout\ & (\IFE|inst_memory|auto_generated|q_a\(4) & !\EXE|Add_Result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[6]~8_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(4),
	datad => VCC,
	cin => \EXE|Add_Result[3]~7\,
	combout => \EXE|Add_Result[4]~8_combout\,
	cout => \EXE|Add_Result[4]~9\);

-- Location: LCCOMB_X21_Y10_N24
\EXE|Add_Result[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[5]~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(5) & ((\IFE|PC_plus_4_out[7]~10_combout\ & (\EXE|Add_Result[4]~9\ & VCC)) # (!\IFE|PC_plus_4_out[7]~10_combout\ & (!\EXE|Add_Result[4]~9\)))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(5) & ((\IFE|PC_plus_4_out[7]~10_combout\ & (!\EXE|Add_Result[4]~9\)) # (!\IFE|PC_plus_4_out[7]~10_combout\ & ((\EXE|Add_Result[4]~9\) # (GND)))))
-- \EXE|Add_Result[5]~11\ = CARRY((\IFE|inst_memory|auto_generated|q_a\(5) & (!\IFE|PC_plus_4_out[7]~10_combout\ & !\EXE|Add_Result[4]~9\)) # (!\IFE|inst_memory|auto_generated|q_a\(5) & ((!\EXE|Add_Result[4]~9\) # (!\IFE|PC_plus_4_out[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(5),
	datab => \IFE|PC_plus_4_out[7]~10_combout\,
	datad => VCC,
	cin => \EXE|Add_Result[4]~9\,
	combout => \EXE|Add_Result[5]~10_combout\,
	cout => \EXE|Add_Result[5]~11\);

-- Location: LCCOMB_X22_Y10_N10
\EXE|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~7_combout\ = (\EXE|Add0~1_combout\ & ((\IFE|PC_plus_4_out[7]~10_combout\) # ((\EXE|Add_Result[5]~10_combout\ & \EXE|Add0~0_combout\)))) # (!\EXE|Add0~1_combout\ & (\EXE|Add_Result[5]~10_combout\ & ((\EXE|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~1_combout\,
	datab => \EXE|Add_Result[5]~10_combout\,
	datac => \IFE|PC_plus_4_out[7]~10_combout\,
	datad => \EXE|Add0~0_combout\,
	combout => \EXE|Add0~7_combout\);

-- Location: LCFF_X21_Y10_N3
\IFE|PC[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|Add0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(9));

-- Location: LCCOMB_X22_Y10_N28
\IFE|PC_plus_4_out[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[9]~14_combout\ = \IFE|PC_plus_4_out[8]~13\ $ (\IFE|PC\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \IFE|PC\(9),
	cin => \IFE|PC_plus_4_out[8]~13\,
	combout => \IFE|PC_plus_4_out[9]~14_combout\);

-- Location: LCCOMB_X21_Y10_N26
\EXE|Add_Result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[6]~12_combout\ = ((\IFE|PC_plus_4_out[8]~12_combout\ $ (\IFE|inst_memory|auto_generated|q_a\(6) $ (!\EXE|Add_Result[5]~11\)))) # (GND)
-- \EXE|Add_Result[6]~13\ = CARRY((\IFE|PC_plus_4_out[8]~12_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(6)) # (!\EXE|Add_Result[5]~11\))) # (!\IFE|PC_plus_4_out[8]~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(6) & !\EXE|Add_Result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[8]~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(6),
	datad => VCC,
	cin => \EXE|Add_Result[5]~11\,
	combout => \EXE|Add_Result[6]~12_combout\,
	cout => \EXE|Add_Result[6]~13\);

-- Location: LCCOMB_X21_Y10_N28
\EXE|Add_Result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add_Result[7]~14_combout\ = \IFE|inst_memory|auto_generated|q_a\(7) $ (\EXE|Add_Result[6]~13\ $ (\IFE|PC_plus_4_out[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(7),
	datad => \IFE|PC_plus_4_out[9]~14_combout\,
	cin => \EXE|Add_Result[6]~13\,
	combout => \EXE|Add_Result[7]~14_combout\);

-- Location: LCCOMB_X21_Y10_N2
\EXE|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~9_combout\ = (\EXE|Add0~0_combout\ & ((\EXE|Add_Result[7]~14_combout\) # ((\IFE|PC_plus_4_out[9]~14_combout\ & \EXE|Add0~1_combout\)))) # (!\EXE|Add0~0_combout\ & (\IFE|PC_plus_4_out[9]~14_combout\ & (\EXE|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~0_combout\,
	datab => \IFE|PC_plus_4_out[9]~14_combout\,
	datac => \EXE|Add0~1_combout\,
	datad => \EXE|Add_Result[7]~14_combout\,
	combout => \EXE|Add0~9_combout\);

-- Location: M4K_X17_Y11
\IFE|inst_memory|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002002000000000026080000000000000100000000002608000000000000000000000000300A000000000020020000000000200000000000002000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clock~clkctrl_outclk\,
	portaaddr => \IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y10_N0
\EXE|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~8_combout\ = (\IFE|PC_plus_4_out[8]~12_combout\ & ((\EXE|Add0~1_combout\) # ((\EXE|Add_Result[6]~12_combout\ & \EXE|Add0~0_combout\)))) # (!\IFE|PC_plus_4_out[8]~12_combout\ & (\EXE|Add_Result[6]~12_combout\ & ((\EXE|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[8]~12_combout\,
	datab => \EXE|Add_Result[6]~12_combout\,
	datac => \EXE|Add0~1_combout\,
	datad => \EXE|Add0~0_combout\,
	combout => \EXE|Add0~8_combout\);

-- Location: LCCOMB_X21_Y10_N6
\EXE|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~6_combout\ = (\IFE|PC_plus_4_out[6]~8_combout\ & ((\EXE|Add0~1_combout\) # ((\EXE|Add_Result[4]~8_combout\ & \EXE|Add0~0_combout\)))) # (!\IFE|PC_plus_4_out[6]~8_combout\ & (\EXE|Add_Result[4]~8_combout\ & ((\EXE|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[6]~8_combout\,
	datab => \EXE|Add_Result[4]~8_combout\,
	datac => \EXE|Add0~1_combout\,
	datad => \EXE|Add0~0_combout\,
	combout => \EXE|Add0~6_combout\);

-- Location: M4K_X17_Y12
\IFE|inst_memory|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B01800000000000000098D000000000000004440000000000000000994000000000000004401000000000000000891000000000000023018000000000000023012000000000000023008",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clock~clkctrl_outclk\,
	portaaddr => \IFE|inst_memory|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IFE|inst_memory|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y10_N12
\EXE|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~4_combout\ = (\EXE|Add0~0_combout\ & ((\EXE|Add_Result[2]~4_combout\) # ((\IFE|PC_plus_4_out[4]~4_combout\ & \EXE|Add0~1_combout\)))) # (!\EXE|Add0~0_combout\ & (\IFE|PC_plus_4_out[4]~4_combout\ & (\EXE|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~0_combout\,
	datab => \IFE|PC_plus_4_out[4]~4_combout\,
	datac => \EXE|Add0~1_combout\,
	datad => \EXE|Add_Result[2]~4_combout\,
	combout => \EXE|Add0~4_combout\);

-- Location: LCCOMB_X16_Y12_N24
\CTL|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal0~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(27) & (!\IFE|inst_memory|auto_generated|q_a\(29) & (!\IFE|inst_memory|auto_generated|q_a\(30) & !\IFE|inst_memory|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(27),
	datab => \IFE|inst_memory|auto_generated|q_a\(29),
	datac => \IFE|inst_memory|auto_generated|q_a\(30),
	datad => \IFE|inst_memory|auto_generated|q_a\(26),
	combout => \CTL|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y12_N2
\EXE|ALU_ctl[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ctl\(2) = (!\IFE|inst_memory|auto_generated|q_a\(31) & (\CTL|Equal0~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(1)) # (\IFE|inst_memory|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \CTL|Equal0~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(1),
	datad => \IFE|inst_memory|auto_generated|q_a\(28),
	combout => \EXE|ALU_ctl\(2));

-- Location: LCCOMB_X20_Y12_N0
\CTL|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal0~1_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(31) & (\CTL|Equal0~0_combout\ & !\IFE|inst_memory|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \CTL|Equal0~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(28),
	combout => \CTL|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y12_N14
\EXE|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux19~1_combout\ = ((!\IFE|inst_memory|auto_generated|q_a\(2) & ((\EXE|Mux19~0_combout\) # (\EXE|ALU_ctl\(2))))) # (!\CTL|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~0_combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \IFE|inst_memory|auto_generated|q_a\(2),
	datad => \CTL|Equal0~1_combout\,
	combout => \EXE|Mux19~1_combout\);

-- Location: LCCOMB_X20_Y12_N6
\EXE|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux19~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(0) & !\IFE|inst_memory|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IFE|inst_memory|auto_generated|q_a\(0),
	datad => \IFE|inst_memory|auto_generated|q_a\(3),
	combout => \EXE|Mux19~0_combout\);

-- Location: LCCOMB_X20_Y12_N24
\EXE|ALU_ctl[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ctl[0]~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(28) & (\CTL|Equal0~0_combout\ & (!\IFE|inst_memory|auto_generated|q_a\(31) & !\EXE|Mux19~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(28),
	datab => \CTL|Equal0~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \EXE|Mux19~0_combout\,
	combout => \EXE|ALU_ctl[0]~0_combout\);

-- Location: LCCOMB_X20_Y12_N28
\CTL|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal1~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(28) & (\IFE|inst_memory|auto_generated|q_a\(27) & (\IFE|inst_memory|auto_generated|q_a\(26) & !\IFE|inst_memory|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(28),
	datab => \IFE|inst_memory|auto_generated|q_a\(27),
	datac => \IFE|inst_memory|auto_generated|q_a\(26),
	datad => \IFE|inst_memory|auto_generated|q_a\(30),
	combout => \CTL|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y21_N0
\CTL|RegWrite\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|RegWrite~combout\ = (\CTL|Equal0~1_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(29) & (\CTL|Equal1~0_combout\ & \IFE|inst_memory|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(29),
	datab => \CTL|Equal1~0_combout\,
	datac => \CTL|Equal0~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \CTL|RegWrite~combout\);

-- Location: LCCOMB_X24_Y21_N22
\ID|register_array[21][20]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[21][20]~71_combout\ = (\CTL|RegWrite~combout\ & ((\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \CTL|Equal0~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \CTL|RegWrite~combout\,
	combout => \ID|register_array[21][20]~71_combout\);

-- Location: LCCOMB_X23_Y17_N12
\ID|register_array[31][13]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[31][13]~18_combout\ = (\reset~combout\) # ((\ID|Decoder0~15_combout\ & \ID|register_array[21][20]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~15_combout\,
	datab => \reset~combout\,
	datad => \ID|register_array[21][20]~71_combout\,
	combout => \ID|register_array[31][13]~18_combout\);

-- Location: LCFF_X20_Y14_N31
\ID|register_array[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][12]~regout\);

-- Location: LCCOMB_X23_Y21_N18
\ID|write_register_address[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_register_address[1]~1_combout\ = (\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(12)))) # (!\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(12),
	datac => \CTL|Equal0~1_combout\,
	combout => \ID|write_register_address[1]~1_combout\);

-- Location: LCCOMB_X23_Y21_N0
\ID|write_register_address[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_register_address[0]~0_combout\ = (\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(11))) # (!\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(11),
	datac => \CTL|Equal0~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|write_register_address[0]~0_combout\);

-- Location: LCCOMB_X23_Y21_N28
\ID|write_register_address[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_register_address[2]~2_combout\ = (\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(13))) # (!\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(13),
	datac => \CTL|Equal0~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|write_register_address[2]~2_combout\);

-- Location: LCCOMB_X23_Y21_N14
\ID|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~14_combout\ = (!\ID|write_register_address[3]~3_combout\ & (\ID|write_register_address[1]~1_combout\ & (\ID|write_register_address[0]~0_combout\ & !\ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~3_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[0]~0_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~14_combout\);

-- Location: LCCOMB_X23_Y17_N18
\ID|register_array[19][31]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[19][31]~17_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|register_array[21][20]~71_combout\,
	datac => \ID|Decoder0~14_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[19][31]~17_combout\);

-- Location: LCFF_X19_Y14_N27
\ID|register_array[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][12]~regout\);

-- Location: LCCOMB_X23_Y17_N22
\ID|register_array[23][20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[23][20]~15_combout\ = (\reset~combout\) # ((\ID|Decoder0~12_combout\ & \ID|register_array[21][20]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~12_combout\,
	datab => \ID|register_array[21][20]~71_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[23][20]~15_combout\);

-- Location: LCFF_X19_Y13_N19
\ID|register_array[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][12]~regout\);

-- Location: LCCOMB_X19_Y14_N26
\ID|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][12]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][12]~regout\,
	datad => \ID|register_array[23][12]~regout\,
	combout => \ID|Mux51~7_combout\);

-- Location: LCCOMB_X20_Y14_N30
\ID|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux51~7_combout\ & ((\ID|register_array[31][12]~regout\))) # (!\ID|Mux51~7_combout\ & (\ID|register_array[27][12]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][12]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][12]~regout\,
	datad => \ID|Mux51~7_combout\,
	combout => \ID|Mux51~8_combout\);

-- Location: LCCOMB_X23_Y21_N30
\ID|write_register_address[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_register_address[3]~3_combout\ = (\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(14))) # (!\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(14),
	datac => \CTL|Equal0~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|write_register_address[3]~3_combout\);

-- Location: LCCOMB_X24_Y21_N6
\ID|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~1_combout\ = (\ID|write_register_address[0]~0_combout\ & (!\ID|write_register_address[1]~1_combout\ & (\ID|write_register_address[3]~3_combout\ & !\ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~0_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[3]~3_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~1_combout\);

-- Location: LCCOMB_X25_Y21_N8
\ID|register_array[25][18]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[25][18]~4_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|register_array[21][20]~71_combout\,
	datac => \ID|Decoder0~1_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[25][18]~4_combout\);

-- Location: LCFF_X26_Y20_N1
\ID|register_array[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][12]~regout\);

-- Location: LCCOMB_X24_Y21_N26
\ID|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~3_combout\ = (\ID|write_register_address[0]~0_combout\ & (!\ID|write_register_address[1]~1_combout\ & (\ID|write_register_address[3]~3_combout\ & \ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~0_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[3]~3_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~3_combout\);

-- Location: LCCOMB_X25_Y21_N20
\ID|register_array[29][20]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[29][20]~6_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|register_array[21][20]~71_combout\,
	datad => \ID|Decoder0~3_combout\,
	combout => \ID|register_array[29][20]~6_combout\);

-- Location: LCFF_X26_Y20_N19
\ID|register_array[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][12]~regout\);

-- Location: LCCOMB_X24_Y21_N16
\ID|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~2_combout\ = (\ID|write_register_address[0]~0_combout\ & (!\ID|write_register_address[1]~1_combout\ & (!\ID|write_register_address[3]~3_combout\ & !\ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~0_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[3]~3_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~2_combout\);

-- Location: LCCOMB_X25_Y21_N10
\ID|register_array[17][20]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[17][20]~5_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|register_array[21][20]~71_combout\,
	datad => \ID|Decoder0~2_combout\,
	combout => \ID|register_array[17][20]~5_combout\);

-- Location: LCFF_X25_Y20_N3
\ID|register_array[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][12]~regout\);

-- Location: LCCOMB_X25_Y20_N2
\ID|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][12]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[17][12]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][12]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][12]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux51~2_combout\);

-- Location: LCCOMB_X26_Y20_N18
\ID|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux51~2_combout\ & ((\ID|register_array[29][12]~regout\))) # (!\ID|Mux51~2_combout\ & (\ID|register_array[25][12]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[25][12]~regout\,
	datac => \ID|register_array[29][12]~regout\,
	datad => \ID|Mux51~2_combout\,
	combout => \ID|Mux51~3_combout\);

-- Location: LCCOMB_X23_Y21_N24
\ID|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~11_combout\ = (\ID|write_register_address[3]~3_combout\ & (!\ID|write_register_address[1]~1_combout\ & (!\ID|write_register_address[0]~0_combout\ & \ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~3_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[0]~0_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~11_combout\);

-- Location: LCCOMB_X23_Y17_N28
\ID|register_array[28][20]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[28][20]~14_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|register_array[21][20]~71_combout\,
	datac => \ID|Decoder0~11_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[28][20]~14_combout\);

-- Location: LCFF_X25_Y19_N9
\ID|register_array[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][12]~regout\);

-- Location: LCCOMB_X24_Y21_N30
\ID|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~9_combout\ = (!\ID|write_register_address[0]~0_combout\ & (!\ID|write_register_address[1]~1_combout\ & (!\ID|write_register_address[3]~3_combout\ & \ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~0_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[3]~3_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~9_combout\);

-- Location: LCCOMB_X23_Y17_N16
\ID|register_array[20][20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[20][20]~12_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|register_array[21][20]~71_combout\,
	datac => \ID|Decoder0~9_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[20][20]~12_combout\);

-- Location: LCFF_X25_Y17_N15
\ID|register_array[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][12]~regout\);

-- Location: LCCOMB_X25_Y19_N8
\ID|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~5_combout\ = (\ID|Mux51~4_combout\ & (((\ID|register_array[28][12]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux51~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[20][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[28][12]~regout\,
	datad => \ID|register_array[20][12]~regout\,
	combout => \ID|Mux51~5_combout\);

-- Location: LCCOMB_X23_Y20_N0
\ID|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|Mux51~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- ((\ID|Mux51~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux51~3_combout\,
	datad => \ID|Mux51~5_combout\,
	combout => \ID|Mux51~6_combout\);

-- Location: LCCOMB_X23_Y20_N26
\ID|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux51~6_combout\ & ((\ID|Mux51~8_combout\))) # (!\ID|Mux51~6_combout\ & (\ID|Mux51~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~1_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux51~8_combout\,
	datad => \ID|Mux51~6_combout\,
	combout => \ID|Mux51~9_combout\);

-- Location: LCCOMB_X23_Y21_N20
\ID|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~13_combout\ = (\ID|write_register_address[3]~3_combout\ & (\ID|write_register_address[1]~1_combout\ & (\ID|write_register_address[0]~0_combout\ & !\ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~3_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[0]~0_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~13_combout\);

-- Location: LCCOMB_X24_Y16_N24
\ID|register_array[11][20]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[11][20]~27_combout\ = (\reset~combout\) # ((\ID|register_array[6][24]~19_combout\ & \ID|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][24]~19_combout\,
	datac => \reset~combout\,
	datad => \ID|Decoder0~13_combout\,
	combout => \ID|register_array[11][20]~27_combout\);

-- Location: LCFF_X19_Y19_N1
\ID|register_array[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][12]~regout\);

-- Location: LCCOMB_X24_Y21_N28
\ID|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~4_combout\ = (!\ID|write_register_address[0]~0_combout\ & (\ID|write_register_address[1]~1_combout\ & (\ID|write_register_address[3]~3_combout\ & !\ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~0_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[3]~3_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~4_combout\);

-- Location: LCCOMB_X24_Y21_N2
\ID|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|process_0~0_combout\ = (\ID|write_register_address[1]~1_combout\) # ((\ID|write_register_address[0]~0_combout\) # (\ID|write_register_address[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[0]~0_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|process_0~0_combout\);

-- Location: LCCOMB_X24_Y21_N4
\ID|write_register_address[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_register_address[4]~4_combout\ = (\CTL|Equal0~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal0~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datab => \CTL|Equal0~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(15),
	combout => \ID|write_register_address[4]~4_combout\);

-- Location: LCCOMB_X24_Y21_N12
\ID|register_array[6][24]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[6][24]~19_combout\ = (!\ID|write_register_address[4]~4_combout\ & (\CTL|RegWrite~combout\ & ((\ID|write_register_address[3]~3_combout\) # (\ID|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~3_combout\,
	datab => \ID|process_0~0_combout\,
	datac => \ID|write_register_address[4]~4_combout\,
	datad => \CTL|RegWrite~combout\,
	combout => \ID|register_array[6][24]~19_combout\);

-- Location: LCCOMB_X25_Y21_N18
\ID|register_array[10][20]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[10][20]~25_combout\ = (\reset~combout\) # ((\ID|Decoder0~4_combout\ & \ID|register_array[6][24]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Decoder0~4_combout\,
	datac => \ID|register_array[6][24]~19_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[10][20]~25_combout\);

-- Location: LCFF_X18_Y20_N17
\ID|register_array[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][12]~regout\);

-- Location: LCCOMB_X19_Y19_N0
\ID|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~11_combout\ = (\ID|Mux51~10_combout\ & (((\ID|register_array[11][12]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux51~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][12]~regout\,
	datad => \ID|register_array[10][12]~regout\,
	combout => \ID|Mux51~11_combout\);

-- Location: LCCOMB_X25_Y21_N14
\ID|register_array[13][7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[13][7]~32_combout\ = (\reset~combout\) # ((\ID|Decoder0~3_combout\ & \ID|register_array[6][24]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Decoder0~3_combout\,
	datac => \ID|register_array[6][24]~19_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[13][7]~32_combout\);

-- Location: LCFF_X21_Y18_N21
\ID|register_array[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][12]~regout\);

-- Location: LCCOMB_X22_Y16_N12
\ID|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~15_combout\ = (\ID|write_register_address[3]~3_combout\ & (\ID|write_register_address[0]~0_combout\ & (\ID|write_register_address[2]~2_combout\ & \ID|write_register_address[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~3_combout\,
	datab => \ID|write_register_address[0]~0_combout\,
	datac => \ID|write_register_address[2]~2_combout\,
	datad => \ID|write_register_address[1]~1_combout\,
	combout => \ID|Decoder0~15_combout\);

-- Location: LCCOMB_X22_Y16_N2
\ID|register_array[15][20]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[15][20]~34_combout\ = (\reset~combout\) # ((\ID|register_array[6][24]~19_combout\ & \ID|Decoder0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][24]~19_combout\,
	datab => \reset~combout\,
	datad => \ID|Decoder0~15_combout\,
	combout => \ID|register_array[15][20]~34_combout\);

-- Location: LCFF_X25_Y18_N25
\ID|register_array[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][12]~regout\);

-- Location: LCCOMB_X23_Y17_N30
\ID|register_array[12][16]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[12][16]~33_combout\ = (\reset~combout\) # ((\ID|Decoder0~11_combout\ & \ID|register_array[6][24]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~11_combout\,
	datac => \ID|register_array[6][24]~19_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[12][16]~33_combout\);

-- Location: LCFF_X21_Y18_N23
\ID|register_array[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][12]~regout\);

-- Location: LCCOMB_X21_Y18_N22
\ID|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][12]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[12][12]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][12]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][12]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux51~17_combout\);

-- Location: LCCOMB_X25_Y18_N24
\ID|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux51~17_combout\ & ((\ID|register_array[15][12]~regout\))) # (!\ID|Mux51~17_combout\ & (\ID|register_array[13][12]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[13][12]~regout\,
	datac => \ID|register_array[15][12]~regout\,
	datad => \ID|Mux51~17_combout\,
	combout => \ID|Mux51~18_combout\);

-- Location: LCCOMB_X23_Y20_N30
\ID|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~19_combout\ = (\ID|Mux51~16_combout\ & (((\ID|Mux51~18_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux51~16_combout\ & (\ID|Mux51~11_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux51~16_combout\,
	datab => \ID|Mux51~11_combout\,
	datac => \ID|Mux51~18_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux51~19_combout\);

-- Location: LCCOMB_X23_Y20_N24
\ID|Mux51~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux51~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux51~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux51~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datab => \ID|Mux51~9_combout\,
	datad => \ID|Mux51~19_combout\,
	combout => \ID|Mux51~20_combout\);

-- Location: LCCOMB_X23_Y21_N26
\EXE|Binput[12]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[12]~77_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(12))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux51~20_combout\))))) # (!\CTL|Equal1~0_combout\ & 
-- (((\ID|Mux51~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \IFE|inst_memory|auto_generated|q_a\(12),
	datad => \ID|Mux51~20_combout\,
	combout => \EXE|Binput[12]~77_combout\);

-- Location: LCCOMB_X23_Y20_N2
\EXE|Add1~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~115_combout\ = (\EXE|Add1~1_combout\ & ((\ID|Mux19~20_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\EXE|Binput[12]~77_combout\))) # (!\ID|Mux19~20_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \EXE|Binput[12]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \ID|Mux19~20_combout\,
	datac => \EXE|ALU_ctl[0]~0_combout\,
	datad => \EXE|Binput[12]~77_combout\,
	combout => \EXE|Add1~115_combout\);

-- Location: LCCOMB_X23_Y20_N12
\EXE|ALU_Result[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[12]~12_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~115_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~61_combout\,
	datad => \EXE|Add1~115_combout\,
	combout => \EXE|ALU_Result[12]~12_combout\);

-- Location: LCCOMB_X22_Y20_N16
\ID|register_array~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~66_combout\ = (\write_data_out~2_combout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_data_out~2_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array~66_combout\);

-- Location: LCFF_X31_Y14_N15
\ID|register_array[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][2]~regout\);

-- Location: LCCOMB_X21_Y14_N12
\EXE|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal1~0_combout\ = (\EXE|ALU_ctl[0]~0_combout\ & (\EXE|ALU_ctl\(2) & ((!\CTL|Equal0~1_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(2),
	datac => \CTL|Equal0~1_combout\,
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Equal1~0_combout\);

-- Location: LCCOMB_X20_Y12_N10
\EXE|Binput[3]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[3]~68_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & ((\IFE|inst_memory|auto_generated|q_a\(3)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & (\ID|Mux60~20_combout\)))) # (!\CTL|Equal1~0_combout\ & 
-- (\ID|Mux60~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~20_combout\,
	datab => \CTL|Equal1~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \IFE|inst_memory|auto_generated|q_a\(3),
	combout => \EXE|Binput[3]~68_combout\);

-- Location: LCCOMB_X20_Y17_N10
\CTL|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal1~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & (!\IFE|inst_memory|auto_generated|q_a\(29) & \CTL|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \IFE|inst_memory|auto_generated|q_a\(29),
	datad => \CTL|Equal1~0_combout\,
	combout => \CTL|Equal1~1_combout\);

-- Location: LCCOMB_X22_Y12_N0
\CTL|ALUSrc\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|ALUSrc~combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & \CTL|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \CTL|Equal1~0_combout\,
	combout => \CTL|ALUSrc~combout\);

-- Location: LCCOMB_X24_Y17_N26
\ID|register_array~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~58_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(7))) # (!\CTL|Equal1~1_combout\ & ((\EXE|ALU_Result[7]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(7),
	datab => \EXE|ALU_Result[7]~7_combout\,
	datac => \reset~combout\,
	datad => \CTL|Equal1~1_combout\,
	combout => \ID|register_array~58_combout\);

-- Location: LCFF_X27_Y17_N23
\ID|register_array[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][7]~regout\);

-- Location: LCCOMB_X24_Y21_N20
\ID|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~8_combout\ = (!\ID|write_register_address[0]~0_combout\ & (!\ID|write_register_address[1]~1_combout\ & (\ID|write_register_address[3]~3_combout\ & !\ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~0_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[3]~3_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~8_combout\);

-- Location: LCCOMB_X23_Y17_N6
\ID|register_array[24][29]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[24][29]~11_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|register_array[21][20]~71_combout\,
	datac => \ID|Decoder0~8_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[24][29]~11_combout\);

-- Location: LCFF_X27_Y21_N19
\ID|register_array[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][7]~regout\);

-- Location: LCCOMB_X27_Y17_N22
\ID|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~5_combout\ = (\ID|Mux56~4_combout\ & (((\ID|register_array[28][7]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux56~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[28][7]~regout\,
	datad => \ID|register_array[24][7]~regout\,
	combout => \ID|Mux56~5_combout\);

-- Location: LCCOMB_X25_Y21_N22
\ID|register_array[26][21]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[26][21]~7_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|register_array[21][20]~71_combout\,
	datad => \ID|Decoder0~4_combout\,
	combout => \ID|register_array[26][21]~7_combout\);

-- Location: LCFF_X18_Y18_N15
\ID|register_array[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][7]~regout\);

-- Location: LCCOMB_X24_Y21_N10
\ID|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~7_combout\ = (!\ID|write_register_address[0]~0_combout\ & (\ID|write_register_address[1]~1_combout\ & (\ID|write_register_address[3]~3_combout\ & \ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~0_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[3]~3_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~7_combout\);

-- Location: LCCOMB_X22_Y11_N30
\ID|register_array[30][20]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[30][20]~10_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|register_array[21][20]~71_combout\,
	datac => \ID|Decoder0~7_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[30][20]~10_combout\);

-- Location: LCFF_X21_Y19_N13
\ID|register_array[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][7]~regout\);

-- Location: LCCOMB_X25_Y21_N2
\ID|register_array[18][20]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[18][20]~9_combout\ = (\reset~combout\) # ((\ID|Decoder0~6_combout\ & \ID|register_array[21][20]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~6_combout\,
	datab => \ID|register_array[21][20]~71_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[18][20]~9_combout\);

-- Location: LCFF_X22_Y19_N15
\ID|register_array[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][7]~regout\);

-- Location: LCCOMB_X25_Y21_N0
\ID|register_array[22][20]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[22][20]~8_combout\ = (\reset~combout\) # ((\ID|Decoder0~5_combout\ & \ID|register_array[21][20]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~5_combout\,
	datab => \ID|register_array[21][20]~71_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[22][20]~8_combout\);

-- Location: LCFF_X22_Y19_N29
\ID|register_array[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][7]~regout\);

-- Location: LCCOMB_X22_Y19_N14
\ID|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][7]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][7]~regout\,
	datad => \ID|register_array[22][7]~regout\,
	combout => \ID|Mux56~2_combout\);

-- Location: LCCOMB_X21_Y19_N12
\ID|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux56~2_combout\ & ((\ID|register_array[30][7]~regout\))) # (!\ID|Mux56~2_combout\ & (\ID|register_array[26][7]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][7]~regout\,
	datac => \ID|register_array[30][7]~regout\,
	datad => \ID|Mux56~2_combout\,
	combout => \ID|Mux56~3_combout\);

-- Location: LCCOMB_X16_Y18_N30
\ID|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|Mux56~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux56~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux56~5_combout\,
	datad => \ID|Mux56~3_combout\,
	combout => \ID|Mux56~6_combout\);

-- Location: LCFF_X24_Y20_N11
\ID|register_array[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][7]~regout\);

-- Location: LCFF_X19_Y14_N5
\ID|register_array[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][7]~regout\);

-- Location: LCCOMB_X23_Y17_N8
\ID|register_array[27][0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[27][0]~16_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|register_array[21][20]~71_combout\,
	datac => \ID|Decoder0~13_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[27][0]~16_combout\);

-- Location: LCFF_X19_Y14_N3
\ID|register_array[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][7]~regout\);

-- Location: LCCOMB_X19_Y14_N4
\ID|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[27][7]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[19][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][7]~regout\,
	datad => \ID|register_array[27][7]~regout\,
	combout => \ID|Mux56~7_combout\);

-- Location: LCCOMB_X24_Y20_N10
\ID|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux56~7_combout\ & ((\ID|register_array[31][7]~regout\))) # (!\ID|Mux56~7_combout\ & (\ID|register_array[23][7]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][7]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[31][7]~regout\,
	datad => \ID|Mux56~7_combout\,
	combout => \ID|Mux56~8_combout\);

-- Location: LCCOMB_X16_Y18_N8
\ID|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~9_combout\ = (\ID|Mux56~6_combout\ & (((\ID|Mux56~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux56~6_combout\ & (\ID|Mux56~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~1_combout\,
	datab => \ID|Mux56~6_combout\,
	datac => \ID|Mux56~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux56~9_combout\);

-- Location: LCCOMB_X16_Y18_N16
\ID|Mux56~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux56~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux56~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux56~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux56~19_combout\,
	datac => \ID|Mux56~9_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(20),
	combout => \ID|Mux56~20_combout\);

-- Location: LCCOMB_X21_Y10_N30
\EXE|Binput[7]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[7]~72_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(7))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux56~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux56~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(7),
	datab => \ID|Mux56~20_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[7]~72_combout\);

-- Location: LCCOMB_X24_Y21_N18
\ID|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~0_combout\ = (\ID|write_register_address[0]~0_combout\ & (!\ID|write_register_address[1]~1_combout\ & (!\ID|write_register_address[3]~3_combout\ & \ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~0_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[3]~3_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~0_combout\);

-- Location: LCCOMB_X25_Y21_N30
\ID|register_array[5][4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[5][4]~21_combout\ = (\reset~combout\) # ((\ID|Decoder0~0_combout\ & \ID|register_array[6][24]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Decoder0~0_combout\,
	datac => \ID|register_array[6][24]~19_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[5][4]~21_combout\);

-- Location: LCFF_X23_Y19_N5
\ID|register_array[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][7]~regout\);

-- Location: LCCOMB_X23_Y19_N4
\ID|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[5][7]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][7]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux24~10_combout\);

-- Location: LCCOMB_X25_Y21_N4
\ID|register_array[6][24]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[6][24]~20_combout\ = (\reset~combout\) # ((\ID|Decoder0~5_combout\ & \ID|register_array[6][24]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~5_combout\,
	datac => \ID|register_array[6][24]~19_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[6][24]~20_combout\);

-- Location: LCFF_X27_Y21_N5
\ID|register_array[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][7]~regout\);

-- Location: LCCOMB_X27_Y21_N4
\ID|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~11_combout\ = (\ID|Mux24~10_combout\ & ((\ID|register_array[7][7]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux24~10_combout\ & (((\ID|register_array[6][7]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][7]~regout\,
	datab => \ID|Mux24~10_combout\,
	datac => \ID|register_array[6][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux24~11_combout\);

-- Location: LCFF_X23_Y18_N5
\ID|register_array[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][7]~regout\);

-- Location: LCCOMB_X22_Y16_N24
\ID|register_array[14][3]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[14][3]~31_combout\ = (\reset~combout\) # ((\ID|register_array[6][24]~19_combout\ & \ID|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][24]~19_combout\,
	datab => \ID|Decoder0~7_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[14][3]~31_combout\);

-- Location: LCFF_X24_Y18_N29
\ID|register_array[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][7]~regout\);

-- Location: LCFF_X20_Y18_N25
\ID|register_array[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][7]~regout\);

-- Location: LCFF_X24_Y18_N15
\ID|register_array[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][7]~regout\);

-- Location: LCCOMB_X20_Y18_N24
\ID|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[13][7]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][7]~regout\,
	datad => \ID|register_array[12][7]~regout\,
	combout => \ID|Mux24~17_combout\);

-- Location: LCCOMB_X24_Y18_N28
\ID|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux24~17_combout\ & (\ID|register_array[15][7]~regout\)) # (!\ID|Mux24~17_combout\ & ((\ID|register_array[14][7]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[15][7]~regout\,
	datac => \ID|register_array[14][7]~regout\,
	datad => \ID|Mux24~17_combout\,
	combout => \ID|Mux24~18_combout\);

-- Location: LCFF_X16_Y18_N19
\ID|register_array[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][7]~regout\);

-- Location: LCCOMB_X23_Y17_N2
\ID|register_array[8][21]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[8][21]~26_combout\ = (\reset~combout\) # ((\ID|Decoder0~8_combout\ & \ID|register_array[6][24]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Decoder0~8_combout\,
	datac => \ID|register_array[6][24]~19_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[8][21]~26_combout\);

-- Location: LCFF_X19_Y18_N9
\ID|register_array[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][7]~regout\);

-- Location: LCCOMB_X16_Y18_N18
\ID|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][7]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[8][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][7]~regout\,
	datad => \ID|register_array[8][7]~regout\,
	combout => \ID|Mux24~12_combout\);

-- Location: LCCOMB_X25_Y21_N24
\ID|register_array[9][20]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[9][20]~24_combout\ = (\reset~combout\) # ((\ID|register_array[6][24]~19_combout\ & \ID|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|register_array[6][24]~19_combout\,
	datac => \ID|Decoder0~1_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[9][20]~24_combout\);

-- Location: LCFF_X20_Y18_N23
\ID|register_array[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][7]~regout\);

-- Location: LCFF_X16_Y18_N29
\ID|register_array[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][7]~regout\);

-- Location: LCCOMB_X20_Y18_N22
\ID|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux24~12_combout\ & ((\ID|register_array[11][7]~regout\))) # (!\ID|Mux24~12_combout\ & (\ID|register_array[9][7]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux24~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux24~12_combout\,
	datac => \ID|register_array[9][7]~regout\,
	datad => \ID|register_array[11][7]~regout\,
	combout => \ID|Mux24~13_combout\);

-- Location: LCCOMB_X24_Y21_N8
\ID|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~6_combout\ = (!\ID|write_register_address[0]~0_combout\ & (\ID|write_register_address[1]~1_combout\ & (!\ID|write_register_address[3]~3_combout\ & !\ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~0_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[3]~3_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~6_combout\);

-- Location: LCCOMB_X22_Y16_N14
\ID|register_array[2][13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[2][13]~29_combout\ = (\reset~combout\) # ((\ID|register_array[6][24]~19_combout\ & \ID|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][24]~19_combout\,
	datac => \ID|Decoder0~6_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[2][13]~29_combout\);

-- Location: LCFF_X19_Y17_N23
\ID|register_array[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][7]~regout\);

-- Location: LCCOMB_X19_Y17_N22
\ID|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][7]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux24~14_combout\);

-- Location: LCCOMB_X25_Y21_N12
\ID|register_array[1][29]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[1][29]~28_combout\ = (\reset~combout\) # ((\ID|Decoder0~2_combout\ & \ID|register_array[6][24]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Decoder0~2_combout\,
	datac => \ID|register_array[6][24]~19_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[1][29]~28_combout\);

-- Location: LCFF_X20_Y21_N25
\ID|register_array[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][7]~regout\);

-- Location: LCCOMB_X23_Y17_N20
\ID|register_array[3][15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[3][15]~30_combout\ = (\reset~combout\) # ((\ID|Decoder0~14_combout\ & \ID|register_array[6][24]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Decoder0~14_combout\,
	datac => \ID|register_array[6][24]~19_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[3][15]~30_combout\);

-- Location: LCFF_X20_Y21_N19
\ID|register_array[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][7]~regout\);

-- Location: LCCOMB_X20_Y21_N24
\ID|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux24~14_combout\ & ((\ID|register_array[3][7]~regout\))) # (!\ID|Mux24~14_combout\ & (\ID|register_array[1][7]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux24~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux24~14_combout\,
	datac => \ID|register_array[1][7]~regout\,
	datad => \ID|register_array[3][7]~regout\,
	combout => \ID|Mux24~15_combout\);

-- Location: LCCOMB_X27_Y18_N26
\ID|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux24~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux24~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux24~13_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux24~15_combout\,
	combout => \ID|Mux24~16_combout\);

-- Location: LCCOMB_X27_Y18_N4
\ID|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux24~16_combout\ & ((\ID|Mux24~18_combout\))) # (!\ID|Mux24~16_combout\ & (\ID|Mux24~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux24~11_combout\,
	datac => \ID|Mux24~18_combout\,
	datad => \ID|Mux24~16_combout\,
	combout => \ID|Mux24~19_combout\);

-- Location: LCCOMB_X25_Y12_N28
\ID|Mux24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux24~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux24~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux24~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux24~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \ID|Mux24~19_combout\,
	combout => \ID|Mux24~20_combout\);

-- Location: LCCOMB_X25_Y12_N30
\EXE|Add1~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~110_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[7]~72_combout\ & ((\ID|Mux24~20_combout\) # (\EXE|ALU_ctl[0]~0_combout\))) # (!\EXE|Binput[7]~72_combout\ & (\ID|Mux24~20_combout\ & \EXE|ALU_ctl[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \EXE|Binput[7]~72_combout\,
	datac => \ID|Mux24~20_combout\,
	datad => \EXE|ALU_ctl[0]~0_combout\,
	combout => \EXE|Add1~110_combout\);

-- Location: LCCOMB_X24_Y17_N8
\EXE|ALU_Result[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[7]~7_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~110_combout\) # ((\EXE|Add1~51_combout\ & \EXE|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~51_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~110_combout\,
	combout => \EXE|ALU_Result[7]~7_combout\);

-- Location: LCFF_X15_Y13_N27
\ID|register_array[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][1]~regout\);

-- Location: LCFF_X18_Y13_N29
\ID|register_array[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][1]~regout\);

-- Location: LCFF_X18_Y13_N31
\ID|register_array[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][1]~regout\);

-- Location: LCCOMB_X18_Y13_N28
\ID|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[27][1]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[19][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][1]~regout\,
	datad => \ID|register_array[19][1]~regout\,
	combout => \ID|Mux30~7_combout\);

-- Location: LCCOMB_X15_Y13_N0
\ID|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux30~7_combout\ & (\ID|register_array[31][1]~regout\)) # (!\ID|Mux30~7_combout\ & ((\ID|register_array[23][1]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[31][1]~regout\,
	datac => \ID|register_array[23][1]~regout\,
	datad => \ID|Mux30~7_combout\,
	combout => \ID|Mux30~8_combout\);

-- Location: LCCOMB_X21_Y12_N30
\ID|register_array~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~67_combout\ = (\write_data_out~1_combout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \write_data_out~1_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array~67_combout\);

-- Location: LCFF_X25_Y16_N29
\ID|register_array[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][1]~regout\);

-- Location: LCFF_X30_Y13_N29
\ID|register_array[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][1]~regout\);

-- Location: LCCOMB_X24_Y21_N24
\ID|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~10_combout\ = (!\ID|write_register_address[0]~0_combout\ & (!\ID|write_register_address[1]~1_combout\ & (!\ID|write_register_address[3]~3_combout\ & !\ID|write_register_address[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[0]~0_combout\,
	datab => \ID|write_register_address[1]~1_combout\,
	datac => \ID|write_register_address[3]~3_combout\,
	datad => \ID|write_register_address[2]~2_combout\,
	combout => \ID|Decoder0~10_combout\);

-- Location: LCCOMB_X23_Y17_N10
\ID|register_array[16][20]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[16][20]~13_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|register_array[21][20]~71_combout\,
	datac => \ID|Decoder0~10_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[16][20]~13_combout\);

-- Location: LCFF_X30_Y13_N7
\ID|register_array[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][1]~regout\);

-- Location: LCCOMB_X30_Y13_N28
\ID|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[20][1]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[16][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[20][1]~regout\,
	datad => \ID|register_array[16][1]~regout\,
	combout => \ID|Mux30~4_combout\);

-- Location: LCCOMB_X25_Y16_N28
\ID|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux30~4_combout\ & (\ID|register_array[28][1]~regout\)) # (!\ID|Mux30~4_combout\ & ((\ID|register_array[24][1]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][1]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][1]~regout\,
	datad => \ID|Mux30~4_combout\,
	combout => \ID|Mux30~5_combout\);

-- Location: LCFF_X22_Y11_N25
\ID|register_array[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~68_combout\,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][1]~regout\);

-- Location: LCFF_X22_Y11_N27
\ID|register_array[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][1]~regout\);

-- Location: LCFF_X22_Y17_N29
\ID|register_array[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][1]~regout\);

-- Location: LCFF_X22_Y17_N23
\ID|register_array[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][1]~regout\);

-- Location: LCCOMB_X22_Y17_N28
\ID|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][1]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][1]~regout\,
	datad => \ID|register_array[18][1]~regout\,
	combout => \ID|Mux30~2_combout\);

-- Location: LCCOMB_X22_Y11_N26
\ID|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux30~2_combout\ & ((\ID|register_array[30][1]~regout\))) # (!\ID|Mux30~2_combout\ & (\ID|register_array[26][1]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[26][1]~regout\,
	datac => \ID|register_array[30][1]~regout\,
	datad => \ID|Mux30~2_combout\,
	combout => \ID|Mux30~3_combout\);

-- Location: LCCOMB_X22_Y11_N28
\ID|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux30~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux30~5_combout\,
	datad => \ID|Mux30~3_combout\,
	combout => \ID|Mux30~6_combout\);

-- Location: LCCOMB_X22_Y11_N22
\ID|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~9_combout\ = (\ID|Mux30~6_combout\ & (((\ID|Mux30~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux30~6_combout\ & (\ID|Mux30~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~1_combout\,
	datab => \ID|Mux30~8_combout\,
	datac => \ID|Mux30~6_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux30~9_combout\);

-- Location: LCCOMB_X22_Y11_N12
\ID|Mux30~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux30~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux30~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux30~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux30~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux30~9_combout\,
	combout => \ID|Mux30~20_combout\);

-- Location: LCFF_X19_Y12_N13
\ID|register_array[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][0]~regout\);

-- Location: LCCOMB_X25_Y21_N6
\ID|register_array[21][20]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[21][20]~3_combout\ = (\reset~combout\) # ((\ID|register_array[21][20]~71_combout\ & \ID|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|register_array[21][20]~71_combout\,
	datad => \ID|Decoder0~0_combout\,
	combout => \ID|register_array[21][20]~3_combout\);

-- Location: LCFF_X26_Y15_N13
\ID|register_array[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][0]~regout\);

-- Location: LCFF_X26_Y15_N7
\ID|register_array[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][0]~regout\);

-- Location: LCCOMB_X26_Y15_N12
\ID|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[21][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[17][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[21][0]~regout\,
	datad => \ID|register_array[17][0]~regout\,
	combout => \ID|Mux31~2_combout\);

-- Location: LCCOMB_X19_Y12_N12
\ID|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux31~2_combout\ & ((\ID|register_array[29][0]~regout\))) # (!\ID|Mux31~2_combout\ & (\ID|register_array[25][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][0]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[29][0]~regout\,
	datad => \ID|Mux31~2_combout\,
	combout => \ID|Mux31~3_combout\);

-- Location: LCCOMB_X22_Y15_N26
\ID|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux31~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux31~3_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux31~6_combout\);

-- Location: LCCOMB_X25_Y21_N16
\ID|register_array~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~69_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(0)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[0]~0_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(0),
	datac => \CTL|Equal1~1_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array~69_combout\);

-- Location: LCFF_X24_Y13_N15
\ID|register_array[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][0]~regout\);

-- Location: LCFF_X21_Y13_N21
\ID|register_array[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][0]~regout\);

-- Location: LCFF_X21_Y13_N7
\ID|register_array[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][0]~regout\);

-- Location: LCCOMB_X21_Y13_N20
\ID|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[26][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[26][0]~regout\,
	datad => \ID|register_array[18][0]~regout\,
	combout => \ID|Mux31~0_combout\);

-- Location: LCCOMB_X24_Y13_N14
\ID|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux31~0_combout\ & ((\ID|register_array[30][0]~regout\))) # (!\ID|Mux31~0_combout\ & (\ID|register_array[22][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][0]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[30][0]~regout\,
	datad => \ID|Mux31~0_combout\,
	combout => \ID|Mux31~1_combout\);

-- Location: LCCOMB_X22_Y15_N8
\ID|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~9_combout\ = (\ID|Mux31~6_combout\ & ((\ID|Mux31~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux31~6_combout\ & (((\ID|Mux31~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~8_combout\,
	datab => \ID|Mux31~6_combout\,
	datac => \ID|Mux31~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux31~9_combout\);

-- Location: LCFF_X15_Y15_N7
\ID|register_array[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][0]~regout\);

-- Location: LCFF_X15_Y16_N23
\ID|register_array[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][0]~regout\);

-- Location: LCFF_X15_Y16_N13
\ID|register_array[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][0]~regout\);

-- Location: LCCOMB_X15_Y16_N12
\ID|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][0]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][0]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[8][0]~regout\,
	datac => \ID|register_array[9][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux31~10_combout\);

-- Location: LCCOMB_X15_Y15_N6
\ID|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux31~10_combout\ & (\ID|register_array[11][0]~regout\)) # (!\ID|Mux31~10_combout\ & ((\ID|register_array[10][0]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][0]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][0]~regout\,
	datad => \ID|Mux31~10_combout\,
	combout => \ID|Mux31~11_combout\);

-- Location: LCFF_X21_Y15_N15
\ID|register_array[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][0]~regout\);

-- Location: LCCOMB_X21_Y15_N14
\ID|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[1][0]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[1][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux31~14_combout\);

-- Location: LCFF_X20_Y15_N25
\ID|register_array[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][0]~regout\);

-- Location: LCCOMB_X20_Y15_N24
\ID|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~15_combout\ = (\ID|Mux31~14_combout\ & ((\ID|register_array[3][0]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux31~14_combout\ & (((\ID|register_array[2][0]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][0]~regout\,
	datab => \ID|Mux31~14_combout\,
	datac => \ID|register_array[2][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux31~15_combout\);

-- Location: LCFF_X29_Y16_N31
\ID|register_array[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][0]~regout\);

-- Location: LCFF_X30_Y16_N21
\ID|register_array[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][0]~regout\);

-- Location: LCCOMB_X23_Y17_N14
\ID|register_array[4][29]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[4][29]~22_combout\ = (\reset~combout\) # ((\ID|Decoder0~9_combout\ & \ID|register_array[6][24]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Decoder0~9_combout\,
	datac => \ID|register_array[6][24]~19_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[4][29]~22_combout\);

-- Location: LCFF_X30_Y16_N7
\ID|register_array[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~69_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][0]~regout\);

-- Location: LCCOMB_X30_Y16_N20
\ID|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][0]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][0]~regout\,
	datad => \ID|register_array[4][0]~regout\,
	combout => \ID|Mux31~12_combout\);

-- Location: LCCOMB_X29_Y16_N30
\ID|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux31~12_combout\ & (\ID|register_array[7][0]~regout\)) # (!\ID|Mux31~12_combout\ & ((\ID|register_array[5][0]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][0]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][0]~regout\,
	datad => \ID|Mux31~12_combout\,
	combout => \ID|Mux31~13_combout\);

-- Location: LCCOMB_X24_Y15_N0
\ID|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|Mux31~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux31~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux31~15_combout\,
	datad => \ID|Mux31~13_combout\,
	combout => \ID|Mux31~16_combout\);

-- Location: LCCOMB_X24_Y15_N6
\ID|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux31~16_combout\ & (\ID|Mux31~18_combout\)) # (!\ID|Mux31~16_combout\ & ((\ID|Mux31~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux31~18_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux31~11_combout\,
	datad => \ID|Mux31~16_combout\,
	combout => \ID|Mux31~19_combout\);

-- Location: LCCOMB_X24_Y15_N16
\ID|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux31~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux31~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux31~9_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux31~19_combout\,
	combout => \ID|Mux31~20_combout\);

-- Location: LCCOMB_X20_Y12_N12
\CTL|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal3~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(31) & (\CTL|Equal0~0_combout\ & \IFE|inst_memory|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \CTL|Equal0~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(28),
	combout => \CTL|Equal3~0_combout\);

-- Location: LCCOMB_X23_Y14_N16
\EXE|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~36_cout\ = CARRY((\EXE|ALU_ctl~1_combout\) # (\CTL|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl~1_combout\,
	datab => \CTL|Equal3~0_combout\,
	datad => VCC,
	cout => \EXE|Add1~36_cout\);

-- Location: LCCOMB_X23_Y14_N20
\EXE|Add1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~39_combout\ = ((\EXE|Add1~33_combout\ $ (\ID|Mux30~20_combout\ $ (!\EXE|Add1~38\)))) # (GND)
-- \EXE|Add1~40\ = CARRY((\EXE|Add1~33_combout\ & ((\ID|Mux30~20_combout\) # (!\EXE|Add1~38\))) # (!\EXE|Add1~33_combout\ & (\ID|Mux30~20_combout\ & !\EXE|Add1~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~33_combout\,
	datab => \ID|Mux30~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~38\,
	combout => \EXE|Add1~39_combout\,
	cout => \EXE|Add1~40\);

-- Location: LCCOMB_X22_Y14_N16
\EXE|Binput[1]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[1]~66_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(1))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux62~20_combout\))))) # (!\CTL|Equal1~0_combout\ & 
-- (((\ID|Mux62~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(1),
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \ID|Mux62~20_combout\,
	combout => \EXE|Binput[1]~66_combout\);

-- Location: LCCOMB_X23_Y14_N10
\EXE|Add1~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~104_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\ & ((\ID|Mux30~20_combout\) # (\EXE|Binput[1]~66_combout\))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\ID|Mux30~20_combout\ & \EXE|Binput[1]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \ID|Mux30~20_combout\,
	datad => \EXE|Binput[1]~66_combout\,
	combout => \EXE|Add1~104_combout\);

-- Location: LCCOMB_X21_Y12_N0
\EXE|Add1~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~134_combout\ = (\EXE|Add1~104_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~39_combout\,
	datad => \EXE|Add1~104_combout\,
	combout => \EXE|Add1~134_combout\);

-- Location: LCCOMB_X21_Y12_N26
\write_data_out~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~1_combout\ = (\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(1))) # (!\CTL|Equal1~1_combout\ & (((\EXE|Add1~134_combout\ & !\EXE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(1),
	datab => \EXE|Add1~134_combout\,
	datac => \CTL|Equal1~1_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \write_data_out~1_combout\);

-- Location: LCCOMB_X22_Y11_N24
\ID|register_array~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~68_combout\ = (\write_data_out~1_combout\) # (\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \write_data_out~1_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array~68_combout\);

-- Location: LCFF_X15_Y13_N1
\ID|register_array[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~68_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][1]~regout\);

-- Location: LCCOMB_X18_Y13_N30
\ID|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[27][1]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[19][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][1]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux62~7_combout\);

-- Location: LCCOMB_X15_Y13_N26
\ID|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux62~7_combout\ & ((\ID|register_array[31][1]~regout\))) # (!\ID|Mux62~7_combout\ & (\ID|register_array[23][1]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][1]~regout\,
	datac => \ID|register_array[31][1]~regout\,
	datad => \ID|Mux62~7_combout\,
	combout => \ID|Mux62~8_combout\);

-- Location: LCCOMB_X22_Y17_N22
\ID|Mux62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[22][1]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[18][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[22][1]~regout\,
	datac => \ID|register_array[18][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux62~2_combout\);

-- Location: LCCOMB_X22_Y11_N16
\ID|Mux62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux62~2_combout\ & ((\ID|register_array[30][1]~regout\))) # (!\ID|Mux62~2_combout\ & (\ID|register_array[26][1]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][1]~regout\,
	datac => \ID|Mux62~2_combout\,
	datad => \ID|register_array[30][1]~regout\,
	combout => \ID|Mux62~3_combout\);

-- Location: LCFF_X25_Y16_N7
\ID|register_array[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~67_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][1]~regout\);

-- Location: LCCOMB_X30_Y13_N6
\ID|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[20][1]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[16][1]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][1]~regout\,
	datac => \ID|register_array[16][1]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux62~4_combout\);

-- Location: LCCOMB_X25_Y16_N6
\ID|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux62~4_combout\ & ((\ID|register_array[28][1]~regout\))) # (!\ID|Mux62~4_combout\ & (\ID|register_array[24][1]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[24][1]~regout\,
	datac => \ID|register_array[28][1]~regout\,
	datad => \ID|Mux62~4_combout\,
	combout => \ID|Mux62~5_combout\);

-- Location: LCCOMB_X22_Y11_N2
\ID|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux62~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux62~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux62~3_combout\,
	datad => \ID|Mux62~5_combout\,
	combout => \ID|Mux62~6_combout\);

-- Location: LCCOMB_X22_Y11_N20
\ID|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux62~6_combout\ & ((\ID|Mux62~8_combout\))) # (!\ID|Mux62~6_combout\ & (\ID|Mux62~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~1_combout\,
	datab => \ID|Mux62~8_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux62~6_combout\,
	combout => \ID|Mux62~9_combout\);

-- Location: LCCOMB_X25_Y11_N18
\ID|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux62~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux62~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux62~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux62~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \ID|Mux62~9_combout\,
	combout => \ID|Mux62~20_combout\);

-- Location: LCCOMB_X20_Y20_N14
\ID|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[1][2]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][2]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux61~14_combout\);

-- Location: LCFF_X20_Y20_N29
\ID|register_array[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][2]~regout\);

-- Location: LCFF_X20_Y20_N11
\ID|register_array[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][2]~regout\);

-- Location: LCCOMB_X20_Y20_N28
\ID|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux61~14_combout\ & (\ID|register_array[3][2]~regout\)) # (!\ID|Mux61~14_combout\ & ((\ID|register_array[2][2]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux61~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux61~14_combout\,
	datac => \ID|register_array[3][2]~regout\,
	datad => \ID|register_array[2][2]~regout\,
	combout => \ID|Mux61~15_combout\);

-- Location: LCFF_X31_Y16_N1
\ID|register_array[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][2]~regout\);

-- Location: LCCOMB_X23_Y17_N0
\ID|register_array[7][27]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[7][27]~23_combout\ = (\reset~combout\) # ((\ID|Decoder0~12_combout\ & \ID|register_array[6][24]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~12_combout\,
	datac => \ID|register_array[6][24]~19_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[7][27]~23_combout\);

-- Location: LCFF_X31_Y16_N11
\ID|register_array[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][2]~regout\);

-- Location: LCCOMB_X31_Y16_N10
\ID|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~13_combout\ = (\ID|Mux61~12_combout\ & (((\ID|register_array[7][2]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux61~12_combout\ & (\ID|register_array[5][2]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~12_combout\,
	datab => \ID|register_array[5][2]~regout\,
	datac => \ID|register_array[7][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux61~13_combout\);

-- Location: LCCOMB_X22_Y20_N4
\ID|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|Mux61~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux61~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|Mux61~15_combout\,
	datad => \ID|Mux61~13_combout\,
	combout => \ID|Mux61~16_combout\);

-- Location: LCFF_X18_Y19_N7
\ID|register_array[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][2]~regout\);

-- Location: LCCOMB_X18_Y19_N6
\ID|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[9][2]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[8][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][2]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux61~10_combout\);

-- Location: LCFF_X16_Y18_N1
\ID|register_array[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][2]~regout\);

-- Location: LCFF_X16_Y18_N23
\ID|register_array[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][2]~regout\);

-- Location: LCCOMB_X16_Y18_N0
\ID|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux61~10_combout\ & (\ID|register_array[11][2]~regout\)) # (!\ID|Mux61~10_combout\ & ((\ID|register_array[10][2]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux61~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux61~10_combout\,
	datac => \ID|register_array[11][2]~regout\,
	datad => \ID|register_array[10][2]~regout\,
	combout => \ID|Mux61~11_combout\);

-- Location: LCCOMB_X22_Y20_N30
\ID|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux61~16_combout\ & (\ID|Mux61~18_combout\)) # (!\ID|Mux61~16_combout\ & ((\ID|Mux61~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~18_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|Mux61~16_combout\,
	datad => \ID|Mux61~11_combout\,
	combout => \ID|Mux61~19_combout\);

-- Location: LCCOMB_X31_Y14_N14
\ID|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[23][2]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[19][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[23][2]~regout\,
	datac => \ID|register_array[19][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux61~7_combout\);

-- Location: LCFF_X19_Y20_N13
\ID|register_array[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][2]~regout\);

-- Location: LCFF_X19_Y20_N11
\ID|register_array[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][2]~regout\);

-- Location: LCCOMB_X19_Y20_N12
\ID|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux61~7_combout\ & (\ID|register_array[31][2]~regout\)) # (!\ID|Mux61~7_combout\ & ((\ID|register_array[27][2]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux61~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux61~7_combout\,
	datac => \ID|register_array[31][2]~regout\,
	datad => \ID|register_array[27][2]~regout\,
	combout => \ID|Mux61~8_combout\);

-- Location: LCFF_X29_Y17_N17
\ID|register_array[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][2]~regout\);

-- Location: LCFF_X29_Y17_N31
\ID|register_array[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][2]~regout\);

-- Location: LCCOMB_X29_Y17_N16
\ID|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~5_combout\ = (\ID|Mux61~4_combout\ & (((\ID|register_array[28][2]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux61~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[20][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[28][2]~regout\,
	datad => \ID|register_array[20][2]~regout\,
	combout => \ID|Mux61~5_combout\);

-- Location: LCCOMB_X22_Y20_N24
\ID|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux61~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux61~5_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux61~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux61~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux61~6_combout\);

-- Location: LCFF_X21_Y20_N5
\ID|register_array[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][2]~regout\);

-- Location: LCFF_X22_Y20_N17
\ID|register_array[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~66_combout\,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][2]~regout\);

-- Location: LCFF_X22_Y20_N3
\ID|register_array[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][2]~regout\);

-- Location: LCCOMB_X22_Y20_N20
\ID|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[26][2]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[18][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[26][2]~regout\,
	datad => \ID|register_array[18][2]~regout\,
	combout => \ID|Mux61~0_combout\);

-- Location: LCFF_X21_Y20_N27
\ID|register_array[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~65_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][2]~regout\);

-- Location: LCCOMB_X22_Y20_N22
\ID|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux61~0_combout\ & (\ID|register_array[30][2]~regout\)) # (!\ID|Mux61~0_combout\ & ((\ID|register_array[22][2]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[30][2]~regout\,
	datac => \ID|Mux61~0_combout\,
	datad => \ID|register_array[22][2]~regout\,
	combout => \ID|Mux61~1_combout\);

-- Location: LCCOMB_X22_Y20_N10
\ID|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux61~6_combout\ & (\ID|Mux61~8_combout\)) # (!\ID|Mux61~6_combout\ & ((\ID|Mux61~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux61~8_combout\,
	datac => \ID|Mux61~6_combout\,
	datad => \ID|Mux61~1_combout\,
	combout => \ID|Mux61~9_combout\);

-- Location: LCCOMB_X22_Y20_N8
\ID|Mux61~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux61~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux61~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux61~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datab => \ID|Mux61~19_combout\,
	datad => \ID|Mux61~9_combout\,
	combout => \ID|Mux61~20_combout\);

-- Location: LCFF_X22_Y13_N31
\ID|register_array[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][3]~regout\);

-- Location: LCCOMB_X27_Y14_N10
\ID|register_array~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~63_combout\ = (!\reset~combout\ & \write_data_out~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datac => \write_data_out~3_combout\,
	combout => \ID|register_array~63_combout\);

-- Location: LCFF_X22_Y19_N7
\ID|register_array[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][3]~regout\);

-- Location: LCFF_X22_Y19_N21
\ID|register_array[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][3]~regout\);

-- Location: LCCOMB_X22_Y19_N6
\ID|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][3]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][3]~regout\,
	datad => \ID|register_array[22][3]~regout\,
	combout => \ID|Mux60~2_combout\);

-- Location: LCCOMB_X22_Y13_N30
\ID|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux60~2_combout\ & ((\ID|register_array[30][3]~regout\))) # (!\ID|Mux60~2_combout\ & (\ID|register_array[26][3]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][3]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[30][3]~regout\,
	datad => \ID|Mux60~2_combout\,
	combout => \ID|Mux60~3_combout\);

-- Location: LCFF_X26_Y16_N5
\ID|register_array[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][3]~regout\);

-- Location: LCFF_X26_Y16_N15
\ID|register_array[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][3]~regout\);

-- Location: LCCOMB_X26_Y16_N14
\ID|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[20][3]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[16][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[20][3]~regout\,
	datac => \ID|register_array[16][3]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux60~4_combout\);

-- Location: LCFF_X29_Y13_N23
\ID|register_array[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][3]~regout\);

-- Location: LCFF_X29_Y13_N13
\ID|register_array[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][3]~regout\);

-- Location: LCCOMB_X29_Y13_N22
\ID|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux60~4_combout\ & (\ID|register_array[28][3]~regout\)) # (!\ID|Mux60~4_combout\ & ((\ID|register_array[24][3]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux60~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux60~4_combout\,
	datac => \ID|register_array[28][3]~regout\,
	datad => \ID|register_array[24][3]~regout\,
	combout => \ID|Mux60~5_combout\);

-- Location: LCCOMB_X27_Y14_N26
\ID|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|Mux60~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- ((\ID|Mux60~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux60~3_combout\,
	datad => \ID|Mux60~5_combout\,
	combout => \ID|Mux60~6_combout\);

-- Location: LCFF_X27_Y14_N29
\ID|register_array[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~64_combout\,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][3]~regout\);

-- Location: LCFF_X27_Y18_N15
\ID|register_array[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][3]~regout\);

-- Location: LCCOMB_X27_Y14_N30
\ID|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][3]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[17][3]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[25][3]~regout\,
	datac => \ID|register_array[17][3]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux60~0_combout\);

-- Location: LCFF_X27_Y18_N25
\ID|register_array[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][3]~regout\);

-- Location: LCCOMB_X27_Y14_N8
\ID|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~1_combout\ = (\ID|Mux60~0_combout\ & (((\ID|register_array[29][3]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux60~0_combout\ & (\ID|register_array[21][3]~regout\ & (\IFE|inst_memory|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][3]~regout\,
	datab => \ID|Mux60~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|register_array[29][3]~regout\,
	combout => \ID|Mux60~1_combout\);

-- Location: LCCOMB_X27_Y14_N12
\ID|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~9_combout\ = (\ID|Mux60~6_combout\ & ((\ID|Mux60~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux60~6_combout\ & (((\ID|Mux60~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~8_combout\,
	datab => \ID|Mux60~6_combout\,
	datac => \ID|Mux60~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux60~9_combout\);

-- Location: LCCOMB_X27_Y14_N18
\ID|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux60~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux60~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux60~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux60~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux60~9_combout\,
	combout => \ID|Mux60~20_combout\);

-- Location: LCFF_X23_Y19_N1
\ID|register_array[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][8]~regout\);

-- Location: LCFF_X23_Y18_N23
\ID|register_array[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][8]~regout\);

-- Location: LCFF_X23_Y19_N3
\ID|register_array[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][8]~regout\);

-- Location: LCCOMB_X23_Y19_N2
\ID|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][8]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[4][8]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][8]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][8]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux55~12_combout\);

-- Location: LCCOMB_X23_Y18_N22
\ID|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux55~12_combout\ & ((\ID|register_array[7][8]~regout\))) # (!\ID|Mux55~12_combout\ & (\ID|register_array[5][8]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[5][8]~regout\,
	datac => \ID|register_array[7][8]~regout\,
	datad => \ID|Mux55~12_combout\,
	combout => \ID|Mux55~13_combout\);

-- Location: LCCOMB_X24_Y16_N30
\ID|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux55~13_combout\) # (\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux55~15_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~15_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux55~13_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux55~16_combout\);

-- Location: LCFF_X19_Y18_N21
\ID|register_array[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][8]~regout\);

-- Location: LCFF_X19_Y17_N5
\ID|register_array[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][8]~regout\);

-- Location: LCCOMB_X19_Y18_N20
\ID|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][8]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[8][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][8]~regout\,
	datad => \ID|register_array[9][8]~regout\,
	combout => \ID|Mux55~10_combout\);

-- Location: LCFF_X24_Y16_N1
\ID|register_array[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][8]~regout\);

-- Location: LCCOMB_X24_Y16_N0
\ID|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~11_combout\ = (\ID|Mux55~10_combout\ & (((\ID|register_array[11][8]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux55~10_combout\ & (\ID|register_array[10][8]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][8]~regout\,
	datab => \ID|Mux55~10_combout\,
	datac => \ID|register_array[11][8]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux55~11_combout\);

-- Location: LCCOMB_X24_Y16_N8
\ID|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~19_combout\ = (\ID|Mux55~16_combout\ & ((\ID|Mux55~18_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux55~16_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(19) & \ID|Mux55~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~18_combout\,
	datab => \ID|Mux55~16_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|Mux55~11_combout\,
	combout => \ID|Mux55~19_combout\);

-- Location: LCFF_X20_Y14_N15
\ID|register_array[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][8]~regout\);

-- Location: LCFF_X19_Y14_N17
\ID|register_array[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][8]~regout\);

-- Location: LCFF_X18_Y14_N17
\ID|register_array[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][8]~regout\);

-- Location: LCCOMB_X19_Y14_N16
\ID|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][8]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[19][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][8]~regout\,
	datad => \ID|register_array[23][8]~regout\,
	combout => \ID|Mux55~7_combout\);

-- Location: LCCOMB_X20_Y14_N14
\ID|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux55~7_combout\ & ((\ID|register_array[31][8]~regout\))) # (!\ID|Mux55~7_combout\ & (\ID|register_array[27][8]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][8]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][8]~regout\,
	datad => \ID|Mux55~7_combout\,
	combout => \ID|Mux55~8_combout\);

-- Location: LCFF_X26_Y20_N29
\ID|register_array[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][8]~regout\);

-- Location: LCFF_X26_Y20_N15
\ID|register_array[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][8]~regout\);

-- Location: LCFF_X25_Y20_N13
\ID|register_array[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][8]~regout\);

-- Location: LCFF_X25_Y20_N11
\ID|register_array[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][8]~regout\);

-- Location: LCCOMB_X25_Y20_N12
\ID|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][8]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[17][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][8]~regout\,
	datad => \ID|register_array[21][8]~regout\,
	combout => \ID|Mux55~2_combout\);

-- Location: LCCOMB_X26_Y20_N14
\ID|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux55~2_combout\ & ((\ID|register_array[29][8]~regout\))) # (!\ID|Mux55~2_combout\ & (\ID|register_array[25][8]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[25][8]~regout\,
	datac => \ID|register_array[29][8]~regout\,
	datad => \ID|Mux55~2_combout\,
	combout => \ID|Mux55~3_combout\);

-- Location: LCFF_X25_Y19_N17
\ID|register_array[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][8]~regout\);

-- Location: LCFF_X26_Y16_N3
\ID|register_array[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][8]~regout\);

-- Location: LCFF_X27_Y16_N23
\ID|register_array[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][8]~regout\);

-- Location: LCCOMB_X26_Y16_N2
\ID|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[24][8]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[16][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][8]~regout\,
	datad => \ID|register_array[24][8]~regout\,
	combout => \ID|Mux55~4_combout\);

-- Location: LCCOMB_X25_Y19_N16
\ID|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux55~4_combout\ & ((\ID|register_array[28][8]~regout\))) # (!\ID|Mux55~4_combout\ & (\ID|register_array[20][8]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][8]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[28][8]~regout\,
	datad => \ID|Mux55~4_combout\,
	combout => \ID|Mux55~5_combout\);

-- Location: LCCOMB_X24_Y16_N2
\ID|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|Mux55~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- ((\ID|Mux55~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux55~3_combout\,
	datad => \ID|Mux55~5_combout\,
	combout => \ID|Mux55~6_combout\);

-- Location: LCCOMB_X24_Y16_N28
\ID|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux55~6_combout\ & ((\ID|Mux55~8_combout\))) # (!\ID|Mux55~6_combout\ & (\ID|Mux55~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux55~1_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux55~8_combout\,
	datad => \ID|Mux55~6_combout\,
	combout => \ID|Mux55~9_combout\);

-- Location: LCCOMB_X24_Y16_N10
\ID|Mux55~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux55~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux55~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux55~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux55~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux55~9_combout\,
	combout => \ID|Mux55~20_combout\);

-- Location: LCCOMB_X21_Y14_N8
\EXE|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(2) & (\CTL|Equal0~1_combout\ & !\EXE|ALU_ctl\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(2),
	datac => \CTL|Equal0~1_combout\,
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~1_combout\);

-- Location: LCFF_X21_Y17_N31
\ID|register_array[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][11]~regout\);

-- Location: LCFF_X18_Y20_N27
\ID|register_array[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][11]~regout\);

-- Location: LCFF_X21_Y18_N5
\ID|register_array[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][11]~regout\);

-- Location: LCFF_X21_Y18_N7
\ID|register_array[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][11]~regout\);

-- Location: LCCOMB_X21_Y18_N4
\ID|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[13][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[12][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][11]~regout\,
	datad => \ID|register_array[12][11]~regout\,
	combout => \ID|Mux20~17_combout\);

-- Location: LCCOMB_X18_Y20_N26
\ID|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux20~17_combout\ & (\ID|register_array[15][11]~regout\)) # (!\ID|Mux20~17_combout\ & ((\ID|register_array[14][11]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[15][11]~regout\,
	datac => \ID|register_array[14][11]~regout\,
	datad => \ID|Mux20~17_combout\,
	combout => \ID|Mux20~18_combout\);

-- Location: LCFF_X19_Y18_N19
\ID|register_array[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][11]~regout\);

-- Location: LCCOMB_X19_Y18_N18
\ID|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[10][11]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][11]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][11]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][11]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux20~12_combout\);

-- Location: LCFF_X18_Y19_N1
\ID|register_array[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][11]~regout\);

-- Location: LCFF_X19_Y19_N29
\ID|register_array[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][11]~regout\);

-- Location: LCCOMB_X18_Y19_N0
\ID|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux20~12_combout\ & ((\ID|register_array[11][11]~regout\))) # (!\ID|Mux20~12_combout\ & (\ID|register_array[9][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux20~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux20~12_combout\,
	datac => \ID|register_array[9][11]~regout\,
	datad => \ID|register_array[11][11]~regout\,
	combout => \ID|Mux20~13_combout\);

-- Location: LCFF_X19_Y17_N31
\ID|register_array[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][11]~regout\);

-- Location: LCCOMB_X19_Y17_N30
\ID|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][11]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux20~14_combout\);

-- Location: LCFF_X20_Y21_N17
\ID|register_array[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][11]~regout\);

-- Location: LCCOMB_X20_Y21_N16
\ID|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~15_combout\ = (\ID|Mux20~14_combout\ & ((\ID|register_array[3][11]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux20~14_combout\ & (((\ID|register_array[1][11]~regout\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][11]~regout\,
	datab => \ID|Mux20~14_combout\,
	datac => \ID|register_array[1][11]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux20~15_combout\);

-- Location: LCCOMB_X21_Y21_N2
\ID|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|Mux20~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|Mux20~13_combout\,
	datad => \ID|Mux20~15_combout\,
	combout => \ID|Mux20~16_combout\);

-- Location: LCCOMB_X21_Y21_N4
\ID|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux20~16_combout\ & ((\ID|Mux20~18_combout\))) # (!\ID|Mux20~16_combout\ & (\ID|Mux20~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~11_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|Mux20~18_combout\,
	datad => \ID|Mux20~16_combout\,
	combout => \ID|Mux20~19_combout\);

-- Location: LCFF_X18_Y14_N19
\ID|register_array[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][11]~regout\);

-- Location: LCFF_X20_Y14_N9
\ID|register_array[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][11]~regout\);

-- Location: LCCOMB_X18_Y14_N18
\ID|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~8_combout\ = (\ID|Mux20~7_combout\ & (((\ID|register_array[31][11]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux20~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][11]~regout\,
	datad => \ID|register_array[31][11]~regout\,
	combout => \ID|Mux20~8_combout\);

-- Location: LCFF_X21_Y21_N21
\ID|register_array[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][11]~regout\);

-- Location: LCFF_X24_Y20_N19
\ID|register_array[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][11]~regout\);

-- Location: LCFF_X25_Y20_N21
\ID|register_array[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][11]~regout\);

-- Location: LCCOMB_X24_Y20_N18
\ID|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][11]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[17][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][11]~regout\,
	datad => \ID|register_array[17][11]~regout\,
	combout => \ID|Mux20~0_combout\);

-- Location: LCCOMB_X21_Y21_N20
\ID|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux20~0_combout\ & ((\ID|register_array[29][11]~regout\))) # (!\ID|Mux20~0_combout\ & (\ID|register_array[21][11]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][11]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[29][11]~regout\,
	datad => \ID|Mux20~0_combout\,
	combout => \ID|Mux20~1_combout\);

-- Location: LCCOMB_X21_Y21_N0
\ID|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~9_combout\ = (\ID|Mux20~6_combout\ & ((\ID|Mux20~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux20~6_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(21) & \ID|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~6_combout\,
	datab => \ID|Mux20~8_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux20~1_combout\,
	combout => \ID|Mux20~9_combout\);

-- Location: LCCOMB_X21_Y21_N30
\ID|Mux20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux20~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux20~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \ID|Mux20~19_combout\,
	datad => \ID|Mux20~9_combout\,
	combout => \ID|Mux20~20_combout\);

-- Location: LCCOMB_X21_Y21_N26
\EXE|Add1~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~114_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[11]~76_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\ID|Mux20~20_combout\))) # (!\EXE|Binput[11]~76_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \ID|Mux20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[11]~76_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \ID|Mux20~20_combout\,
	combout => \EXE|Add1~114_combout\);

-- Location: LCCOMB_X21_Y21_N28
\EXE|ALU_Result[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[11]~11_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~114_combout\) # ((\EXE|Add1~59_combout\ & \EXE|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~59_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~114_combout\,
	combout => \EXE|ALU_Result[11]~11_combout\);

-- Location: LCCOMB_X21_Y21_N10
\ID|register_array~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~54_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(11))) # (!\CTL|Equal1~1_combout\ & ((\EXE|ALU_Result[11]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(11),
	datab => \EXE|ALU_Result[11]~11_combout\,
	datac => \CTL|Equal1~1_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array~54_combout\);

-- Location: LCFF_X22_Y19_N9
\ID|register_array[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][11]~regout\);

-- Location: LCFF_X22_Y19_N23
\ID|register_array[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][11]~regout\);

-- Location: LCCOMB_X22_Y19_N8
\ID|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][11]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][11]~regout\,
	datad => \ID|register_array[22][11]~regout\,
	combout => \ID|Mux52~2_combout\);

-- Location: LCFF_X21_Y19_N23
\ID|register_array[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][11]~regout\);

-- Location: LCFF_X20_Y19_N3
\ID|register_array[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][11]~regout\);

-- Location: LCCOMB_X21_Y19_N22
\ID|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux52~2_combout\ & (\ID|register_array[30][11]~regout\)) # (!\ID|Mux52~2_combout\ & ((\ID|register_array[26][11]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux52~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux52~2_combout\,
	datac => \ID|register_array[30][11]~regout\,
	datad => \ID|register_array[26][11]~regout\,
	combout => \ID|Mux52~3_combout\);

-- Location: LCCOMB_X21_Y17_N24
\ID|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux52~3_combout\) # (\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux52~5_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux52~3_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux52~6_combout\);

-- Location: LCCOMB_X25_Y20_N20
\ID|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][11]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[25][11]~regout\,
	datac => \ID|register_array[17][11]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux52~0_combout\);

-- Location: LCFF_X21_Y21_N11
\ID|register_array[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~54_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][11]~regout\);

-- Location: LCCOMB_X21_Y21_N8
\ID|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~1_combout\ = (\ID|Mux52~0_combout\ & ((\ID|register_array[29][11]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux52~0_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(18) & \ID|register_array[21][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][11]~regout\,
	datab => \ID|Mux52~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|register_array[21][11]~regout\,
	combout => \ID|Mux52~1_combout\);

-- Location: LCCOMB_X21_Y17_N10
\ID|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux52~6_combout\ & (\ID|Mux52~8_combout\)) # (!\ID|Mux52~6_combout\ & ((\ID|Mux52~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~8_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux52~6_combout\,
	datad => \ID|Mux52~1_combout\,
	combout => \ID|Mux52~9_combout\);

-- Location: LCCOMB_X21_Y17_N14
\ID|Mux52~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux52~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux52~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux52~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux52~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux52~9_combout\,
	combout => \ID|Mux52~20_combout\);

-- Location: LCCOMB_X24_Y12_N10
\EXE|Binput[15]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[15]~80_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux48~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux48~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \ID|Mux48~20_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[15]~80_combout\);

-- Location: LCCOMB_X27_Y20_N30
\EXE|Add1~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~118_combout\ = (\EXE|Add1~1_combout\ & ((\ID|Mux16~20_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\EXE|Binput[15]~80_combout\))) # (!\ID|Mux16~20_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \EXE|Binput[15]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~20_combout\,
	datab => \EXE|Add1~1_combout\,
	datac => \EXE|ALU_ctl[0]~0_combout\,
	datad => \EXE|Binput[15]~80_combout\,
	combout => \EXE|Add1~118_combout\);

-- Location: LCCOMB_X27_Y20_N0
\EXE|ALU_Result[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[15]~15_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~118_combout\) # ((\EXE|Add1~67_combout\ & \EXE|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~67_combout\,
	datab => \EXE|Mux19~1_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~118_combout\,
	combout => \EXE|ALU_Result[15]~15_combout\);

-- Location: LCCOMB_X27_Y20_N2
\ID|register_array~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~48_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(17)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[17]~17_combout\,
	datab => \CTL|Equal1~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(17),
	datad => \reset~combout\,
	combout => \ID|register_array~48_combout\);

-- Location: LCFF_X26_Y18_N1
\ID|register_array[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][17]~regout\);

-- Location: LCFF_X25_Y18_N27
\ID|register_array[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][17]~regout\);

-- Location: LCFF_X26_Y18_N3
\ID|register_array[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][17]~regout\);

-- Location: LCCOMB_X26_Y18_N2
\ID|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[13][17]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[12][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][17]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux46~17_combout\);

-- Location: LCCOMB_X25_Y18_N26
\ID|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux46~17_combout\ & ((\ID|register_array[15][17]~regout\))) # (!\ID|Mux46~17_combout\ & (\ID|register_array[14][17]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][17]~regout\,
	datac => \ID|register_array[15][17]~regout\,
	datad => \ID|Mux46~17_combout\,
	combout => \ID|Mux46~18_combout\);

-- Location: LCFF_X18_Y19_N27
\ID|register_array[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][17]~regout\);

-- Location: LCFF_X16_Y15_N27
\ID|register_array[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][17]~regout\);

-- Location: LCCOMB_X18_Y19_N26
\ID|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][17]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][17]~regout\,
	datad => \ID|register_array[10][17]~regout\,
	combout => \ID|Mux46~12_combout\);

-- Location: LCFF_X18_Y17_N9
\ID|register_array[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][17]~regout\);

-- Location: LCCOMB_X18_Y17_N8
\ID|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~13_combout\ = (\ID|Mux46~12_combout\ & (((\ID|register_array[11][17]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux46~12_combout\ & (\ID|register_array[9][17]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][17]~regout\,
	datab => \ID|Mux46~12_combout\,
	datac => \ID|register_array[11][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux46~13_combout\);

-- Location: LCFF_X21_Y11_N9
\ID|register_array[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][17]~regout\);

-- Location: LCFF_X21_Y11_N31
\ID|register_array[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][17]~regout\);

-- Location: LCCOMB_X21_Y11_N8
\ID|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~15_combout\ = (\ID|Mux46~14_combout\ & (((\ID|register_array[3][17]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux46~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[1][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[3][17]~regout\,
	datad => \ID|register_array[1][17]~regout\,
	combout => \ID|Mux46~15_combout\);

-- Location: LCCOMB_X21_Y11_N10
\ID|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|Mux46~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux46~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux46~13_combout\,
	datac => \ID|Mux46~15_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux46~16_combout\);

-- Location: LCCOMB_X21_Y11_N4
\ID|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux46~16_combout\ & ((\ID|Mux46~18_combout\))) # (!\ID|Mux46~16_combout\ & (\ID|Mux46~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~11_combout\,
	datab => \ID|Mux46~18_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|Mux46~16_combout\,
	combout => \ID|Mux46~19_combout\);

-- Location: LCFF_X31_Y14_N19
\ID|register_array[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][17]~regout\);

-- Location: LCFF_X30_Y14_N1
\ID|register_array[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][17]~regout\);

-- Location: LCCOMB_X31_Y14_N18
\ID|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][17]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[19][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][17]~regout\,
	datad => \ID|register_array[27][17]~regout\,
	combout => \ID|Mux46~7_combout\);

-- Location: LCFF_X30_Y14_N11
\ID|register_array[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][17]~regout\);

-- Location: LCCOMB_X30_Y14_N10
\ID|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~8_combout\ = (\ID|Mux46~7_combout\ & (((\ID|register_array[31][17]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux46~7_combout\ & (\ID|register_array[23][17]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][17]~regout\,
	datab => \ID|Mux46~7_combout\,
	datac => \ID|register_array[31][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux46~8_combout\);

-- Location: LCFF_X27_Y18_N11
\ID|register_array[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][17]~regout\);

-- Location: LCFF_X27_Y19_N19
\ID|register_array[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][17]~regout\);

-- Location: LCCOMB_X27_Y18_N10
\ID|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~1_combout\ = (\ID|Mux46~0_combout\ & (((\ID|register_array[29][17]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux46~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][17]~regout\,
	datad => \ID|register_array[21][17]~regout\,
	combout => \ID|Mux46~1_combout\);

-- Location: LCCOMB_X21_Y11_N6
\ID|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~9_combout\ = (\ID|Mux46~6_combout\ & (((\ID|Mux46~8_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux46~6_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux46~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux46~6_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux46~8_combout\,
	datad => \ID|Mux46~1_combout\,
	combout => \ID|Mux46~9_combout\);

-- Location: LCCOMB_X21_Y11_N22
\ID|Mux46~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux46~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux46~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux46~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \ID|Mux46~19_combout\,
	datad => \ID|Mux46~9_combout\,
	combout => \ID|Mux46~20_combout\);

-- Location: LCFF_X18_Y19_N31
\ID|register_array[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][16]~regout\);

-- Location: LCFF_X18_Y19_N13
\ID|register_array[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][16]~regout\);

-- Location: LCCOMB_X18_Y19_N12
\ID|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][16]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][16]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[8][16]~regout\,
	datac => \ID|register_array[9][16]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux15~10_combout\);

-- Location: LCFF_X18_Y20_N5
\ID|register_array[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][16]~regout\);

-- Location: LCFF_X18_Y17_N27
\ID|register_array[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][16]~regout\);

-- Location: LCCOMB_X18_Y20_N4
\ID|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux15~10_combout\ & ((\ID|register_array[11][16]~regout\))) # (!\ID|Mux15~10_combout\ & (\ID|register_array[10][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux15~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux15~10_combout\,
	datac => \ID|register_array[10][16]~regout\,
	datad => \ID|register_array[11][16]~regout\,
	combout => \ID|Mux15~11_combout\);

-- Location: LCFF_X30_Y19_N21
\ID|register_array[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][16]~regout\);

-- Location: LCFF_X30_Y19_N7
\ID|register_array[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][16]~regout\);

-- Location: LCCOMB_X30_Y19_N20
\ID|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[6][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[4][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[6][16]~regout\,
	datad => \ID|register_array[4][16]~regout\,
	combout => \ID|Mux15~12_combout\);

-- Location: LCFF_X31_Y15_N17
\ID|register_array[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][16]~regout\);

-- Location: LCFF_X27_Y11_N15
\ID|register_array[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][16]~regout\);

-- Location: LCCOMB_X31_Y15_N16
\ID|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux15~12_combout\ & ((\ID|register_array[7][16]~regout\))) # (!\ID|Mux15~12_combout\ & (\ID|register_array[5][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux15~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux15~12_combout\,
	datac => \ID|register_array[5][16]~regout\,
	datad => \ID|register_array[7][16]~regout\,
	combout => \ID|Mux15~13_combout\);

-- Location: LCCOMB_X26_Y16_N26
\ID|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux15~13_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~15_combout\,
	datab => \ID|Mux15~13_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux15~16_combout\);

-- Location: LCFF_X25_Y18_N29
\ID|register_array[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][16]~regout\);

-- Location: LCFF_X26_Y18_N31
\ID|register_array[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][16]~regout\);

-- Location: LCCOMB_X26_Y18_N30
\ID|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][16]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][16]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][16]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[14][16]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux15~17_combout\);

-- Location: LCCOMB_X25_Y18_N28
\ID|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux15~17_combout\ & (\ID|register_array[15][16]~regout\)) # (!\ID|Mux15~17_combout\ & ((\ID|register_array[13][16]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][16]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[13][16]~regout\,
	datad => \ID|Mux15~17_combout\,
	combout => \ID|Mux15~18_combout\);

-- Location: LCCOMB_X27_Y15_N24
\ID|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux15~16_combout\ & ((\ID|Mux15~18_combout\))) # (!\ID|Mux15~16_combout\ & (\ID|Mux15~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux15~11_combout\,
	datac => \ID|Mux15~16_combout\,
	datad => \ID|Mux15~18_combout\,
	combout => \ID|Mux15~19_combout\);

-- Location: LCFF_X27_Y19_N5
\ID|register_array[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][16]~regout\);

-- Location: LCFF_X27_Y15_N3
\ID|register_array[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][16]~regout\);

-- Location: LCCOMB_X27_Y19_N4
\ID|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][16]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[17][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][16]~regout\,
	datad => \ID|register_array[17][16]~regout\,
	combout => \ID|Mux15~2_combout\);

-- Location: LCFF_X27_Y15_N9
\ID|register_array[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][16]~regout\);

-- Location: LCCOMB_X27_Y15_N8
\ID|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux15~2_combout\ & ((\ID|register_array[29][16]~regout\))) # (!\ID|Mux15~2_combout\ & (\ID|register_array[25][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux15~2_combout\,
	datac => \ID|register_array[25][16]~regout\,
	datad => \ID|register_array[29][16]~regout\,
	combout => \ID|Mux15~3_combout\);

-- Location: LCFF_X26_Y17_N25
\ID|register_array[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][16]~regout\);

-- Location: LCFF_X26_Y17_N19
\ID|register_array[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][16]~regout\);

-- Location: LCCOMB_X26_Y17_N24
\ID|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][16]~regout\,
	datad => \ID|register_array[16][16]~regout\,
	combout => \ID|Mux15~4_combout\);

-- Location: LCFF_X25_Y17_N23
\ID|register_array[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][16]~regout\);

-- Location: LCCOMB_X25_Y17_N22
\ID|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~5_combout\ = (\ID|Mux15~4_combout\ & ((\ID|register_array[28][16]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux15~4_combout\ & (((\ID|register_array[20][16]~regout\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][16]~regout\,
	datab => \ID|Mux15~4_combout\,
	datac => \ID|register_array[20][16]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux15~5_combout\);

-- Location: LCCOMB_X27_Y15_N4
\ID|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux15~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux15~3_combout\,
	datad => \ID|Mux15~5_combout\,
	combout => \ID|Mux15~6_combout\);

-- Location: LCFF_X31_Y14_N23
\ID|register_array[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][16]~regout\);

-- Location: LCFF_X31_Y14_N21
\ID|register_array[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][16]~regout\);

-- Location: LCCOMB_X31_Y14_N20
\ID|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[23][16]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][16]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[19][16]~regout\,
	datac => \ID|register_array[23][16]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux15~7_combout\);

-- Location: LCFF_X30_Y14_N21
\ID|register_array[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][16]~regout\);

-- Location: LCFF_X30_Y14_N7
\ID|register_array[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][16]~regout\);

-- Location: LCCOMB_X30_Y14_N20
\ID|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux15~7_combout\ & ((\ID|register_array[31][16]~regout\))) # (!\ID|Mux15~7_combout\ & (\ID|register_array[27][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux15~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux15~7_combout\,
	datac => \ID|register_array[27][16]~regout\,
	datad => \ID|register_array[31][16]~regout\,
	combout => \ID|Mux15~8_combout\);

-- Location: LCFF_X21_Y19_N9
\ID|register_array[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][16]~regout\);

-- Location: LCFF_X25_Y19_N25
\ID|register_array[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][16]~regout\);

-- Location: LCFF_X22_Y17_N15
\ID|register_array[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][16]~regout\);

-- Location: LCCOMB_X25_Y19_N24
\ID|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][16]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[18][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][16]~regout\,
	datad => \ID|register_array[18][16]~regout\,
	combout => \ID|Mux15~0_combout\);

-- Location: LCCOMB_X21_Y19_N8
\ID|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux15~0_combout\ & ((\ID|register_array[30][16]~regout\))) # (!\ID|Mux15~0_combout\ & (\ID|register_array[22][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][16]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[30][16]~regout\,
	datad => \ID|Mux15~0_combout\,
	combout => \ID|Mux15~1_combout\);

-- Location: LCCOMB_X27_Y15_N6
\ID|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux15~6_combout\ & (\ID|Mux15~8_combout\)) # (!\ID|Mux15~6_combout\ & ((\ID|Mux15~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux15~6_combout\,
	datac => \ID|Mux15~8_combout\,
	datad => \ID|Mux15~1_combout\,
	combout => \ID|Mux15~9_combout\);

-- Location: LCCOMB_X27_Y15_N10
\ID|Mux15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux15~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux15~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \ID|Mux15~19_combout\,
	datad => \ID|Mux15~9_combout\,
	combout => \ID|Mux15~20_combout\);

-- Location: LCFF_X25_Y18_N17
\ID|register_array[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][15]~regout\);

-- Location: LCFF_X26_Y18_N19
\ID|register_array[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][15]~regout\);

-- Location: LCFF_X22_Y18_N3
\ID|register_array[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][15]~regout\);

-- Location: LCCOMB_X22_Y18_N2
\ID|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][15]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][15]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][15]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux16~17_combout\);

-- Location: LCCOMB_X26_Y18_N18
\ID|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux16~17_combout\ & (\ID|register_array[15][15]~regout\)) # (!\ID|Mux16~17_combout\ & ((\ID|register_array[14][15]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[15][15]~regout\,
	datac => \ID|register_array[14][15]~regout\,
	datad => \ID|Mux16~17_combout\,
	combout => \ID|Mux16~18_combout\);

-- Location: LCFF_X16_Y15_N11
\ID|register_array[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][15]~regout\);

-- Location: LCFF_X18_Y19_N3
\ID|register_array[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][15]~regout\);

-- Location: LCCOMB_X16_Y15_N10
\ID|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[10][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[8][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][15]~regout\,
	datad => \ID|register_array[8][15]~regout\,
	combout => \ID|Mux16~12_combout\);

-- Location: LCFF_X18_Y19_N25
\ID|register_array[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][15]~regout\);

-- Location: LCFF_X18_Y18_N1
\ID|register_array[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][15]~regout\);

-- Location: LCCOMB_X18_Y19_N24
\ID|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux16~12_combout\ & ((\ID|register_array[11][15]~regout\))) # (!\ID|Mux16~12_combout\ & (\ID|register_array[9][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux16~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux16~12_combout\,
	datac => \ID|register_array[9][15]~regout\,
	datad => \ID|register_array[11][15]~regout\,
	combout => \ID|Mux16~13_combout\);

-- Location: LCFF_X16_Y15_N13
\ID|register_array[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][15]~regout\);

-- Location: LCCOMB_X16_Y15_N12
\ID|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][15]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux16~14_combout\);

-- Location: LCFF_X19_Y15_N17
\ID|register_array[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][15]~regout\);

-- Location: LCFF_X18_Y15_N17
\ID|register_array[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][15]~regout\);

-- Location: LCCOMB_X19_Y15_N16
\ID|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux16~14_combout\ & ((\ID|register_array[3][15]~regout\))) # (!\ID|Mux16~14_combout\ & (\ID|register_array[1][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux16~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux16~14_combout\,
	datac => \ID|register_array[1][15]~regout\,
	datad => \ID|register_array[3][15]~regout\,
	combout => \ID|Mux16~15_combout\);

-- Location: LCCOMB_X16_Y15_N22
\ID|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|Mux16~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|Mux16~13_combout\,
	datad => \ID|Mux16~15_combout\,
	combout => \ID|Mux16~16_combout\);

-- Location: LCCOMB_X16_Y15_N8
\ID|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux16~16_combout\ & ((\ID|Mux16~18_combout\))) # (!\ID|Mux16~16_combout\ & (\ID|Mux16~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~11_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|Mux16~18_combout\,
	datad => \ID|Mux16~16_combout\,
	combout => \ID|Mux16~19_combout\);

-- Location: LCCOMB_X16_Y15_N18
\ID|Mux16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux16~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux16~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux16~9_combout\,
	datac => \ID|Mux16~19_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(25),
	combout => \ID|Mux16~20_combout\);

-- Location: LCFF_X31_Y14_N31
\ID|register_array[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][14]~regout\);

-- Location: LCFF_X31_Y14_N13
\ID|register_array[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][14]~regout\);

-- Location: LCCOMB_X31_Y14_N12
\ID|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[23][14]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][14]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[19][14]~regout\,
	datac => \ID|register_array[23][14]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux17~7_combout\);

-- Location: LCFF_X20_Y14_N1
\ID|register_array[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][14]~regout\);

-- Location: LCFF_X20_Y14_N11
\ID|register_array[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][14]~regout\);

-- Location: LCCOMB_X20_Y14_N0
\ID|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux17~7_combout\ & ((\ID|register_array[31][14]~regout\))) # (!\ID|Mux17~7_combout\ & (\ID|register_array[27][14]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux17~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux17~7_combout\,
	datac => \ID|register_array[27][14]~regout\,
	datad => \ID|register_array[31][14]~regout\,
	combout => \ID|Mux17~8_combout\);

-- Location: LCFF_X25_Y19_N5
\ID|register_array[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][14]~regout\);

-- Location: LCFF_X25_Y17_N3
\ID|register_array[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][14]~regout\);

-- Location: LCFF_X26_Y17_N9
\ID|register_array[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][14]~regout\);

-- Location: LCFF_X26_Y17_N23
\ID|register_array[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][14]~regout\);

-- Location: LCCOMB_X26_Y17_N22
\ID|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][14]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][14]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[16][14]~regout\,
	datac => \ID|register_array[24][14]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux17~4_combout\);

-- Location: LCCOMB_X25_Y17_N2
\ID|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux17~4_combout\ & (\ID|register_array[28][14]~regout\)) # (!\ID|Mux17~4_combout\ & ((\ID|register_array[20][14]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][14]~regout\,
	datac => \ID|register_array[20][14]~regout\,
	datad => \ID|Mux17~4_combout\,
	combout => \ID|Mux17~5_combout\);

-- Location: LCFF_X24_Y20_N17
\ID|register_array[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][14]~regout\);

-- Location: LCFF_X25_Y20_N19
\ID|register_array[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][14]~regout\);

-- Location: LCFF_X25_Y20_N29
\ID|register_array[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][14]~regout\);

-- Location: LCCOMB_X25_Y20_N18
\ID|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[21][14]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[17][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[21][14]~regout\,
	datad => \ID|register_array[17][14]~regout\,
	combout => \ID|Mux17~2_combout\);

-- Location: LCCOMB_X24_Y20_N16
\ID|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux17~2_combout\ & (\ID|register_array[29][14]~regout\)) # (!\ID|Mux17~2_combout\ & ((\ID|register_array[25][14]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][14]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][14]~regout\,
	datad => \ID|Mux17~2_combout\,
	combout => \ID|Mux17~3_combout\);

-- Location: LCCOMB_X22_Y21_N4
\ID|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux17~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux17~5_combout\,
	datad => \ID|Mux17~3_combout\,
	combout => \ID|Mux17~6_combout\);

-- Location: LCFF_X22_Y21_N3
\ID|register_array[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][14]~regout\);

-- Location: LCFF_X25_Y19_N3
\ID|register_array[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][14]~regout\);

-- Location: LCFF_X22_Y17_N31
\ID|register_array[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][14]~regout\);

-- Location: LCCOMB_X25_Y19_N2
\ID|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][14]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[18][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][14]~regout\,
	datad => \ID|register_array[18][14]~regout\,
	combout => \ID|Mux17~0_combout\);

-- Location: LCCOMB_X22_Y21_N2
\ID|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux17~0_combout\ & ((\ID|register_array[30][14]~regout\))) # (!\ID|Mux17~0_combout\ & (\ID|register_array[22][14]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][14]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[30][14]~regout\,
	datad => \ID|Mux17~0_combout\,
	combout => \ID|Mux17~1_combout\);

-- Location: LCCOMB_X22_Y21_N22
\ID|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux17~6_combout\ & (\ID|Mux17~8_combout\)) # (!\ID|Mux17~6_combout\ & ((\ID|Mux17~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux17~8_combout\,
	datac => \ID|Mux17~6_combout\,
	datad => \ID|Mux17~1_combout\,
	combout => \ID|Mux17~9_combout\);

-- Location: LCFF_X29_Y19_N13
\ID|register_array[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][14]~regout\);

-- Location: LCFF_X30_Y19_N23
\ID|register_array[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][14]~regout\);

-- Location: LCFF_X30_Y19_N29
\ID|register_array[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][14]~regout\);

-- Location: LCCOMB_X30_Y19_N28
\ID|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][14]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][14]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[4][14]~regout\,
	datac => \ID|register_array[6][14]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux17~12_combout\);

-- Location: LCCOMB_X29_Y19_N12
\ID|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux17~12_combout\ & (\ID|register_array[7][14]~regout\)) # (!\ID|Mux17~12_combout\ & ((\ID|register_array[5][14]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][14]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][14]~regout\,
	datad => \ID|Mux17~12_combout\,
	combout => \ID|Mux17~13_combout\);

-- Location: LCFF_X19_Y19_N19
\ID|register_array[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][14]~regout\);

-- Location: LCFF_X20_Y19_N21
\ID|register_array[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][14]~regout\);

-- Location: LCCOMB_X20_Y19_N20
\ID|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~15_combout\ = (\ID|Mux17~14_combout\ & ((\ID|register_array[3][14]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux17~14_combout\ & (((\ID|register_array[2][14]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~14_combout\,
	datab => \ID|register_array[3][14]~regout\,
	datac => \ID|register_array[2][14]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux17~15_combout\);

-- Location: LCCOMB_X22_Y21_N8
\ID|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux17~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux17~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux17~13_combout\,
	datac => \ID|Mux17~15_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux17~16_combout\);

-- Location: LCFF_X25_Y18_N5
\ID|register_array[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][14]~regout\);

-- Location: LCFF_X25_Y18_N19
\ID|register_array[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][14]~regout\);

-- Location: LCFF_X26_Y18_N9
\ID|register_array[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][14]~regout\);

-- Location: LCFF_X26_Y18_N7
\ID|register_array[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][14]~regout\);

-- Location: LCCOMB_X26_Y18_N6
\ID|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[14][14]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[12][14]~regout\,
	datac => \ID|register_array[14][14]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux17~17_combout\);

-- Location: LCCOMB_X25_Y18_N18
\ID|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux17~17_combout\ & (\ID|register_array[15][14]~regout\)) # (!\ID|Mux17~17_combout\ & ((\ID|register_array[13][14]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[15][14]~regout\,
	datac => \ID|register_array[13][14]~regout\,
	datad => \ID|Mux17~17_combout\,
	combout => \ID|Mux17~18_combout\);

-- Location: LCCOMB_X22_Y21_N18
\ID|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~19_combout\ = (\ID|Mux17~16_combout\ & (((\ID|Mux17~18_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux17~16_combout\ & (\ID|Mux17~11_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux17~11_combout\,
	datab => \ID|Mux17~16_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux17~18_combout\,
	combout => \ID|Mux17~19_combout\);

-- Location: LCCOMB_X22_Y21_N28
\ID|Mux17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux17~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux17~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux17~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux17~9_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux17~19_combout\,
	combout => \ID|Mux17~20_combout\);

-- Location: LCCOMB_X23_Y21_N10
\EXE|Add1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~21_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(13)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux50~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \EXE|ALU_ctl\(2),
	datac => \ID|Mux50~20_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(13),
	combout => \EXE|Add1~21_combout\);

-- Location: LCCOMB_X23_Y21_N6
\EXE|Add1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~23_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(11))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux52~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(11),
	datab => \EXE|ALU_ctl\(2),
	datac => \ID|Mux52~20_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~23_combout\);

-- Location: LCFF_X19_Y14_N1
\ID|register_array[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][10]~regout\);

-- Location: LCFF_X20_Y14_N19
\ID|register_array[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][10]~regout\);

-- Location: LCCOMB_X19_Y14_N0
\ID|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~8_combout\ = (\ID|Mux21~7_combout\ & (((\ID|register_array[31][10]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux21~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[27][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][10]~regout\,
	datad => \ID|register_array[31][10]~regout\,
	combout => \ID|Mux21~8_combout\);

-- Location: LCFF_X22_Y19_N5
\ID|register_array[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][10]~regout\);

-- Location: LCFF_X25_Y19_N27
\ID|register_array[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][10]~regout\);

-- Location: LCCOMB_X25_Y19_N26
\ID|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[26][10]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[18][10]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[18][10]~regout\,
	datac => \ID|register_array[26][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux21~0_combout\);

-- Location: LCFF_X22_Y19_N19
\ID|register_array[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][10]~regout\);

-- Location: LCFF_X21_Y19_N25
\ID|register_array[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][10]~regout\);

-- Location: LCCOMB_X22_Y19_N18
\ID|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux21~0_combout\ & ((\ID|register_array[30][10]~regout\))) # (!\ID|Mux21~0_combout\ & (\ID|register_array[22][10]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux21~0_combout\,
	datac => \ID|register_array[22][10]~regout\,
	datad => \ID|register_array[30][10]~regout\,
	combout => \ID|Mux21~1_combout\);

-- Location: LCCOMB_X20_Y17_N26
\ID|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~9_combout\ = (\ID|Mux21~6_combout\ & (((\ID|Mux21~8_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux21~6_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~6_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux21~8_combout\,
	datad => \ID|Mux21~1_combout\,
	combout => \ID|Mux21~9_combout\);

-- Location: LCFF_X23_Y18_N1
\ID|register_array[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][10]~regout\);

-- Location: LCFF_X21_Y18_N9
\ID|register_array[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][10]~regout\);

-- Location: LCFF_X21_Y18_N3
\ID|register_array[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][10]~regout\);

-- Location: LCFF_X24_Y18_N9
\ID|register_array[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][10]~regout\);

-- Location: LCCOMB_X24_Y18_N8
\ID|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][10]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][10]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][10]~regout\,
	datac => \ID|register_array[14][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux21~17_combout\);

-- Location: LCCOMB_X21_Y18_N8
\ID|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux21~17_combout\ & (\ID|register_array[15][10]~regout\)) # (!\ID|Mux21~17_combout\ & ((\ID|register_array[13][10]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[15][10]~regout\,
	datac => \ID|register_array[13][10]~regout\,
	datad => \ID|Mux21~17_combout\,
	combout => \ID|Mux21~18_combout\);

-- Location: LCFF_X20_Y17_N29
\ID|register_array[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][10]~regout\);

-- Location: LCFF_X19_Y17_N17
\ID|register_array[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][10]~regout\);

-- Location: LCCOMB_X19_Y17_N16
\ID|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[9][10]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][10]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[9][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux21~10_combout\);

-- Location: LCCOMB_X20_Y17_N28
\ID|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux21~10_combout\ & (\ID|register_array[11][10]~regout\)) # (!\ID|Mux21~10_combout\ & ((\ID|register_array[10][10]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][10]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][10]~regout\,
	datad => \ID|Mux21~10_combout\,
	combout => \ID|Mux21~11_combout\);

-- Location: LCCOMB_X20_Y17_N18
\ID|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~19_combout\ = (\ID|Mux21~16_combout\ & (((\ID|Mux21~18_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux21~16_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux21~16_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux21~18_combout\,
	datad => \ID|Mux21~11_combout\,
	combout => \ID|Mux21~19_combout\);

-- Location: LCCOMB_X20_Y17_N12
\ID|Mux21~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux21~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux21~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux21~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux21~9_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux21~19_combout\,
	combout => \ID|Mux21~20_combout\);

-- Location: LCCOMB_X22_Y14_N14
\EXE|Add1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~25_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(9))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux54~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(9),
	datab => \ID|Mux54~20_combout\,
	datac => \CTL|ALUSrc~combout\,
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~25_combout\);

-- Location: LCFF_X19_Y17_N1
\ID|register_array[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][6]~regout\);

-- Location: LCCOMB_X19_Y17_N0
\ID|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[9][6]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][6]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[9][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux25~10_combout\);

-- Location: LCFF_X19_Y18_N3
\ID|register_array[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][6]~regout\);

-- Location: LCCOMB_X19_Y18_N2
\ID|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~11_combout\ = (\ID|Mux25~10_combout\ & ((\ID|register_array[11][6]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux25~10_combout\ & (((\ID|register_array[10][6]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][6]~regout\,
	datab => \ID|Mux25~10_combout\,
	datac => \ID|register_array[10][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux25~11_combout\);

-- Location: LCFF_X19_Y16_N15
\ID|register_array[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][6]~regout\);

-- Location: LCFF_X19_Y16_N5
\ID|register_array[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][6]~regout\);

-- Location: LCCOMB_X19_Y16_N4
\ID|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[14][6]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[12][6]~regout\,
	datac => \ID|register_array[14][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux25~17_combout\);

-- Location: LCFF_X20_Y16_N29
\ID|register_array[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][6]~regout\);

-- Location: LCFF_X20_Y16_N23
\ID|register_array[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][6]~regout\);

-- Location: LCCOMB_X20_Y16_N28
\ID|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux25~17_combout\ & ((\ID|register_array[15][6]~regout\))) # (!\ID|Mux25~17_combout\ & (\ID|register_array[13][6]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux25~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux25~17_combout\,
	datac => \ID|register_array[13][6]~regout\,
	datad => \ID|register_array[15][6]~regout\,
	combout => \ID|Mux25~18_combout\);

-- Location: LCCOMB_X26_Y19_N26
\ID|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~19_combout\ = (\ID|Mux25~16_combout\ & (((\ID|Mux25~18_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux25~16_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux25~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~16_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux25~11_combout\,
	datad => \ID|Mux25~18_combout\,
	combout => \ID|Mux25~19_combout\);

-- Location: LCFF_X25_Y13_N5
\ID|register_array[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][6]~regout\);

-- Location: LCFF_X25_Y13_N11
\ID|register_array[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~59_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][6]~regout\);

-- Location: LCCOMB_X25_Y13_N4
\ID|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~1_combout\ = (\ID|Mux25~0_combout\ & (((\ID|register_array[30][6]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux25~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[30][6]~regout\,
	datad => \ID|register_array[22][6]~regout\,
	combout => \ID|Mux25~1_combout\);

-- Location: LCFF_X25_Y20_N17
\ID|register_array[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][6]~regout\);

-- Location: LCFF_X25_Y20_N27
\ID|register_array[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][6]~regout\);

-- Location: LCCOMB_X25_Y20_N16
\ID|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[21][6]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[17][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[21][6]~regout\,
	datad => \ID|register_array[17][6]~regout\,
	combout => \ID|Mux25~2_combout\);

-- Location: LCFF_X26_Y20_N17
\ID|register_array[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][6]~regout\);

-- Location: LCFF_X26_Y20_N3
\ID|register_array[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][6]~regout\);

-- Location: LCCOMB_X26_Y20_N16
\ID|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux25~2_combout\ & ((\ID|register_array[29][6]~regout\))) # (!\ID|Mux25~2_combout\ & (\ID|register_array[25][6]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux25~2_combout\,
	datac => \ID|register_array[25][6]~regout\,
	datad => \ID|register_array[29][6]~regout\,
	combout => \ID|Mux25~3_combout\);

-- Location: LCFF_X27_Y16_N25
\ID|register_array[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][6]~regout\);

-- Location: LCFF_X26_Y16_N11
\ID|register_array[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][6]~regout\);

-- Location: LCCOMB_X27_Y16_N24
\ID|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][6]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][6]~regout\,
	datad => \ID|register_array[16][6]~regout\,
	combout => \ID|Mux25~4_combout\);

-- Location: LCFF_X26_Y16_N25
\ID|register_array[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][6]~regout\);

-- Location: LCCOMB_X26_Y16_N24
\ID|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~5_combout\ = (\ID|Mux25~4_combout\ & ((\ID|register_array[28][6]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux25~4_combout\ & (((\ID|register_array[20][6]~regout\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][6]~regout\,
	datab => \ID|Mux25~4_combout\,
	datac => \ID|register_array[20][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux25~5_combout\);

-- Location: LCCOMB_X26_Y19_N0
\ID|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|Mux25~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux25~3_combout\,
	datad => \ID|Mux25~5_combout\,
	combout => \ID|Mux25~6_combout\);

-- Location: LCCOMB_X26_Y19_N10
\ID|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux25~6_combout\ & (\ID|Mux25~8_combout\)) # (!\ID|Mux25~6_combout\ & ((\ID|Mux25~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux25~8_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux25~1_combout\,
	datad => \ID|Mux25~6_combout\,
	combout => \ID|Mux25~9_combout\);

-- Location: LCCOMB_X26_Y19_N20
\ID|Mux25~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux25~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux25~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux25~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux25~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux25~9_combout\,
	combout => \ID|Mux25~20_combout\);

-- Location: LCCOMB_X23_Y14_N22
\EXE|Add1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~41_combout\ = (\EXE|Add1~32_combout\ & ((\ID|Mux29~20_combout\ & (\EXE|Add1~40\ & VCC)) # (!\ID|Mux29~20_combout\ & (!\EXE|Add1~40\)))) # (!\EXE|Add1~32_combout\ & ((\ID|Mux29~20_combout\ & (!\EXE|Add1~40\)) # (!\ID|Mux29~20_combout\ & 
-- ((\EXE|Add1~40\) # (GND)))))
-- \EXE|Add1~42\ = CARRY((\EXE|Add1~32_combout\ & (!\ID|Mux29~20_combout\ & !\EXE|Add1~40\)) # (!\EXE|Add1~32_combout\ & ((!\EXE|Add1~40\) # (!\ID|Mux29~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~32_combout\,
	datab => \ID|Mux29~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~40\,
	combout => \EXE|Add1~41_combout\,
	cout => \EXE|Add1~42\);

-- Location: LCCOMB_X23_Y14_N24
\EXE|Add1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~43_combout\ = ((\EXE|Add1~31_combout\ $ (\ID|Mux28~20_combout\ $ (!\EXE|Add1~42\)))) # (GND)
-- \EXE|Add1~44\ = CARRY((\EXE|Add1~31_combout\ & ((\ID|Mux28~20_combout\) # (!\EXE|Add1~42\))) # (!\EXE|Add1~31_combout\ & (\ID|Mux28~20_combout\ & !\EXE|Add1~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~31_combout\,
	datab => \ID|Mux28~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~42\,
	combout => \EXE|Add1~43_combout\,
	cout => \EXE|Add1~44\);

-- Location: LCCOMB_X23_Y14_N26
\EXE|Add1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~45_combout\ = (\ID|Mux27~20_combout\ & ((\EXE|Add1~30_combout\ & (\EXE|Add1~44\ & VCC)) # (!\EXE|Add1~30_combout\ & (!\EXE|Add1~44\)))) # (!\ID|Mux27~20_combout\ & ((\EXE|Add1~30_combout\ & (!\EXE|Add1~44\)) # (!\EXE|Add1~30_combout\ & 
-- ((\EXE|Add1~44\) # (GND)))))
-- \EXE|Add1~46\ = CARRY((\ID|Mux27~20_combout\ & (!\EXE|Add1~30_combout\ & !\EXE|Add1~44\)) # (!\ID|Mux27~20_combout\ & ((!\EXE|Add1~44\) # (!\EXE|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~20_combout\,
	datab => \EXE|Add1~30_combout\,
	datad => VCC,
	cin => \EXE|Add1~44\,
	combout => \EXE|Add1~45_combout\,
	cout => \EXE|Add1~46\);

-- Location: LCCOMB_X23_Y14_N28
\EXE|Add1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~47_combout\ = ((\ID|Mux26~20_combout\ $ (\EXE|Add1~29_combout\ $ (!\EXE|Add1~46\)))) # (GND)
-- \EXE|Add1~48\ = CARRY((\ID|Mux26~20_combout\ & ((\EXE|Add1~29_combout\) # (!\EXE|Add1~46\))) # (!\ID|Mux26~20_combout\ & (\EXE|Add1~29_combout\ & !\EXE|Add1~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~20_combout\,
	datab => \EXE|Add1~29_combout\,
	datad => VCC,
	cin => \EXE|Add1~46\,
	combout => \EXE|Add1~47_combout\,
	cout => \EXE|Add1~48\);

-- Location: LCCOMB_X23_Y14_N30
\EXE|Add1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~49_combout\ = (\EXE|Add1~28_combout\ & ((\ID|Mux25~20_combout\ & (\EXE|Add1~48\ & VCC)) # (!\ID|Mux25~20_combout\ & (!\EXE|Add1~48\)))) # (!\EXE|Add1~28_combout\ & ((\ID|Mux25~20_combout\ & (!\EXE|Add1~48\)) # (!\ID|Mux25~20_combout\ & 
-- ((\EXE|Add1~48\) # (GND)))))
-- \EXE|Add1~50\ = CARRY((\EXE|Add1~28_combout\ & (!\ID|Mux25~20_combout\ & !\EXE|Add1~48\)) # (!\EXE|Add1~28_combout\ & ((!\EXE|Add1~48\) # (!\ID|Mux25~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~28_combout\,
	datab => \ID|Mux25~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~48\,
	combout => \EXE|Add1~49_combout\,
	cout => \EXE|Add1~50\);

-- Location: LCCOMB_X23_Y13_N0
\EXE|Add1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~51_combout\ = ((\EXE|Add1~27_combout\ $ (\ID|Mux24~20_combout\ $ (!\EXE|Add1~50\)))) # (GND)
-- \EXE|Add1~52\ = CARRY((\EXE|Add1~27_combout\ & ((\ID|Mux24~20_combout\) # (!\EXE|Add1~50\))) # (!\EXE|Add1~27_combout\ & (\ID|Mux24~20_combout\ & !\EXE|Add1~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~27_combout\,
	datab => \ID|Mux24~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~50\,
	combout => \EXE|Add1~51_combout\,
	cout => \EXE|Add1~52\);

-- Location: LCCOMB_X23_Y13_N2
\EXE|Add1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~53_combout\ = (\EXE|Add1~26_combout\ & ((\ID|Mux23~20_combout\ & (\EXE|Add1~52\ & VCC)) # (!\ID|Mux23~20_combout\ & (!\EXE|Add1~52\)))) # (!\EXE|Add1~26_combout\ & ((\ID|Mux23~20_combout\ & (!\EXE|Add1~52\)) # (!\ID|Mux23~20_combout\ & 
-- ((\EXE|Add1~52\) # (GND)))))
-- \EXE|Add1~54\ = CARRY((\EXE|Add1~26_combout\ & (!\ID|Mux23~20_combout\ & !\EXE|Add1~52\)) # (!\EXE|Add1~26_combout\ & ((!\EXE|Add1~52\) # (!\ID|Mux23~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~26_combout\,
	datab => \ID|Mux23~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~52\,
	combout => \EXE|Add1~53_combout\,
	cout => \EXE|Add1~54\);

-- Location: LCCOMB_X23_Y13_N4
\EXE|Add1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~55_combout\ = ((\ID|Mux22~20_combout\ $ (\EXE|Add1~25_combout\ $ (!\EXE|Add1~54\)))) # (GND)
-- \EXE|Add1~56\ = CARRY((\ID|Mux22~20_combout\ & ((\EXE|Add1~25_combout\) # (!\EXE|Add1~54\))) # (!\ID|Mux22~20_combout\ & (\EXE|Add1~25_combout\ & !\EXE|Add1~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~20_combout\,
	datab => \EXE|Add1~25_combout\,
	datad => VCC,
	cin => \EXE|Add1~54\,
	combout => \EXE|Add1~55_combout\,
	cout => \EXE|Add1~56\);

-- Location: LCCOMB_X23_Y13_N6
\EXE|Add1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~57_combout\ = (\EXE|Add1~24_combout\ & ((\ID|Mux21~20_combout\ & (\EXE|Add1~56\ & VCC)) # (!\ID|Mux21~20_combout\ & (!\EXE|Add1~56\)))) # (!\EXE|Add1~24_combout\ & ((\ID|Mux21~20_combout\ & (!\EXE|Add1~56\)) # (!\ID|Mux21~20_combout\ & 
-- ((\EXE|Add1~56\) # (GND)))))
-- \EXE|Add1~58\ = CARRY((\EXE|Add1~24_combout\ & (!\ID|Mux21~20_combout\ & !\EXE|Add1~56\)) # (!\EXE|Add1~24_combout\ & ((!\EXE|Add1~56\) # (!\ID|Mux21~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~24_combout\,
	datab => \ID|Mux21~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~56\,
	combout => \EXE|Add1~57_combout\,
	cout => \EXE|Add1~58\);

-- Location: LCCOMB_X23_Y13_N8
\EXE|Add1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~59_combout\ = ((\ID|Mux20~20_combout\ $ (\EXE|Add1~23_combout\ $ (!\EXE|Add1~58\)))) # (GND)
-- \EXE|Add1~60\ = CARRY((\ID|Mux20~20_combout\ & ((\EXE|Add1~23_combout\) # (!\EXE|Add1~58\))) # (!\ID|Mux20~20_combout\ & (\EXE|Add1~23_combout\ & !\EXE|Add1~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux20~20_combout\,
	datab => \EXE|Add1~23_combout\,
	datad => VCC,
	cin => \EXE|Add1~58\,
	combout => \EXE|Add1~59_combout\,
	cout => \EXE|Add1~60\);

-- Location: LCCOMB_X23_Y13_N10
\EXE|Add1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~61_combout\ = (\EXE|Add1~22_combout\ & ((\ID|Mux19~20_combout\ & (\EXE|Add1~60\ & VCC)) # (!\ID|Mux19~20_combout\ & (!\EXE|Add1~60\)))) # (!\EXE|Add1~22_combout\ & ((\ID|Mux19~20_combout\ & (!\EXE|Add1~60\)) # (!\ID|Mux19~20_combout\ & 
-- ((\EXE|Add1~60\) # (GND)))))
-- \EXE|Add1~62\ = CARRY((\EXE|Add1~22_combout\ & (!\ID|Mux19~20_combout\ & !\EXE|Add1~60\)) # (!\EXE|Add1~22_combout\ & ((!\EXE|Add1~60\) # (!\ID|Mux19~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~22_combout\,
	datab => \ID|Mux19~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~60\,
	combout => \EXE|Add1~61_combout\,
	cout => \EXE|Add1~62\);

-- Location: LCCOMB_X23_Y13_N12
\EXE|Add1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~63_combout\ = ((\ID|Mux18~20_combout\ $ (\EXE|Add1~21_combout\ $ (!\EXE|Add1~62\)))) # (GND)
-- \EXE|Add1~64\ = CARRY((\ID|Mux18~20_combout\ & ((\EXE|Add1~21_combout\) # (!\EXE|Add1~62\))) # (!\ID|Mux18~20_combout\ & (\EXE|Add1~21_combout\ & !\EXE|Add1~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~20_combout\,
	datab => \EXE|Add1~21_combout\,
	datad => VCC,
	cin => \EXE|Add1~62\,
	combout => \EXE|Add1~63_combout\,
	cout => \EXE|Add1~64\);

-- Location: LCCOMB_X23_Y13_N14
\EXE|Add1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~65_combout\ = (\EXE|Add1~20_combout\ & ((\ID|Mux17~20_combout\ & (\EXE|Add1~64\ & VCC)) # (!\ID|Mux17~20_combout\ & (!\EXE|Add1~64\)))) # (!\EXE|Add1~20_combout\ & ((\ID|Mux17~20_combout\ & (!\EXE|Add1~64\)) # (!\ID|Mux17~20_combout\ & 
-- ((\EXE|Add1~64\) # (GND)))))
-- \EXE|Add1~66\ = CARRY((\EXE|Add1~20_combout\ & (!\ID|Mux17~20_combout\ & !\EXE|Add1~64\)) # (!\EXE|Add1~20_combout\ & ((!\EXE|Add1~64\) # (!\ID|Mux17~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~20_combout\,
	datab => \ID|Mux17~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~64\,
	combout => \EXE|Add1~65_combout\,
	cout => \EXE|Add1~66\);

-- Location: LCCOMB_X23_Y13_N18
\EXE|Add1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~69_combout\ = (\EXE|Add1~18_combout\ & ((\ID|Mux15~20_combout\ & (\EXE|Add1~68\ & VCC)) # (!\ID|Mux15~20_combout\ & (!\EXE|Add1~68\)))) # (!\EXE|Add1~18_combout\ & ((\ID|Mux15~20_combout\ & (!\EXE|Add1~68\)) # (!\ID|Mux15~20_combout\ & 
-- ((\EXE|Add1~68\) # (GND)))))
-- \EXE|Add1~70\ = CARRY((\EXE|Add1~18_combout\ & (!\ID|Mux15~20_combout\ & !\EXE|Add1~68\)) # (!\EXE|Add1~18_combout\ & ((!\EXE|Add1~68\) # (!\ID|Mux15~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~18_combout\,
	datab => \ID|Mux15~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~68\,
	combout => \EXE|Add1~69_combout\,
	cout => \EXE|Add1~70\);

-- Location: LCCOMB_X24_Y12_N28
\EXE|Binput[16]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[16]~81_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal1~0_combout\ & (\ID|Mux47~20_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux47~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~20_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[16]~81_combout\);

-- Location: LCCOMB_X27_Y20_N26
\EXE|Add1~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~119_combout\ = (\EXE|Add1~1_combout\ & ((\ID|Mux15~20_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\EXE|Binput[16]~81_combout\))) # (!\ID|Mux15~20_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \EXE|Binput[16]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux15~20_combout\,
	datab => \EXE|Add1~1_combout\,
	datac => \EXE|ALU_ctl[0]~0_combout\,
	datad => \EXE|Binput[16]~81_combout\,
	combout => \EXE|Add1~119_combout\);

-- Location: LCCOMB_X27_Y20_N12
\EXE|ALU_Result[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[16]~16_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~119_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~69_combout\,
	datad => \EXE|Add1~119_combout\,
	combout => \EXE|ALU_Result[16]~16_combout\);

-- Location: LCCOMB_X23_Y20_N16
\ID|register_array~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~49_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(16))) # (!\CTL|Equal1~1_combout\ & ((\EXE|ALU_Result[16]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(16),
	datac => \reset~combout\,
	datad => \EXE|ALU_Result[16]~16_combout\,
	combout => \ID|register_array~49_combout\);

-- Location: LCFF_X27_Y18_N21
\ID|register_array[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][16]~regout\);

-- Location: LCCOMB_X27_Y15_N2
\ID|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[21][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[17][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][16]~regout\,
	datad => \ID|register_array[21][16]~regout\,
	combout => \ID|Mux47~2_combout\);

-- Location: LCCOMB_X27_Y18_N20
\ID|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux47~2_combout\ & ((\ID|register_array[29][16]~regout\))) # (!\ID|Mux47~2_combout\ & (\ID|register_array[25][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][16]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[29][16]~regout\,
	datad => \ID|Mux47~2_combout\,
	combout => \ID|Mux47~3_combout\);

-- Location: LCCOMB_X22_Y17_N18
\ID|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux47~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux47~3_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux47~6_combout\);

-- Location: LCCOMB_X22_Y17_N14
\ID|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[26][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[18][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][16]~regout\,
	datad => \ID|register_array[26][16]~regout\,
	combout => \ID|Mux47~0_combout\);

-- Location: LCFF_X23_Y20_N17
\ID|register_array[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~49_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][16]~regout\);

-- Location: LCCOMB_X22_Y17_N8
\ID|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux47~0_combout\ & (\ID|register_array[30][16]~regout\)) # (!\ID|Mux47~0_combout\ & ((\ID|register_array[22][16]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][16]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux47~0_combout\,
	datad => \ID|register_array[22][16]~regout\,
	combout => \ID|Mux47~1_combout\);

-- Location: LCCOMB_X22_Y17_N4
\ID|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~9_combout\ = (\ID|Mux47~6_combout\ & ((\ID|Mux47~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux47~6_combout\ & (((\ID|Mux47~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~8_combout\,
	datab => \ID|Mux47~6_combout\,
	datac => \ID|Mux47~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux47~9_combout\);

-- Location: LCCOMB_X18_Y17_N26
\ID|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~11_combout\ = (\ID|Mux47~10_combout\ & (((\ID|register_array[11][16]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux47~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][16]~regout\,
	datad => \ID|register_array[10][16]~regout\,
	combout => \ID|Mux47~11_combout\);

-- Location: LCFF_X25_Y18_N7
\ID|register_array[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][16]~regout\);

-- Location: LCFF_X26_Y18_N25
\ID|register_array[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][16]~regout\);

-- Location: LCCOMB_X26_Y18_N24
\ID|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][16]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[12][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][16]~regout\,
	datad => \ID|register_array[14][16]~regout\,
	combout => \ID|Mux47~17_combout\);

-- Location: LCCOMB_X25_Y18_N6
\ID|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux47~17_combout\ & ((\ID|register_array[15][16]~regout\))) # (!\ID|Mux47~17_combout\ & (\ID|register_array[13][16]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[13][16]~regout\,
	datac => \ID|register_array[15][16]~regout\,
	datad => \ID|Mux47~17_combout\,
	combout => \ID|Mux47~18_combout\);

-- Location: LCCOMB_X22_Y17_N6
\ID|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~19_combout\ = (\ID|Mux47~16_combout\ & (((\ID|Mux47~18_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux47~16_combout\ & (\ID|Mux47~11_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux47~16_combout\,
	datab => \ID|Mux47~11_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|Mux47~18_combout\,
	combout => \ID|Mux47~19_combout\);

-- Location: LCCOMB_X22_Y17_N24
\ID|Mux47~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux47~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux47~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux47~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datab => \ID|Mux47~9_combout\,
	datad => \ID|Mux47~19_combout\,
	combout => \ID|Mux47~20_combout\);

-- Location: LCCOMB_X26_Y21_N24
\ID|register_array~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~50_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|ALU_Result[15]~15_combout\,
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(15),
	combout => \ID|register_array~50_combout\);

-- Location: LCFF_X30_Y19_N25
\ID|register_array[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][15]~regout\);

-- Location: LCFF_X29_Y19_N27
\ID|register_array[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][15]~regout\);

-- Location: LCFF_X30_Y19_N19
\ID|register_array[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][15]~regout\);

-- Location: LCFF_X29_Y19_N9
\ID|register_array[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][15]~regout\);

-- Location: LCCOMB_X30_Y19_N18
\ID|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][15]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][15]~regout\,
	datad => \ID|register_array[5][15]~regout\,
	combout => \ID|Mux48~10_combout\);

-- Location: LCCOMB_X29_Y19_N26
\ID|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux48~10_combout\ & ((\ID|register_array[7][15]~regout\))) # (!\ID|Mux48~10_combout\ & (\ID|register_array[6][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux48~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][15]~regout\,
	datac => \ID|register_array[7][15]~regout\,
	datad => \ID|Mux48~10_combout\,
	combout => \ID|Mux48~11_combout\);

-- Location: LCFF_X26_Y18_N29
\ID|register_array[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][15]~regout\);

-- Location: LCCOMB_X26_Y18_N28
\ID|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[13][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[12][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][15]~regout\,
	datad => \ID|register_array[13][15]~regout\,
	combout => \ID|Mux48~17_combout\);

-- Location: LCCOMB_X25_Y18_N16
\ID|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux48~17_combout\ & ((\ID|register_array[15][15]~regout\))) # (!\ID|Mux48~17_combout\ & (\ID|register_array[14][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][15]~regout\,
	datac => \ID|register_array[15][15]~regout\,
	datad => \ID|Mux48~17_combout\,
	combout => \ID|Mux48~18_combout\);

-- Location: LCCOMB_X25_Y16_N30
\ID|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~19_combout\ = (\ID|Mux48~16_combout\ & (((\ID|Mux48~18_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux48~16_combout\ & (\ID|Mux48~11_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~16_combout\,
	datab => \ID|Mux48~11_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|Mux48~18_combout\,
	combout => \ID|Mux48~19_combout\);

-- Location: LCFF_X26_Y21_N25
\ID|register_array[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~50_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][15]~regout\);

-- Location: LCFF_X26_Y20_N21
\ID|register_array[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][15]~regout\);

-- Location: LCFF_X25_Y20_N9
\ID|register_array[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][15]~regout\);

-- Location: LCCOMB_X25_Y20_N8
\ID|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][15]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[25][15]~regout\,
	datac => \ID|register_array[17][15]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux48~0_combout\);

-- Location: LCFF_X27_Y18_N23
\ID|register_array[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][15]~regout\);

-- Location: LCCOMB_X25_Y16_N22
\ID|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux48~0_combout\ & ((\ID|register_array[29][15]~regout\))) # (!\ID|Mux48~0_combout\ & (\ID|register_array[21][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[21][15]~regout\,
	datac => \ID|Mux48~0_combout\,
	datad => \ID|register_array[29][15]~regout\,
	combout => \ID|Mux48~1_combout\);

-- Location: LCFF_X25_Y16_N5
\ID|register_array[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][15]~regout\);

-- Location: LCFF_X25_Y16_N11
\ID|register_array[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][15]~regout\);

-- Location: LCCOMB_X25_Y16_N4
\ID|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~5_combout\ = (\ID|Mux48~4_combout\ & (((\ID|register_array[28][15]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux48~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux48~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[28][15]~regout\,
	datad => \ID|register_array[24][15]~regout\,
	combout => \ID|Mux48~5_combout\);

-- Location: LCFF_X21_Y19_N11
\ID|register_array[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][15]~regout\);

-- Location: LCFF_X22_Y17_N21
\ID|register_array[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][15]~regout\);

-- Location: LCFF_X22_Y17_N3
\ID|register_array[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][15]~regout\);

-- Location: LCCOMB_X22_Y17_N20
\ID|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][15]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][15]~regout\,
	datad => \ID|register_array[22][15]~regout\,
	combout => \ID|Mux48~2_combout\);

-- Location: LCCOMB_X21_Y19_N10
\ID|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux48~2_combout\ & ((\ID|register_array[30][15]~regout\))) # (!\ID|Mux48~2_combout\ & (\ID|register_array[26][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][15]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[30][15]~regout\,
	datad => \ID|Mux48~2_combout\,
	combout => \ID|Mux48~3_combout\);

-- Location: LCCOMB_X25_Y16_N24
\ID|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|Mux48~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux48~5_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux48~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux48~3_combout\,
	combout => \ID|Mux48~6_combout\);

-- Location: LCFF_X30_Y14_N19
\ID|register_array[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][15]~regout\);

-- Location: LCFF_X31_Y14_N3
\ID|register_array[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][15]~regout\);

-- Location: LCFF_X30_Y14_N9
\ID|register_array[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][15]~regout\);

-- Location: LCCOMB_X31_Y14_N2
\ID|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][15]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[19][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][15]~regout\,
	datad => \ID|register_array[27][15]~regout\,
	combout => \ID|Mux48~7_combout\);

-- Location: LCCOMB_X30_Y14_N18
\ID|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux48~7_combout\ & ((\ID|register_array[31][15]~regout\))) # (!\ID|Mux48~7_combout\ & (\ID|register_array[23][15]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][15]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[31][15]~regout\,
	datad => \ID|Mux48~7_combout\,
	combout => \ID|Mux48~8_combout\);

-- Location: LCCOMB_X25_Y16_N18
\ID|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux48~6_combout\ & ((\ID|Mux48~8_combout\))) # (!\ID|Mux48~6_combout\ & (\ID|Mux48~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux48~1_combout\,
	datac => \ID|Mux48~6_combout\,
	datad => \ID|Mux48~8_combout\,
	combout => \ID|Mux48~9_combout\);

-- Location: LCCOMB_X25_Y16_N16
\ID|Mux48~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux48~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux48~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux48~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datab => \ID|Mux48~19_combout\,
	datad => \ID|Mux48~9_combout\,
	combout => \ID|Mux48~20_combout\);

-- Location: LCCOMB_X22_Y21_N16
\ID|register_array~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~51_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(14)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[14]~14_combout\,
	datab => \reset~combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(14),
	datad => \CTL|Equal1~1_combout\,
	combout => \ID|register_array~51_combout\);

-- Location: LCFF_X29_Y19_N7
\ID|register_array[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][14]~regout\);

-- Location: LCCOMB_X30_Y19_N22
\ID|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|register_array[6][14]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|register_array[4][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][14]~regout\,
	datad => \ID|register_array[6][14]~regout\,
	combout => \ID|Mux49~12_combout\);

-- Location: LCCOMB_X29_Y19_N6
\ID|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux49~12_combout\ & ((\ID|register_array[7][14]~regout\))) # (!\ID|Mux49~12_combout\ & (\ID|register_array[5][14]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][14]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[7][14]~regout\,
	datad => \ID|Mux49~12_combout\,
	combout => \ID|Mux49~13_combout\);

-- Location: LCCOMB_X22_Y17_N0
\ID|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19)) # (\ID|Mux49~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux49~15_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~15_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|Mux49~13_combout\,
	combout => \ID|Mux49~16_combout\);

-- Location: LCFF_X19_Y19_N25
\ID|register_array[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][14]~regout\);

-- Location: LCFF_X18_Y20_N23
\ID|register_array[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][14]~regout\);

-- Location: LCCOMB_X19_Y19_N24
\ID|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~11_combout\ = (\ID|Mux49~10_combout\ & (((\ID|register_array[11][14]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux49~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][14]~regout\,
	datad => \ID|register_array[10][14]~regout\,
	combout => \ID|Mux49~11_combout\);

-- Location: LCCOMB_X22_Y17_N10
\ID|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~19_combout\ = (\ID|Mux49~16_combout\ & ((\ID|Mux49~18_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux49~16_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(19) & \ID|Mux49~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~18_combout\,
	datab => \ID|Mux49~16_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|Mux49~11_combout\,
	combout => \ID|Mux49~19_combout\);

-- Location: LCCOMB_X21_Y17_N0
\ID|Mux49~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux49~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux49~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux49~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux49~9_combout\,
	datab => \ID|Mux49~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	combout => \ID|Mux49~20_combout\);

-- Location: LCFF_X26_Y17_N3
\ID|register_array[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][13]~regout\);

-- Location: LCFF_X26_Y17_N29
\ID|register_array[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][13]~regout\);

-- Location: LCFF_X25_Y17_N29
\ID|register_array[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][13]~regout\);

-- Location: LCCOMB_X25_Y17_N28
\ID|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[20][13]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[16][13]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[16][13]~regout\,
	datac => \ID|register_array[20][13]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux18~4_combout\);

-- Location: LCCOMB_X26_Y17_N2
\ID|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux18~4_combout\ & (\ID|register_array[28][13]~regout\)) # (!\ID|Mux18~4_combout\ & ((\ID|register_array[24][13]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[28][13]~regout\,
	datac => \ID|register_array[24][13]~regout\,
	datad => \ID|Mux18~4_combout\,
	combout => \ID|Mux18~5_combout\);

-- Location: LCCOMB_X26_Y17_N30
\ID|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux18~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux18~5_combout\,
	combout => \ID|Mux18~6_combout\);

-- Location: LCFF_X20_Y14_N21
\ID|register_array[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][13]~regout\);

-- Location: LCFF_X31_Y14_N1
\ID|register_array[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][13]~regout\);

-- Location: LCFF_X31_Y14_N27
\ID|register_array[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][13]~regout\);

-- Location: LCFF_X27_Y16_N5
\ID|register_array[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][13]~regout\);

-- Location: LCCOMB_X27_Y16_N4
\ID|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[27][13]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[19][13]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[19][13]~regout\,
	datac => \ID|register_array[27][13]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux18~7_combout\);

-- Location: LCCOMB_X31_Y14_N0
\ID|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux18~7_combout\ & (\ID|register_array[31][13]~regout\)) # (!\ID|Mux18~7_combout\ & ((\ID|register_array[23][13]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[31][13]~regout\,
	datac => \ID|register_array[23][13]~regout\,
	datad => \ID|Mux18~7_combout\,
	combout => \ID|Mux18~8_combout\);

-- Location: LCCOMB_X30_Y19_N8
\ID|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~9_combout\ = (\ID|Mux18~6_combout\ & (((\ID|Mux18~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux18~6_combout\ & (\ID|Mux18~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~1_combout\,
	datab => \ID|Mux18~6_combout\,
	datac => \ID|Mux18~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux18~9_combout\);

-- Location: LCFF_X25_Y18_N31
\ID|register_array[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][13]~regout\);

-- Location: LCFF_X24_Y18_N5
\ID|register_array[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][13]~regout\);

-- Location: LCFF_X22_Y18_N23
\ID|register_array[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][13]~regout\);

-- Location: LCFF_X21_Y18_N25
\ID|register_array[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][13]~regout\);

-- Location: LCCOMB_X22_Y18_N22
\ID|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[13][13]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[12][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][13]~regout\,
	datad => \ID|register_array[12][13]~regout\,
	combout => \ID|Mux18~17_combout\);

-- Location: LCCOMB_X24_Y18_N4
\ID|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux18~17_combout\ & (\ID|register_array[15][13]~regout\)) # (!\ID|Mux18~17_combout\ & ((\ID|register_array[14][13]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[15][13]~regout\,
	datac => \ID|register_array[14][13]~regout\,
	datad => \ID|Mux18~17_combout\,
	combout => \ID|Mux18~18_combout\);

-- Location: LCFF_X29_Y19_N19
\ID|register_array[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][13]~regout\);

-- Location: LCFF_X30_Y19_N3
\ID|register_array[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][13]~regout\);

-- Location: LCFF_X29_Y19_N25
\ID|register_array[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][13]~regout\);

-- Location: LCFF_X30_Y19_N5
\ID|register_array[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][13]~regout\);

-- Location: LCCOMB_X29_Y19_N24
\ID|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][13]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[4][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][13]~regout\,
	datad => \ID|register_array[4][13]~regout\,
	combout => \ID|Mux18~10_combout\);

-- Location: LCCOMB_X30_Y19_N2
\ID|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux18~10_combout\ & (\ID|register_array[7][13]~regout\)) # (!\ID|Mux18~10_combout\ & ((\ID|register_array[6][13]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[7][13]~regout\,
	datac => \ID|register_array[6][13]~regout\,
	datad => \ID|Mux18~10_combout\,
	combout => \ID|Mux18~11_combout\);

-- Location: LCCOMB_X30_Y19_N0
\ID|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~19_combout\ = (\ID|Mux18~16_combout\ & (((\ID|Mux18~18_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux18~16_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux18~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux18~16_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|Mux18~18_combout\,
	datad => \ID|Mux18~11_combout\,
	combout => \ID|Mux18~19_combout\);

-- Location: LCCOMB_X30_Y19_N26
\ID|Mux18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux18~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux18~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \ID|Mux18~9_combout\,
	datad => \ID|Mux18~19_combout\,
	combout => \ID|Mux18~20_combout\);

-- Location: LCCOMB_X23_Y21_N12
\EXE|Binput[13]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[13]~78_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(13))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux50~20_combout\))))) # (!\CTL|Equal1~0_combout\ & 
-- (((\ID|Mux50~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(13),
	datac => \ID|Mux50~20_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[13]~78_combout\);

-- Location: LCCOMB_X26_Y21_N2
\EXE|Add1~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~116_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\ & ((\ID|Mux18~20_combout\) # (\EXE|Binput[13]~78_combout\))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\ID|Mux18~20_combout\ & \EXE|Binput[13]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~0_combout\,
	datab => \ID|Mux18~20_combout\,
	datac => \EXE|Binput[13]~78_combout\,
	datad => \EXE|Add1~1_combout\,
	combout => \EXE|Add1~116_combout\);

-- Location: LCCOMB_X26_Y21_N12
\EXE|ALU_Result[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[13]~13_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~116_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~63_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~116_combout\,
	combout => \EXE|ALU_Result[13]~13_combout\);

-- Location: LCCOMB_X26_Y21_N10
\ID|register_array~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~52_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(13))) # (!\CTL|Equal1~1_combout\ & ((\EXE|ALU_Result[13]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(13),
	datac => \reset~combout\,
	datad => \EXE|ALU_Result[13]~13_combout\,
	combout => \ID|register_array~52_combout\);

-- Location: LCFF_X27_Y17_N9
\ID|register_array[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][13]~regout\);

-- Location: LCCOMB_X26_Y17_N28
\ID|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[20][13]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[16][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][13]~regout\,
	datad => \ID|register_array[20][13]~regout\,
	combout => \ID|Mux50~4_combout\);

-- Location: LCCOMB_X27_Y17_N8
\ID|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux50~4_combout\ & ((\ID|register_array[28][13]~regout\))) # (!\ID|Mux50~4_combout\ & (\ID|register_array[24][13]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][13]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[28][13]~regout\,
	datad => \ID|Mux50~4_combout\,
	combout => \ID|Mux50~5_combout\);

-- Location: LCCOMB_X26_Y21_N0
\ID|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux50~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux50~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux50~5_combout\,
	combout => \ID|Mux50~6_combout\);

-- Location: LCFF_X26_Y20_N31
\ID|register_array[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][13]~regout\);

-- Location: LCFF_X25_Y20_N31
\ID|register_array[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][13]~regout\);

-- Location: LCCOMB_X25_Y20_N30
\ID|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][13]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[25][13]~regout\,
	datac => \ID|register_array[17][13]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux50~0_combout\);

-- Location: LCFF_X26_Y21_N11
\ID|register_array[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~52_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][13]~regout\);

-- Location: LCCOMB_X26_Y21_N30
\ID|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux50~0_combout\ & (\ID|register_array[29][13]~regout\)) # (!\ID|Mux50~0_combout\ & ((\ID|register_array[21][13]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][13]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux50~0_combout\,
	datad => \ID|register_array[21][13]~regout\,
	combout => \ID|Mux50~1_combout\);

-- Location: LCCOMB_X26_Y21_N26
\ID|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~9_combout\ = (\ID|Mux50~6_combout\ & ((\ID|Mux50~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux50~6_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(16) & \ID|Mux50~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~8_combout\,
	datab => \ID|Mux50~6_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux50~1_combout\,
	combout => \ID|Mux50~9_combout\);

-- Location: LCCOMB_X26_Y21_N8
\ID|Mux50~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux50~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux50~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux50~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux50~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux50~9_combout\,
	combout => \ID|Mux50~20_combout\);

-- Location: LCCOMB_X24_Y17_N18
\ID|register_array~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~55_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(10)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[10]~10_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(10),
	datac => \reset~combout\,
	datad => \CTL|Equal1~1_combout\,
	combout => \ID|register_array~55_combout\);

-- Location: LCFF_X20_Y17_N7
\ID|register_array[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][10]~regout\);

-- Location: LCFF_X19_Y18_N29
\ID|register_array[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][10]~regout\);

-- Location: LCCOMB_X19_Y18_N28
\ID|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][10]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][10]~regout\,
	datad => \ID|register_array[9][10]~regout\,
	combout => \ID|Mux53~10_combout\);

-- Location: LCCOMB_X20_Y17_N6
\ID|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux53~10_combout\ & ((\ID|register_array[11][10]~regout\))) # (!\ID|Mux53~10_combout\ & (\ID|register_array[10][10]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][10]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][10]~regout\,
	datad => \ID|Mux53~10_combout\,
	combout => \ID|Mux53~11_combout\);

-- Location: LCFF_X24_Y19_N25
\ID|register_array[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][10]~regout\);

-- Location: LCFF_X23_Y19_N19
\ID|register_array[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][10]~regout\);

-- Location: LCCOMB_X23_Y19_N18
\ID|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[6][10]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[4][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[6][10]~regout\,
	datac => \ID|register_array[4][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux53~12_combout\);

-- Location: LCFF_X29_Y19_N1
\ID|register_array[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][10]~regout\);

-- Location: LCCOMB_X29_Y19_N0
\ID|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~13_combout\ = (\ID|Mux53~12_combout\ & (((\ID|register_array[7][10]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux53~12_combout\ & (\ID|register_array[5][10]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][10]~regout\,
	datab => \ID|Mux53~12_combout\,
	datac => \ID|register_array[7][10]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux53~13_combout\);

-- Location: LCCOMB_X20_Y20_N20
\ID|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux53~13_combout\) # (\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux53~15_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~15_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux53~13_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux53~16_combout\);

-- Location: LCCOMB_X21_Y18_N2
\ID|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][10]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[12][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][10]~regout\,
	datad => \ID|register_array[14][10]~regout\,
	combout => \ID|Mux53~17_combout\);

-- Location: LCCOMB_X23_Y18_N0
\ID|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux53~17_combout\ & ((\ID|register_array[15][10]~regout\))) # (!\ID|Mux53~17_combout\ & (\ID|register_array[13][10]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[13][10]~regout\,
	datac => \ID|register_array[15][10]~regout\,
	datad => \ID|Mux53~17_combout\,
	combout => \ID|Mux53~18_combout\);

-- Location: LCCOMB_X20_Y20_N6
\ID|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux53~16_combout\ & ((\ID|Mux53~18_combout\))) # (!\ID|Mux53~16_combout\ & (\ID|Mux53~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux53~11_combout\,
	datac => \ID|Mux53~16_combout\,
	datad => \ID|Mux53~18_combout\,
	combout => \ID|Mux53~19_combout\);

-- Location: LCCOMB_X20_Y20_N8
\ID|Mux53~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux53~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux53~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux53~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux53~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux53~19_combout\,
	combout => \ID|Mux53~20_combout\);

-- Location: LCCOMB_X24_Y17_N12
\ID|register_array~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~56_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(9)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|ALU_Result[9]~9_combout\,
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(9),
	combout => \ID|register_array~56_combout\);

-- Location: LCFF_X18_Y18_N3
\ID|register_array[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][9]~regout\);

-- Location: LCFF_X21_Y19_N27
\ID|register_array[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][9]~regout\);

-- Location: LCFF_X22_Y19_N25
\ID|register_array[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][9]~regout\);

-- Location: LCFF_X22_Y19_N31
\ID|register_array[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][9]~regout\);

-- Location: LCCOMB_X22_Y19_N24
\ID|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][9]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][9]~regout\,
	datad => \ID|register_array[22][9]~regout\,
	combout => \ID|Mux54~2_combout\);

-- Location: LCCOMB_X21_Y19_N26
\ID|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux54~2_combout\ & ((\ID|register_array[30][9]~regout\))) # (!\ID|Mux54~2_combout\ & (\ID|register_array[26][9]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][9]~regout\,
	datac => \ID|register_array[30][9]~regout\,
	datad => \ID|Mux54~2_combout\,
	combout => \ID|Mux54~3_combout\);

-- Location: LCFF_X27_Y17_N21
\ID|register_array[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][9]~regout\);

-- Location: LCFF_X26_Y16_N7
\ID|register_array[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][9]~regout\);

-- Location: LCFF_X26_Y16_N29
\ID|register_array[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][9]~regout\);

-- Location: LCCOMB_X26_Y16_N6
\ID|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[20][9]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[16][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][9]~regout\,
	datad => \ID|register_array[20][9]~regout\,
	combout => \ID|Mux54~4_combout\);

-- Location: LCCOMB_X27_Y17_N20
\ID|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux54~4_combout\ & ((\ID|register_array[28][9]~regout\))) # (!\ID|Mux54~4_combout\ & (\ID|register_array[24][9]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][9]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[28][9]~regout\,
	datad => \ID|Mux54~4_combout\,
	combout => \ID|Mux54~5_combout\);

-- Location: LCCOMB_X20_Y20_N2
\ID|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|Mux54~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- ((\ID|Mux54~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux54~3_combout\,
	datad => \ID|Mux54~5_combout\,
	combout => \ID|Mux54~6_combout\);

-- Location: LCFF_X24_Y17_N31
\ID|register_array[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][9]~regout\);

-- Location: LCFF_X24_Y20_N23
\ID|register_array[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][9]~regout\);

-- Location: LCFF_X25_Y20_N1
\ID|register_array[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][9]~regout\);

-- Location: LCCOMB_X25_Y20_N0
\ID|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[25][9]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[17][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[25][9]~regout\,
	datac => \ID|register_array[17][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux54~0_combout\);

-- Location: LCFF_X24_Y17_N13
\ID|register_array[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~56_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][9]~regout\);

-- Location: LCCOMB_X24_Y17_N16
\ID|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux54~0_combout\ & (\ID|register_array[29][9]~regout\)) # (!\ID|Mux54~0_combout\ & ((\ID|register_array[21][9]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[29][9]~regout\,
	datac => \ID|Mux54~0_combout\,
	datad => \ID|register_array[21][9]~regout\,
	combout => \ID|Mux54~1_combout\);

-- Location: LCCOMB_X20_Y20_N4
\ID|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~9_combout\ = (\ID|Mux54~6_combout\ & ((\ID|Mux54~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux54~6_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(16) & \ID|Mux54~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~8_combout\,
	datab => \ID|Mux54~6_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux54~1_combout\,
	combout => \ID|Mux54~9_combout\);

-- Location: LCCOMB_X20_Y20_N24
\ID|Mux54~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux54~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux54~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux54~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux54~19_combout\,
	datab => \ID|Mux54~9_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(20),
	combout => \ID|Mux54~20_combout\);

-- Location: LCCOMB_X22_Y14_N2
\EXE|Binput[9]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[9]~74_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(9))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux54~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux54~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(9),
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \ID|Mux54~20_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[9]~74_combout\);

-- Location: LCFF_X19_Y14_N13
\ID|register_array[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][9]~regout\);

-- Location: LCFF_X19_Y14_N7
\ID|register_array[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][9]~regout\);

-- Location: LCCOMB_X19_Y14_N12
\ID|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[27][9]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[19][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][9]~regout\,
	datad => \ID|register_array[19][9]~regout\,
	combout => \ID|Mux22~7_combout\);

-- Location: LCFF_X18_Y14_N15
\ID|register_array[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][9]~regout\);

-- Location: LCCOMB_X18_Y14_N14
\ID|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~8_combout\ = (\ID|Mux22~7_combout\ & ((\ID|register_array[31][9]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux22~7_combout\ & (((\ID|register_array[23][9]~regout\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][9]~regout\,
	datab => \ID|Mux22~7_combout\,
	datac => \ID|register_array[23][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux22~8_combout\);

-- Location: LCCOMB_X24_Y20_N22
\ID|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][9]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[17][9]~regout\,
	datac => \ID|register_array[25][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux22~0_combout\);

-- Location: LCCOMB_X24_Y17_N30
\ID|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux22~0_combout\ & ((\ID|register_array[29][9]~regout\))) # (!\ID|Mux22~0_combout\ & (\ID|register_array[21][9]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][9]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[29][9]~regout\,
	datad => \ID|Mux22~0_combout\,
	combout => \ID|Mux22~1_combout\);

-- Location: LCCOMB_X22_Y14_N26
\ID|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~9_combout\ = (\ID|Mux22~6_combout\ & ((\ID|Mux22~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux22~6_combout\ & (((\ID|Mux22~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux22~6_combout\,
	datab => \ID|Mux22~8_combout\,
	datac => \ID|Mux22~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux22~9_combout\);

-- Location: LCFF_X23_Y18_N21
\ID|register_array[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][9]~regout\);

-- Location: LCFF_X22_Y14_N9
\ID|register_array[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][9]~regout\);

-- Location: LCFF_X21_Y18_N31
\ID|register_array[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][9]~regout\);

-- Location: LCFF_X21_Y18_N13
\ID|register_array[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][9]~regout\);

-- Location: LCCOMB_X21_Y18_N12
\ID|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[13][9]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][9]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[12][9]~regout\,
	datac => \ID|register_array[13][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux22~17_combout\);

-- Location: LCCOMB_X22_Y14_N8
\ID|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux22~17_combout\ & (\ID|register_array[15][9]~regout\)) # (!\ID|Mux22~17_combout\ & ((\ID|register_array[14][9]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[15][9]~regout\,
	datac => \ID|register_array[14][9]~regout\,
	datad => \ID|Mux22~17_combout\,
	combout => \ID|Mux22~18_combout\);

-- Location: LCFF_X23_Y18_N11
\ID|register_array[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][9]~regout\);

-- Location: LCFF_X22_Y14_N5
\ID|register_array[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][9]~regout\);

-- Location: LCFF_X23_Y19_N13
\ID|register_array[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][9]~regout\);

-- Location: LCFF_X23_Y19_N31
\ID|register_array[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][9]~regout\);

-- Location: LCCOMB_X23_Y19_N12
\ID|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[5][9]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[4][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][9]~regout\,
	datad => \ID|register_array[4][9]~regout\,
	combout => \ID|Mux22~10_combout\);

-- Location: LCCOMB_X22_Y14_N4
\ID|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux22~10_combout\ & (\ID|register_array[7][9]~regout\)) # (!\ID|Mux22~10_combout\ & ((\ID|register_array[6][9]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[7][9]~regout\,
	datac => \ID|register_array[6][9]~regout\,
	datad => \ID|Mux22~10_combout\,
	combout => \ID|Mux22~11_combout\);

-- Location: LCFF_X20_Y18_N21
\ID|register_array[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][9]~regout\);

-- Location: LCFF_X19_Y18_N23
\ID|register_array[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][9]~regout\);

-- Location: LCCOMB_X19_Y18_N22
\ID|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[10][9]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][9]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux22~12_combout\);

-- Location: LCCOMB_X20_Y18_N20
\ID|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux22~12_combout\ & (\ID|register_array[11][9]~regout\)) # (!\ID|Mux22~12_combout\ & ((\ID|register_array[9][9]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][9]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][9]~regout\,
	datad => \ID|Mux22~12_combout\,
	combout => \ID|Mux22~13_combout\);

-- Location: LCFF_X20_Y21_N29
\ID|register_array[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][9]~regout\);

-- Location: LCFF_X20_Y21_N11
\ID|register_array[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][9]~regout\);

-- Location: LCFF_X19_Y17_N11
\ID|register_array[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][9]~regout\);

-- Location: LCCOMB_X19_Y17_N10
\ID|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][9]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux22~14_combout\);

-- Location: LCCOMB_X20_Y21_N10
\ID|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux22~14_combout\ & (\ID|register_array[3][9]~regout\)) # (!\ID|Mux22~14_combout\ & ((\ID|register_array[1][9]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[3][9]~regout\,
	datac => \ID|register_array[1][9]~regout\,
	datad => \ID|Mux22~14_combout\,
	combout => \ID|Mux22~15_combout\);

-- Location: LCCOMB_X22_Y14_N30
\ID|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux22~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux22~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux22~13_combout\,
	datad => \ID|Mux22~15_combout\,
	combout => \ID|Mux22~16_combout\);

-- Location: LCCOMB_X22_Y14_N18
\ID|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux22~16_combout\ & (\ID|Mux22~18_combout\)) # (!\ID|Mux22~16_combout\ & ((\ID|Mux22~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux22~18_combout\,
	datac => \ID|Mux22~11_combout\,
	datad => \ID|Mux22~16_combout\,
	combout => \ID|Mux22~19_combout\);

-- Location: LCCOMB_X22_Y14_N28
\ID|Mux22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux22~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux22~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux22~9_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux22~19_combout\,
	combout => \ID|Mux22~20_combout\);

-- Location: LCCOMB_X22_Y14_N20
\EXE|Add1~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~112_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[9]~74_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\ID|Mux22~20_combout\))) # (!\EXE|Binput[9]~74_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \ID|Mux22~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \EXE|Binput[9]~74_combout\,
	datac => \EXE|ALU_ctl[0]~0_combout\,
	datad => \ID|Mux22~20_combout\,
	combout => \EXE|Add1~112_combout\);

-- Location: LCCOMB_X24_Y14_N14
\EXE|ALU_Result[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[9]~9_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~112_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~112_combout\,
	datad => \EXE|Add1~55_combout\,
	combout => \EXE|ALU_Result[9]~9_combout\);

-- Location: LCCOMB_X24_Y16_N6
\ID|register_array~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~57_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(8))) # (!\CTL|Equal1~1_combout\ & ((\EXE|ALU_Result[8]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(8),
	datac => \reset~combout\,
	datad => \EXE|ALU_Result[8]~8_combout\,
	combout => \ID|register_array~57_combout\);

-- Location: LCFF_X25_Y19_N31
\ID|register_array[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][8]~regout\);

-- Location: LCFF_X22_Y19_N3
\ID|register_array[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][8]~regout\);

-- Location: LCCOMB_X25_Y19_N30
\ID|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][8]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[18][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][8]~regout\,
	datad => \ID|register_array[18][8]~regout\,
	combout => \ID|Mux23~0_combout\);

-- Location: LCFF_X21_Y14_N11
\ID|register_array[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][8]~regout\);

-- Location: LCFF_X24_Y16_N7
\ID|register_array[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~57_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][8]~regout\);

-- Location: LCCOMB_X21_Y14_N10
\ID|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux23~0_combout\ & (\ID|register_array[30][8]~regout\)) # (!\ID|Mux23~0_combout\ & ((\ID|register_array[22][8]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux23~0_combout\,
	datac => \ID|register_array[30][8]~regout\,
	datad => \ID|register_array[22][8]~regout\,
	combout => \ID|Mux23~1_combout\);

-- Location: LCFF_X26_Y16_N17
\ID|register_array[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][8]~regout\);

-- Location: LCCOMB_X26_Y16_N16
\ID|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~5_combout\ = (\ID|Mux23~4_combout\ & ((\ID|register_array[28][8]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux23~4_combout\ & (((\ID|register_array[20][8]~regout\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~4_combout\,
	datab => \ID|register_array[28][8]~regout\,
	datac => \ID|register_array[20][8]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux23~5_combout\);

-- Location: LCCOMB_X25_Y20_N10
\ID|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[21][8]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[17][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[21][8]~regout\,
	datad => \ID|register_array[17][8]~regout\,
	combout => \ID|Mux23~2_combout\);

-- Location: LCCOMB_X26_Y20_N28
\ID|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux23~2_combout\ & (\ID|register_array[29][8]~regout\)) # (!\ID|Mux23~2_combout\ & ((\ID|register_array[25][8]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[29][8]~regout\,
	datac => \ID|register_array[25][8]~regout\,
	datad => \ID|Mux23~2_combout\,
	combout => \ID|Mux23~3_combout\);

-- Location: LCCOMB_X21_Y14_N4
\ID|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux23~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux23~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux23~3_combout\,
	combout => \ID|Mux23~6_combout\);

-- Location: LCCOMB_X21_Y14_N24
\ID|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~9_combout\ = (\ID|Mux23~6_combout\ & ((\ID|Mux23~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux23~6_combout\ & (((\ID|Mux23~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~8_combout\,
	datab => \ID|Mux23~1_combout\,
	datac => \ID|Mux23~6_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux23~9_combout\);

-- Location: LCFF_X19_Y18_N11
\ID|register_array[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][8]~regout\);

-- Location: LCCOMB_X19_Y18_N10
\ID|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~11_combout\ = (\ID|Mux23~10_combout\ & ((\ID|register_array[11][8]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux23~10_combout\ & (((\ID|register_array[10][8]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~10_combout\,
	datab => \ID|register_array[11][8]~regout\,
	datac => \ID|register_array[10][8]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux23~11_combout\);

-- Location: LCFF_X21_Y18_N17
\ID|register_array[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][8]~regout\);

-- Location: LCFF_X21_Y18_N19
\ID|register_array[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][8]~regout\);

-- Location: LCFF_X24_Y18_N19
\ID|register_array[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][8]~regout\);

-- Location: LCCOMB_X24_Y18_N18
\ID|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][8]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][8]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][8]~regout\,
	datac => \ID|register_array[14][8]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux23~17_combout\);

-- Location: LCCOMB_X21_Y18_N16
\ID|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux23~17_combout\ & (\ID|register_array[15][8]~regout\)) # (!\ID|Mux23~17_combout\ & ((\ID|register_array[13][8]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][8]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[13][8]~regout\,
	datad => \ID|Mux23~17_combout\,
	combout => \ID|Mux23~18_combout\);

-- Location: LCFF_X20_Y21_N15
\ID|register_array[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][8]~regout\);

-- Location: LCFF_X20_Y19_N13
\ID|register_array[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][8]~regout\);

-- Location: LCCOMB_X20_Y19_N12
\ID|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~15_combout\ = (\ID|Mux23~14_combout\ & ((\ID|register_array[3][8]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux23~14_combout\ & (((\ID|register_array[2][8]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~14_combout\,
	datab => \ID|register_array[3][8]~regout\,
	datac => \ID|register_array[2][8]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux23~15_combout\);

-- Location: LCCOMB_X21_Y14_N26
\ID|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux23~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux23~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux23~13_combout\,
	datab => \ID|Mux23~15_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux23~16_combout\);

-- Location: LCCOMB_X21_Y14_N28
\ID|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux23~16_combout\ & ((\ID|Mux23~18_combout\))) # (!\ID|Mux23~16_combout\ & (\ID|Mux23~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux23~11_combout\,
	datac => \ID|Mux23~18_combout\,
	datad => \ID|Mux23~16_combout\,
	combout => \ID|Mux23~19_combout\);

-- Location: LCCOMB_X21_Y14_N30
\ID|Mux23~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux23~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux23~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \ID|Mux23~9_combout\,
	datad => \ID|Mux23~19_combout\,
	combout => \ID|Mux23~20_combout\);

-- Location: LCCOMB_X21_Y14_N0
\EXE|Binput[8]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[8]~73_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(8))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux55~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux55~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \IFE|inst_memory|auto_generated|q_a\(8),
	datac => \ID|Mux55~20_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[8]~73_combout\);

-- Location: LCCOMB_X21_Y14_N14
\EXE|Add1~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~111_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\ & ((\ID|Mux23~20_combout\) # (\EXE|Binput[8]~73_combout\))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\ID|Mux23~20_combout\ & \EXE|Binput[8]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~0_combout\,
	datab => \ID|Mux23~20_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \EXE|Binput[8]~73_combout\,
	combout => \EXE|Add1~111_combout\);

-- Location: LCCOMB_X24_Y14_N4
\EXE|ALU_Result[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[8]~8_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~111_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~111_combout\,
	datac => \EXE|Add1~53_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \EXE|ALU_Result[8]~8_combout\);

-- Location: LCCOMB_X25_Y13_N10
\ID|register_array~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~59_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(6)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[6]~6_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(6),
	datac => \CTL|Equal1~1_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array~59_combout\);

-- Location: LCFF_X18_Y18_N11
\ID|register_array[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][6]~regout\);

-- Location: LCFF_X19_Y18_N5
\ID|register_array[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][6]~regout\);

-- Location: LCCOMB_X19_Y18_N4
\ID|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[9][6]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[8][6]~regout\,
	datad => \ID|register_array[9][6]~regout\,
	combout => \ID|Mux57~10_combout\);

-- Location: LCCOMB_X18_Y18_N10
\ID|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux57~10_combout\ & ((\ID|register_array[11][6]~regout\))) # (!\ID|Mux57~10_combout\ & (\ID|register_array[10][6]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][6]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][6]~regout\,
	datad => \ID|Mux57~10_combout\,
	combout => \ID|Mux57~11_combout\);

-- Location: LCFF_X23_Y19_N11
\ID|register_array[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][6]~regout\);

-- Location: LCCOMB_X23_Y19_N10
\ID|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][6]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[4][6]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][6]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux57~12_combout\);

-- Location: LCFF_X23_Y18_N7
\ID|register_array[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][6]~regout\);

-- Location: LCCOMB_X23_Y18_N6
\ID|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~13_combout\ = (\ID|Mux57~12_combout\ & (((\ID|register_array[7][6]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux57~12_combout\ & (\ID|register_array[5][6]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][6]~regout\,
	datab => \ID|Mux57~12_combout\,
	datac => \ID|register_array[7][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux57~13_combout\);

-- Location: LCFF_X26_Y19_N7
\ID|register_array[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][6]~regout\);

-- Location: LCFF_X26_Y19_N13
\ID|register_array[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][6]~regout\);

-- Location: LCCOMB_X26_Y19_N6
\ID|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~15_combout\ = (\ID|Mux57~14_combout\ & (((\ID|register_array[3][6]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux57~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[2][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][6]~regout\,
	datad => \ID|register_array[2][6]~regout\,
	combout => \ID|Mux57~15_combout\);

-- Location: LCCOMB_X26_Y19_N2
\ID|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux57~13_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- \ID|Mux57~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux57~13_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|Mux57~15_combout\,
	combout => \ID|Mux57~16_combout\);

-- Location: LCCOMB_X26_Y19_N28
\ID|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux57~16_combout\ & (\ID|Mux57~18_combout\)) # (!\ID|Mux57~16_combout\ & ((\ID|Mux57~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~18_combout\,
	datab => \ID|Mux57~11_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|Mux57~16_combout\,
	combout => \ID|Mux57~19_combout\);

-- Location: LCCOMB_X25_Y20_N26
\ID|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][6]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[17][6]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][6]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[17][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux57~2_combout\);

-- Location: LCCOMB_X26_Y20_N2
\ID|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~3_combout\ = (\ID|Mux57~2_combout\ & (((\ID|register_array[29][6]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux57~2_combout\ & (\ID|register_array[25][6]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][6]~regout\,
	datab => \ID|Mux57~2_combout\,
	datac => \ID|register_array[29][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux57~3_combout\);

-- Location: LCCOMB_X26_Y16_N10
\ID|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[24][6]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[16][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][6]~regout\,
	datad => \ID|register_array[24][6]~regout\,
	combout => \ID|Mux57~4_combout\);

-- Location: LCFF_X25_Y19_N11
\ID|register_array[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][6]~regout\);

-- Location: LCCOMB_X25_Y19_N10
\ID|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~5_combout\ = (\ID|Mux57~4_combout\ & (((\ID|register_array[28][6]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux57~4_combout\ & (\ID|register_array[20][6]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][6]~regout\,
	datab => \ID|Mux57~4_combout\,
	datac => \ID|register_array[28][6]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux57~5_combout\);

-- Location: LCCOMB_X16_Y18_N10
\ID|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux57~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux57~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux57~3_combout\,
	datad => \ID|Mux57~5_combout\,
	combout => \ID|Mux57~6_combout\);

-- Location: LCFF_X22_Y19_N17
\ID|register_array[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][6]~regout\);

-- Location: LCFF_X18_Y18_N17
\ID|register_array[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][6]~regout\);

-- Location: LCCOMB_X22_Y19_N16
\ID|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[26][6]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[18][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][6]~regout\,
	datad => \ID|register_array[26][6]~regout\,
	combout => \ID|Mux57~0_combout\);

-- Location: LCCOMB_X25_Y13_N22
\ID|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux57~0_combout\ & (\ID|register_array[30][6]~regout\)) # (!\ID|Mux57~0_combout\ & ((\ID|register_array[22][6]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux57~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux57~0_combout\,
	datac => \ID|register_array[30][6]~regout\,
	datad => \ID|register_array[22][6]~regout\,
	combout => \ID|Mux57~1_combout\);

-- Location: LCCOMB_X26_Y19_N22
\ID|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux57~6_combout\ & (\ID|Mux57~8_combout\)) # (!\ID|Mux57~6_combout\ & ((\ID|Mux57~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux57~8_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux57~6_combout\,
	datad => \ID|Mux57~1_combout\,
	combout => \ID|Mux57~9_combout\);

-- Location: LCCOMB_X26_Y19_N30
\ID|Mux57~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux57~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux57~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux57~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux57~9_combout\,
	combout => \ID|Mux57~20_combout\);

-- Location: LCCOMB_X23_Y14_N14
\EXE|Binput[6]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[6]~71_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(6))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux57~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux57~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(6),
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal1~0_combout\,
	datad => \ID|Mux57~20_combout\,
	combout => \EXE|Binput[6]~71_combout\);

-- Location: LCCOMB_X23_Y14_N12
\EXE|Add1~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~109_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[6]~71_combout\ & ((\ID|Mux25~20_combout\) # (\EXE|ALU_ctl[0]~0_combout\))) # (!\EXE|Binput[6]~71_combout\ & (\ID|Mux25~20_combout\ & \EXE|ALU_ctl[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \EXE|Binput[6]~71_combout\,
	datac => \ID|Mux25~20_combout\,
	datad => \EXE|ALU_ctl[0]~0_combout\,
	combout => \EXE|Add1~109_combout\);

-- Location: LCCOMB_X24_Y14_N10
\EXE|ALU_Result[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[6]~6_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~109_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~109_combout\,
	datad => \EXE|Add1~49_combout\,
	combout => \EXE|ALU_Result[6]~6_combout\);

-- Location: LCCOMB_X27_Y14_N0
\ID|register_array~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~60_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(5)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \CTL|Equal1~1_combout\,
	datac => \EXE|ALU_Result[5]~5_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(5),
	combout => \ID|register_array~60_combout\);

-- Location: LCFF_X19_Y19_N11
\ID|register_array[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][5]~regout\);

-- Location: LCFF_X19_Y15_N13
\ID|register_array[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][5]~regout\);

-- Location: LCCOMB_X19_Y19_N10
\ID|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~15_combout\ = (\ID|Mux58~14_combout\ & (((\ID|register_array[3][5]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux58~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[3][5]~regout\,
	datad => \ID|register_array[1][5]~regout\,
	combout => \ID|Mux58~15_combout\);

-- Location: LCFF_X19_Y19_N17
\ID|register_array[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][5]~regout\);

-- Location: LCFF_X19_Y18_N31
\ID|register_array[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][5]~regout\);

-- Location: LCFF_X19_Y18_N1
\ID|register_array[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][5]~regout\);

-- Location: LCCOMB_X19_Y18_N0
\ID|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][5]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[8][5]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[10][5]~regout\,
	datac => \ID|register_array[8][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux58~12_combout\);

-- Location: LCCOMB_X19_Y19_N16
\ID|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux58~12_combout\ & ((\ID|register_array[11][5]~regout\))) # (!\ID|Mux58~12_combout\ & (\ID|register_array[9][5]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][5]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[11][5]~regout\,
	datad => \ID|Mux58~12_combout\,
	combout => \ID|Mux58~13_combout\);

-- Location: LCCOMB_X19_Y20_N28
\ID|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|Mux58~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux58~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux58~15_combout\,
	datad => \ID|Mux58~13_combout\,
	combout => \ID|Mux58~16_combout\);

-- Location: LCFF_X24_Y19_N9
\ID|register_array[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][5]~regout\);

-- Location: LCFF_X19_Y15_N27
\ID|register_array[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][5]~regout\);

-- Location: LCCOMB_X24_Y19_N8
\ID|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][5]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][5]~regout\,
	datad => \ID|register_array[5][5]~regout\,
	combout => \ID|Mux58~10_combout\);

-- Location: LCFF_X23_Y18_N17
\ID|register_array[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][5]~regout\);

-- Location: LCCOMB_X23_Y18_N16
\ID|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~11_combout\ = (\ID|Mux58~10_combout\ & (((\ID|register_array[7][5]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux58~10_combout\ & (\ID|register_array[6][5]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][5]~regout\,
	datab => \ID|Mux58~10_combout\,
	datac => \ID|register_array[7][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux58~11_combout\);

-- Location: LCCOMB_X19_Y20_N22
\ID|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~19_combout\ = (\ID|Mux58~16_combout\ & ((\ID|Mux58~18_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux58~16_combout\ & (((\ID|Mux58~11_combout\ & \IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~18_combout\,
	datab => \ID|Mux58~16_combout\,
	datac => \ID|Mux58~11_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux58~19_combout\);

-- Location: LCFF_X20_Y13_N29
\ID|register_array[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][5]~regout\);

-- Location: LCFF_X19_Y20_N1
\ID|register_array[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][5]~regout\);

-- Location: LCCOMB_X19_Y20_N0
\ID|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~8_combout\ = (\ID|Mux58~7_combout\ & (((\ID|register_array[31][5]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux58~7_combout\ & (\ID|register_array[23][5]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~7_combout\,
	datab => \ID|register_array[23][5]~regout\,
	datac => \ID|register_array[31][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux58~8_combout\);

-- Location: LCFF_X27_Y19_N31
\ID|register_array[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][5]~regout\);

-- Location: LCFF_X26_Y20_N5
\ID|register_array[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][5]~regout\);

-- Location: LCCOMB_X27_Y19_N30
\ID|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][5]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][5]~regout\,
	datad => \ID|register_array[25][5]~regout\,
	combout => \ID|Mux58~0_combout\);

-- Location: LCFF_X26_Y20_N23
\ID|register_array[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][5]~regout\);

-- Location: LCCOMB_X26_Y20_N24
\ID|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux58~0_combout\ & ((\ID|register_array[29][5]~regout\))) # (!\ID|Mux58~0_combout\ & (\ID|register_array[21][5]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][5]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux58~0_combout\,
	datad => \ID|register_array[29][5]~regout\,
	combout => \ID|Mux58~1_combout\);

-- Location: LCCOMB_X19_Y20_N2
\ID|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~9_combout\ = (\ID|Mux58~6_combout\ & ((\ID|Mux58~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux58~6_combout\ & (((\ID|Mux58~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux58~6_combout\,
	datab => \ID|Mux58~8_combout\,
	datac => \ID|Mux58~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux58~9_combout\);

-- Location: LCCOMB_X19_Y20_N16
\ID|Mux58~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux58~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux58~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux58~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux58~9_combout\,
	combout => \ID|Mux58~20_combout\);

-- Location: LCCOMB_X20_Y12_N26
\EXE|Add1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~29_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(5)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux58~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \ID|Mux58~20_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(5),
	datad => \EXE|ALU_ctl\(2),
	combout => \EXE|Add1~29_combout\);

-- Location: LCCOMB_X20_Y12_N22
\EXE|Binput[5]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[5]~70_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(5)))) # (!\CTL|Equal1~0_combout\ & (\ID|Mux58~20_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux58~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \ID|Mux58~20_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(5),
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[5]~70_combout\);

-- Location: LCCOMB_X23_Y14_N2
\EXE|Add1~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~108_combout\ = (\EXE|Add1~1_combout\ & ((\ID|Mux26~20_combout\ & ((\EXE|Binput[5]~70_combout\) # (\EXE|ALU_ctl[0]~0_combout\))) # (!\ID|Mux26~20_combout\ & (\EXE|Binput[5]~70_combout\ & \EXE|ALU_ctl[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~20_combout\,
	datab => \EXE|Binput[5]~70_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \EXE|ALU_ctl[0]~0_combout\,
	combout => \EXE|Add1~108_combout\);

-- Location: LCCOMB_X24_Y14_N16
\EXE|ALU_Result[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[5]~5_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~108_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~47_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~108_combout\,
	combout => \EXE|ALU_Result[5]~5_combout\);

-- Location: LCCOMB_X29_Y18_N20
\ID|register_array~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~62_combout\ = (\write_data_out~4_combout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \write_data_out~4_combout\,
	datac => \reset~combout\,
	combout => \ID|register_array~62_combout\);

-- Location: LCFF_X29_Y19_N11
\ID|register_array[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][4]~regout\);

-- Location: LCFF_X29_Y19_N29
\ID|register_array[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][4]~regout\);

-- Location: LCCOMB_X29_Y19_N10
\ID|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~13_combout\ = (\ID|Mux27~12_combout\ & (((\ID|register_array[7][4]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux27~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][4]~regout\,
	datad => \ID|register_array[7][4]~regout\,
	combout => \ID|Mux27~13_combout\);

-- Location: LCFF_X19_Y15_N23
\ID|register_array[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][4]~regout\);

-- Location: LCCOMB_X19_Y15_N22
\ID|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[1][4]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[1][4]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux27~14_combout\);

-- Location: LCFF_X18_Y15_N11
\ID|register_array[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][4]~regout\);

-- Location: LCCOMB_X18_Y15_N10
\ID|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~15_combout\ = (\ID|Mux27~14_combout\ & ((\ID|register_array[3][4]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux27~14_combout\ & (((\ID|register_array[2][4]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][4]~regout\,
	datab => \ID|Mux27~14_combout\,
	datac => \ID|register_array[2][4]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux27~15_combout\);

-- Location: LCCOMB_X29_Y18_N8
\ID|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|Mux27~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux27~13_combout\,
	datad => \ID|Mux27~15_combout\,
	combout => \ID|Mux27~16_combout\);

-- Location: LCFF_X25_Y18_N11
\ID|register_array[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][4]~regout\);

-- Location: LCFF_X25_Y18_N13
\ID|register_array[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][4]~regout\);

-- Location: LCCOMB_X25_Y18_N10
\ID|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~18_combout\ = (\ID|Mux27~17_combout\ & (((\ID|register_array[15][4]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux27~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[13][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux27~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[13][4]~regout\,
	datad => \ID|register_array[15][4]~regout\,
	combout => \ID|Mux27~18_combout\);

-- Location: LCFF_X20_Y18_N31
\ID|register_array[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][4]~regout\);

-- Location: LCFF_X19_Y18_N27
\ID|register_array[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][4]~regout\);

-- Location: LCCOMB_X20_Y18_N30
\ID|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[9][4]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[9][4]~regout\,
	datad => \ID|register_array[8][4]~regout\,
	combout => \ID|Mux27~10_combout\);

-- Location: LCFF_X29_Y18_N31
\ID|register_array[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][4]~regout\);

-- Location: LCFF_X29_Y18_N21
\ID|register_array[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~62_combout\,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][4]~regout\);

-- Location: LCCOMB_X29_Y18_N30
\ID|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux27~10_combout\ & (\ID|register_array[11][4]~regout\)) # (!\ID|Mux27~10_combout\ & ((\ID|register_array[10][4]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux27~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux27~10_combout\,
	datac => \ID|register_array[11][4]~regout\,
	datad => \ID|register_array[10][4]~regout\,
	combout => \ID|Mux27~11_combout\);

-- Location: LCCOMB_X29_Y18_N26
\ID|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux27~16_combout\ & (\ID|Mux27~18_combout\)) # (!\ID|Mux27~16_combout\ & ((\ID|Mux27~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux27~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux27~16_combout\,
	datac => \ID|Mux27~18_combout\,
	datad => \ID|Mux27~11_combout\,
	combout => \ID|Mux27~19_combout\);

-- Location: LCFF_X21_Y19_N17
\ID|register_array[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][4]~regout\);

-- Location: LCFF_X25_Y19_N29
\ID|register_array[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][4]~regout\);

-- Location: LCFF_X21_Y19_N15
\ID|register_array[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][4]~regout\);

-- Location: LCCOMB_X25_Y19_N28
\ID|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][4]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[18][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][4]~regout\,
	datad => \ID|register_array[18][4]~regout\,
	combout => \ID|Mux27~0_combout\);

-- Location: LCCOMB_X21_Y19_N16
\ID|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux27~0_combout\ & ((\ID|register_array[30][4]~regout\))) # (!\ID|Mux27~0_combout\ & (\ID|register_array[22][4]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[22][4]~regout\,
	datac => \ID|register_array[30][4]~regout\,
	datad => \ID|Mux27~0_combout\,
	combout => \ID|Mux27~1_combout\);

-- Location: LCFF_X18_Y14_N1
\ID|register_array[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][4]~regout\);

-- Location: LCCOMB_X18_Y14_N0
\ID|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[23][4]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][4]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][4]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][4]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux27~7_combout\);

-- Location: LCFF_X30_Y14_N13
\ID|register_array[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][4]~regout\);

-- Location: LCFF_X30_Y14_N31
\ID|register_array[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][4]~regout\);

-- Location: LCCOMB_X30_Y14_N12
\ID|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux27~7_combout\ & ((\ID|register_array[31][4]~regout\))) # (!\ID|Mux27~7_combout\ & (\ID|register_array[27][4]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux27~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux27~7_combout\,
	datac => \ID|register_array[27][4]~regout\,
	datad => \ID|register_array[31][4]~regout\,
	combout => \ID|Mux27~8_combout\);

-- Location: LCFF_X25_Y19_N15
\ID|register_array[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][4]~regout\);

-- Location: LCFF_X26_Y16_N1
\ID|register_array[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][4]~regout\);

-- Location: LCFF_X26_Y16_N19
\ID|register_array[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][4]~regout\);

-- Location: LCFF_X27_Y16_N31
\ID|register_array[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][4]~regout\);

-- Location: LCCOMB_X27_Y16_N30
\ID|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[24][4]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[16][4]~regout\,
	datac => \ID|register_array[24][4]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux27~4_combout\);

-- Location: LCCOMB_X26_Y16_N0
\ID|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux27~4_combout\ & (\ID|register_array[28][4]~regout\)) # (!\ID|Mux27~4_combout\ & ((\ID|register_array[20][4]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][4]~regout\,
	datac => \ID|register_array[20][4]~regout\,
	datad => \ID|Mux27~4_combout\,
	combout => \ID|Mux27~5_combout\);

-- Location: LCFF_X27_Y19_N1
\ID|register_array[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][4]~regout\);

-- Location: LCFF_X27_Y19_N27
\ID|register_array[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][4]~regout\);

-- Location: LCCOMB_X27_Y19_N0
\ID|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][4]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[17][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][4]~regout\,
	datad => \ID|register_array[17][4]~regout\,
	combout => \ID|Mux27~2_combout\);

-- Location: LCFF_X26_Y20_N11
\ID|register_array[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][4]~regout\);

-- Location: LCFF_X26_Y20_N13
\ID|register_array[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][4]~regout\);

-- Location: LCCOMB_X26_Y20_N10
\ID|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux27~2_combout\ & ((\ID|register_array[29][4]~regout\))) # (!\ID|Mux27~2_combout\ & (\ID|register_array[25][4]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux27~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux27~2_combout\,
	datac => \ID|register_array[25][4]~regout\,
	datad => \ID|register_array[29][4]~regout\,
	combout => \ID|Mux27~3_combout\);

-- Location: LCCOMB_X29_Y18_N0
\ID|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux27~3_combout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux27~5_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux27~5_combout\,
	datac => \ID|Mux27~3_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux27~6_combout\);

-- Location: LCCOMB_X29_Y18_N10
\ID|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux27~6_combout\ & ((\ID|Mux27~8_combout\))) # (!\ID|Mux27~6_combout\ & (\ID|Mux27~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux27~1_combout\,
	datac => \ID|Mux27~8_combout\,
	datad => \ID|Mux27~6_combout\,
	combout => \ID|Mux27~9_combout\);

-- Location: LCCOMB_X29_Y18_N28
\ID|Mux27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux27~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux27~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux27~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux27~9_combout\,
	combout => \ID|Mux27~20_combout\);

-- Location: LCCOMB_X23_Y14_N8
\EXE|Add1~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~107_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[4]~69_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\ID|Mux27~20_combout\))) # (!\EXE|Binput[4]~69_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \ID|Mux27~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[4]~69_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \ID|Mux27~20_combout\,
	combout => \EXE|Add1~107_combout\);

-- Location: LCCOMB_X24_Y14_N8
\EXE|Add1~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~137_combout\ = (\EXE|Add1~107_combout\) # ((\EXE|Add1~45_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~45_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~107_combout\,
	combout => \EXE|Add1~137_combout\);

-- Location: LCCOMB_X27_Y14_N22
\write_data_out~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~4_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(4))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \CTL|Equal1~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(4),
	datad => \EXE|Add1~137_combout\,
	combout => \write_data_out~4_combout\);

-- Location: LCCOMB_X21_Y20_N16
\ID|register_array~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~61_combout\ = (\write_data_out~4_combout\) # (\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \write_data_out~4_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array~61_combout\);

-- Location: LCFF_X21_Y20_N17
\ID|register_array[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~61_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][4]~regout\);

-- Location: LCCOMB_X21_Y19_N14
\ID|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[26][4]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[18][4]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[26][4]~regout\,
	datac => \ID|register_array[18][4]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux59~0_combout\);

-- Location: LCCOMB_X30_Y14_N24
\ID|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~1_combout\ = (\ID|Mux59~0_combout\ & ((\ID|register_array[30][4]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux59~0_combout\ & (((\ID|register_array[22][4]~regout\ & \IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][4]~regout\,
	datab => \ID|register_array[22][4]~regout\,
	datac => \ID|Mux59~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux59~1_combout\);

-- Location: LCCOMB_X30_Y14_N30
\ID|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~8_combout\ = (\ID|Mux59~7_combout\ & (((\ID|register_array[31][4]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux59~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][4]~regout\,
	datad => \ID|register_array[27][4]~regout\,
	combout => \ID|Mux59~8_combout\);

-- Location: LCCOMB_X29_Y18_N6
\ID|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~9_combout\ = (\ID|Mux59~6_combout\ & (((\ID|Mux59~8_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux59~6_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux59~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~6_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux59~1_combout\,
	datad => \ID|Mux59~8_combout\,
	combout => \ID|Mux59~9_combout\);

-- Location: LCCOMB_X29_Y18_N22
\ID|Mux59~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux59~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux59~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux59~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux59~9_combout\,
	combout => \ID|Mux59~20_combout\);

-- Location: LCCOMB_X20_Y12_N20
\EXE|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~30_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(4))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux59~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(4),
	datab => \EXE|ALU_ctl\(2),
	datac => \CTL|ALUSrc~combout\,
	datad => \ID|Mux59~20_combout\,
	combout => \EXE|Add1~30_combout\);

-- Location: LCCOMB_X24_Y14_N30
\EXE|ALU_Result[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[4]~4_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~107_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~45_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~107_combout\,
	combout => \EXE|ALU_Result[4]~4_combout\);

-- Location: LCCOMB_X24_Y14_N6
\EXE|Add1~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~136_combout\ = (\EXE|Add1~106_combout\) # ((\EXE|Add1~43_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~106_combout\,
	datab => \EXE|Add1~43_combout\,
	datac => \EXE|Mux19~1_combout\,
	combout => \EXE|Add1~136_combout\);

-- Location: LCCOMB_X27_Y14_N4
\write_data_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~3_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(3))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \CTL|Equal1~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(3),
	datad => \EXE|Add1~136_combout\,
	combout => \write_data_out~3_combout\);

-- Location: LCCOMB_X27_Y14_N28
\ID|register_array~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~64_combout\ = (\reset~combout\) # (\write_data_out~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datac => \write_data_out~3_combout\,
	combout => \ID|register_array~64_combout\);

-- Location: LCFF_X21_Y18_N15
\ID|register_array[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][3]~regout\);

-- Location: LCFF_X21_Y18_N29
\ID|register_array[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][3]~regout\);

-- Location: LCCOMB_X21_Y18_N28
\ID|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[13][3]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][3]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[12][3]~regout\,
	datac => \ID|register_array[13][3]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux28~17_combout\);

-- Location: LCFF_X29_Y14_N7
\ID|register_array[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][3]~regout\);

-- Location: LCFF_X29_Y14_N1
\ID|register_array[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][3]~regout\);

-- Location: LCCOMB_X29_Y14_N6
\ID|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux28~17_combout\ & ((\ID|register_array[15][3]~regout\))) # (!\ID|Mux28~17_combout\ & (\ID|register_array[14][3]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux28~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux28~17_combout\,
	datac => \ID|register_array[14][3]~regout\,
	datad => \ID|register_array[15][3]~regout\,
	combout => \ID|Mux28~18_combout\);

-- Location: LCFF_X27_Y11_N1
\ID|register_array[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][3]~regout\);

-- Location: LCFF_X27_Y11_N11
\ID|register_array[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][3]~regout\);

-- Location: LCCOMB_X27_Y11_N0
\ID|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~11_combout\ = (\ID|Mux28~10_combout\ & (((\ID|register_array[7][3]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux28~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][3]~regout\,
	datad => \ID|register_array[7][3]~regout\,
	combout => \ID|Mux28~11_combout\);

-- Location: LCFF_X18_Y17_N15
\ID|register_array[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][3]~regout\);

-- Location: LCFF_X18_Y17_N29
\ID|register_array[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][3]~regout\);

-- Location: LCFF_X19_Y18_N13
\ID|register_array[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][3]~regout\);

-- Location: LCFF_X19_Y18_N7
\ID|register_array[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][3]~regout\);

-- Location: LCCOMB_X19_Y18_N12
\ID|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][3]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[8][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][3]~regout\,
	datad => \ID|register_array[8][3]~regout\,
	combout => \ID|Mux28~12_combout\);

-- Location: LCCOMB_X18_Y17_N28
\ID|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux28~12_combout\ & (\ID|register_array[11][3]~regout\)) # (!\ID|Mux28~12_combout\ & ((\ID|register_array[9][3]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[11][3]~regout\,
	datac => \ID|register_array[9][3]~regout\,
	datad => \ID|Mux28~12_combout\,
	combout => \ID|Mux28~13_combout\);

-- Location: LCFF_X21_Y16_N27
\ID|register_array[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][3]~regout\);

-- Location: LCFF_X21_Y16_N1
\ID|register_array[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][3]~regout\);

-- Location: LCFF_X19_Y17_N29
\ID|register_array[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][3]~regout\);

-- Location: LCCOMB_X19_Y17_N28
\ID|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][3]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux28~14_combout\);

-- Location: LCCOMB_X21_Y16_N0
\ID|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux28~14_combout\ & (\ID|register_array[3][3]~regout\)) # (!\ID|Mux28~14_combout\ & ((\ID|register_array[1][3]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[3][3]~regout\,
	datac => \ID|register_array[1][3]~regout\,
	datad => \ID|Mux28~14_combout\,
	combout => \ID|Mux28~15_combout\);

-- Location: LCCOMB_X29_Y14_N12
\ID|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux28~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux28~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux28~13_combout\,
	datad => \ID|Mux28~15_combout\,
	combout => \ID|Mux28~16_combout\);

-- Location: LCCOMB_X29_Y14_N18
\ID|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux28~16_combout\ & (\ID|Mux28~18_combout\)) # (!\ID|Mux28~16_combout\ & ((\ID|Mux28~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux28~18_combout\,
	datac => \ID|Mux28~11_combout\,
	datad => \ID|Mux28~16_combout\,
	combout => \ID|Mux28~19_combout\);

-- Location: LCFF_X19_Y14_N23
\ID|register_array[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][3]~regout\);

-- Location: LCFF_X19_Y14_N21
\ID|register_array[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][3]~regout\);

-- Location: LCCOMB_X19_Y14_N20
\ID|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[27][3]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[19][3]~regout\,
	datac => \ID|register_array[27][3]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux28~7_combout\);

-- Location: LCFF_X19_Y13_N21
\ID|register_array[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~63_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][3]~regout\);

-- Location: LCFF_X19_Y13_N7
\ID|register_array[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][3]~regout\);

-- Location: LCCOMB_X19_Y13_N20
\ID|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux28~7_combout\ & ((\ID|register_array[31][3]~regout\))) # (!\ID|Mux28~7_combout\ & (\ID|register_array[23][3]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux28~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux28~7_combout\,
	datac => \ID|register_array[23][3]~regout\,
	datad => \ID|register_array[31][3]~regout\,
	combout => \ID|Mux28~8_combout\);

-- Location: LCFF_X22_Y13_N21
\ID|register_array[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~64_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][3]~regout\);

-- Location: LCCOMB_X22_Y13_N20
\ID|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~3_combout\ = (\ID|Mux28~2_combout\ & ((\ID|register_array[30][3]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux28~2_combout\ & (((\ID|register_array[26][3]~regout\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux28~2_combout\,
	datab => \ID|register_array[30][3]~regout\,
	datac => \ID|register_array[26][3]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux28~3_combout\);

-- Location: LCCOMB_X26_Y16_N4
\ID|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[20][3]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][3]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[20][3]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux28~4_combout\);

-- Location: LCCOMB_X29_Y13_N12
\ID|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux28~4_combout\ & (\ID|register_array[28][3]~regout\)) # (!\ID|Mux28~4_combout\ & ((\ID|register_array[24][3]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[28][3]~regout\,
	datac => \ID|register_array[24][3]~regout\,
	datad => \ID|Mux28~4_combout\,
	combout => \ID|Mux28~5_combout\);

-- Location: LCCOMB_X29_Y14_N8
\ID|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux28~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux28~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux28~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux28~5_combout\,
	combout => \ID|Mux28~6_combout\);

-- Location: LCCOMB_X27_Y18_N14
\ID|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[25][3]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|register_array[17][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[17][3]~regout\,
	datad => \ID|register_array[25][3]~regout\,
	combout => \ID|Mux28~0_combout\);

-- Location: LCFF_X27_Y14_N11
\ID|register_array[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~63_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][3]~regout\);

-- Location: LCCOMB_X27_Y18_N24
\ID|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux28~0_combout\ & (\ID|register_array[29][3]~regout\)) # (!\ID|Mux28~0_combout\ & ((\ID|register_array[21][3]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux28~0_combout\,
	datac => \ID|register_array[29][3]~regout\,
	datad => \ID|register_array[21][3]~regout\,
	combout => \ID|Mux28~1_combout\);

-- Location: LCCOMB_X29_Y14_N26
\ID|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux28~6_combout\ & (\ID|Mux28~8_combout\)) # (!\ID|Mux28~6_combout\ & ((\ID|Mux28~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux28~8_combout\,
	datac => \ID|Mux28~6_combout\,
	datad => \ID|Mux28~1_combout\,
	combout => \ID|Mux28~9_combout\);

-- Location: LCCOMB_X29_Y14_N4
\ID|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux28~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux28~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux28~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datab => \ID|Mux28~19_combout\,
	datad => \ID|Mux28~9_combout\,
	combout => \ID|Mux28~20_combout\);

-- Location: LCCOMB_X23_Y14_N6
\EXE|Add1~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~106_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[3]~68_combout\ & ((\ID|Mux28~20_combout\) # (\EXE|ALU_ctl[0]~0_combout\))) # (!\EXE|Binput[3]~68_combout\ & (\ID|Mux28~20_combout\ & \EXE|ALU_ctl[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \EXE|Binput[3]~68_combout\,
	datac => \ID|Mux28~20_combout\,
	datad => \EXE|ALU_ctl[0]~0_combout\,
	combout => \EXE|Add1~106_combout\);

-- Location: LCCOMB_X24_Y14_N12
\EXE|ALU_Result[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[3]~3_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~106_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~106_combout\,
	datad => \EXE|Add1~43_combout\,
	combout => \EXE|ALU_Result[3]~3_combout\);

-- Location: LCCOMB_X23_Y14_N4
\EXE|Add1~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~105_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[2]~67_combout\ & ((\ID|Mux29~20_combout\) # (\EXE|ALU_ctl[0]~0_combout\))) # (!\EXE|Binput[2]~67_combout\ & (\ID|Mux29~20_combout\ & \EXE|ALU_ctl[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[2]~67_combout\,
	datab => \ID|Mux29~20_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \EXE|ALU_ctl[0]~0_combout\,
	combout => \EXE|Add1~105_combout\);

-- Location: LCCOMB_X22_Y20_N28
\EXE|Add1~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~135_combout\ = (\EXE|Add1~105_combout\) # ((\EXE|Add1~41_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~41_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~105_combout\,
	combout => \EXE|Add1~135_combout\);

-- Location: LCCOMB_X22_Y20_N6
\write_data_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~2_combout\ = (\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(2))) # (!\CTL|Equal1~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(2),
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~135_combout\,
	combout => \write_data_out~2_combout\);

-- Location: LCCOMB_X21_Y20_N26
\ID|register_array~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~65_combout\ = (\write_data_out~2_combout\) # (\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \write_data_out~2_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array~65_combout\);

-- Location: LCFF_X31_Y14_N5
\ID|register_array[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][2]~regout\);

-- Location: LCCOMB_X31_Y14_N4
\ID|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[23][2]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][2]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[19][2]~regout\,
	datac => \ID|register_array[23][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux29~7_combout\);

-- Location: LCCOMB_X19_Y20_N10
\ID|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux29~7_combout\ & ((\ID|register_array[31][2]~regout\))) # (!\ID|Mux29~7_combout\ & (\ID|register_array[27][2]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux29~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux29~7_combout\,
	datac => \ID|register_array[27][2]~regout\,
	datad => \ID|register_array[31][2]~regout\,
	combout => \ID|Mux29~8_combout\);

-- Location: LCCOMB_X21_Y20_N4
\ID|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~1_combout\ = (\ID|Mux29~0_combout\ & (((\ID|register_array[30][2]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux29~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[30][2]~regout\,
	datad => \ID|register_array[22][2]~regout\,
	combout => \ID|Mux29~1_combout\);

-- Location: LCFF_X25_Y15_N1
\ID|register_array[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][2]~regout\);

-- Location: LCFF_X25_Y15_N23
\ID|register_array[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][2]~regout\);

-- Location: LCFF_X25_Y20_N5
\ID|register_array[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][2]~regout\);

-- Location: LCFF_X25_Y20_N7
\ID|register_array[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][2]~regout\);

-- Location: LCCOMB_X25_Y20_N4
\ID|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[21][2]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[17][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[21][2]~regout\,
	datad => \ID|register_array[17][2]~regout\,
	combout => \ID|Mux29~2_combout\);

-- Location: LCCOMB_X25_Y15_N22
\ID|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux29~2_combout\ & (\ID|register_array[29][2]~regout\)) # (!\ID|Mux29~2_combout\ & ((\ID|register_array[25][2]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[29][2]~regout\,
	datac => \ID|register_array[25][2]~regout\,
	datad => \ID|Mux29~2_combout\,
	combout => \ID|Mux29~3_combout\);

-- Location: LCFF_X26_Y17_N13
\ID|register_array[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][2]~regout\);

-- Location: LCFF_X26_Y17_N7
\ID|register_array[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~66_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][2]~regout\);

-- Location: LCCOMB_X26_Y17_N12
\ID|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[24][2]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[16][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[24][2]~regout\,
	datad => \ID|register_array[16][2]~regout\,
	combout => \ID|Mux29~4_combout\);

-- Location: LCCOMB_X29_Y17_N30
\ID|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~5_combout\ = (\ID|Mux29~4_combout\ & ((\ID|register_array[28][2]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux29~4_combout\ & (((\ID|register_array[20][2]~regout\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][2]~regout\,
	datab => \ID|Mux29~4_combout\,
	datac => \ID|register_array[20][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux29~5_combout\);

-- Location: LCCOMB_X21_Y20_N6
\ID|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux29~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux29~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux29~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux29~5_combout\,
	combout => \ID|Mux29~6_combout\);

-- Location: LCCOMB_X21_Y20_N24
\ID|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux29~6_combout\ & (\ID|Mux29~8_combout\)) # (!\ID|Mux29~6_combout\ & ((\ID|Mux29~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux29~8_combout\,
	datac => \ID|Mux29~1_combout\,
	datad => \ID|Mux29~6_combout\,
	combout => \ID|Mux29~9_combout\);

-- Location: LCFF_X21_Y17_N19
\ID|register_array[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][2]~regout\);

-- Location: LCFF_X21_Y17_N17
\ID|register_array[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][2]~regout\);

-- Location: LCFF_X26_Y18_N15
\ID|register_array[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][2]~regout\);

-- Location: LCFF_X26_Y18_N5
\ID|register_array[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][2]~regout\);

-- Location: LCCOMB_X26_Y18_N4
\ID|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[14][2]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[12][2]~regout\,
	datac => \ID|register_array[14][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux29~17_combout\);

-- Location: LCCOMB_X21_Y17_N16
\ID|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux29~17_combout\ & (\ID|register_array[15][2]~regout\)) # (!\ID|Mux29~17_combout\ & ((\ID|register_array[13][2]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[15][2]~regout\,
	datac => \ID|register_array[13][2]~regout\,
	datad => \ID|Mux29~17_combout\,
	combout => \ID|Mux29~18_combout\);

-- Location: LCFF_X30_Y19_N15
\ID|register_array[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][2]~regout\);

-- Location: LCFF_X30_Y19_N13
\ID|register_array[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~65_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][2]~regout\);

-- Location: LCCOMB_X30_Y19_N12
\ID|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[6][2]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][2]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[4][2]~regout\,
	datac => \ID|register_array[6][2]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux29~12_combout\);

-- Location: LCCOMB_X31_Y16_N0
\ID|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux29~12_combout\ & ((\ID|register_array[7][2]~regout\))) # (!\ID|Mux29~12_combout\ & (\ID|register_array[5][2]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux29~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux29~12_combout\,
	datac => \ID|register_array[5][2]~regout\,
	datad => \ID|register_array[7][2]~regout\,
	combout => \ID|Mux29~13_combout\);

-- Location: LCCOMB_X21_Y20_N18
\ID|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24)) # (\ID|Mux29~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux29~15_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~15_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux29~13_combout\,
	combout => \ID|Mux29~16_combout\);

-- Location: LCCOMB_X21_Y20_N28
\ID|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux29~16_combout\ & ((\ID|Mux29~18_combout\))) # (!\ID|Mux29~16_combout\ & (\ID|Mux29~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux29~11_combout\,
	datab => \ID|Mux29~18_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux29~16_combout\,
	combout => \ID|Mux29~19_combout\);

-- Location: LCCOMB_X21_Y20_N22
\ID|Mux29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux29~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux29~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \ID|Mux29~9_combout\,
	datad => \ID|Mux29~19_combout\,
	combout => \ID|Mux29~20_combout\);

-- Location: LCCOMB_X22_Y20_N26
\EXE|ALU_Result[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[2]~2_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~105_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~41_combout\,
	datad => \EXE|Add1~105_combout\,
	combout => \EXE|ALU_Result[2]~2_combout\);

-- Location: LCCOMB_X25_Y21_N26
\ID|register_array~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~70_combout\ = (\reset~combout\) # ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(0)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[0]~0_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(0),
	datac => \CTL|Equal1~1_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array~70_combout\);

-- Location: LCFF_X20_Y15_N11
\ID|register_array[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][0]~regout\);

-- Location: LCCOMB_X20_Y15_N28
\ID|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|register_array[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|register_array[1][0]~regout\,
	combout => \ID|Mux63~14_combout\);

-- Location: LCCOMB_X20_Y15_N10
\ID|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux63~14_combout\ & ((\ID|register_array[3][0]~regout\))) # (!\ID|Mux63~14_combout\ & (\ID|register_array[2][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][0]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][0]~regout\,
	datad => \ID|Mux63~14_combout\,
	combout => \ID|Mux63~15_combout\);

-- Location: LCFF_X29_Y16_N17
\ID|register_array[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][0]~regout\);

-- Location: LCCOMB_X30_Y16_N6
\ID|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[6][0]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][0]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux63~12_combout\);

-- Location: LCCOMB_X29_Y16_N16
\ID|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux63~12_combout\ & ((\ID|register_array[7][0]~regout\))) # (!\ID|Mux63~12_combout\ & (\ID|register_array[5][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[5][0]~regout\,
	datac => \ID|register_array[7][0]~regout\,
	datad => \ID|Mux63~12_combout\,
	combout => \ID|Mux63~13_combout\);

-- Location: LCCOMB_X22_Y15_N2
\ID|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux63~13_combout\) # (\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux63~15_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux63~15_combout\,
	datac => \ID|Mux63~13_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux63~16_combout\);

-- Location: LCCOMB_X15_Y16_N22
\ID|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[9][0]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[8][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][0]~regout\,
	datad => \ID|register_array[9][0]~regout\,
	combout => \ID|Mux63~10_combout\);

-- Location: LCFF_X15_Y15_N17
\ID|register_array[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~70_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][0]~regout\);

-- Location: LCCOMB_X15_Y15_N16
\ID|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~11_combout\ = (\ID|Mux63~10_combout\ & (((\ID|register_array[11][0]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux63~10_combout\ & (\ID|register_array[10][0]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][0]~regout\,
	datab => \ID|Mux63~10_combout\,
	datac => \ID|register_array[11][0]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux63~11_combout\);

-- Location: LCCOMB_X22_Y15_N4
\ID|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~19_combout\ = (\ID|Mux63~16_combout\ & ((\ID|Mux63~18_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux63~16_combout\ & (((\ID|Mux63~11_combout\ & \IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~18_combout\,
	datab => \ID|Mux63~16_combout\,
	datac => \ID|Mux63~11_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux63~19_combout\);

-- Location: LCCOMB_X22_Y15_N22
\ID|Mux63~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux63~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux63~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux63~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux63~9_combout\,
	datab => \ID|Mux63~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	combout => \ID|Mux63~20_combout\);

-- Location: LCCOMB_X23_Y20_N18
\ID|register_array~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~53_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(12)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \reset~combout\,
	datac => \EXE|ALU_Result[12]~12_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(12),
	combout => \ID|register_array~53_combout\);

-- Location: LCFF_X25_Y19_N23
\ID|register_array[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][12]~regout\);

-- Location: LCFF_X22_Y19_N13
\ID|register_array[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][12]~regout\);

-- Location: LCCOMB_X25_Y19_N22
\ID|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][12]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[18][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][12]~regout\,
	datad => \ID|register_array[18][12]~regout\,
	combout => \ID|Mux19~0_combout\);

-- Location: LCFF_X23_Y20_N5
\ID|register_array[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][12]~regout\);

-- Location: LCFF_X23_Y20_N19
\ID|register_array[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~53_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][12]~regout\);

-- Location: LCCOMB_X23_Y20_N4
\ID|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux19~0_combout\ & (\ID|register_array[30][12]~regout\)) # (!\ID|Mux19~0_combout\ & ((\ID|register_array[22][12]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux19~0_combout\,
	datac => \ID|register_array[30][12]~regout\,
	datad => \ID|register_array[22][12]~regout\,
	combout => \ID|Mux19~1_combout\);

-- Location: LCFF_X19_Y14_N9
\ID|register_array[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][12]~regout\);

-- Location: LCCOMB_X19_Y13_N18
\ID|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[23][12]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[19][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][12]~regout\,
	datad => \ID|register_array[19][12]~regout\,
	combout => \ID|Mux19~7_combout\);

-- Location: LCCOMB_X19_Y14_N8
\ID|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux19~7_combout\ & (\ID|register_array[31][12]~regout\)) # (!\ID|Mux19~7_combout\ & ((\ID|register_array[27][12]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][12]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[27][12]~regout\,
	datad => \ID|Mux19~7_combout\,
	combout => \ID|Mux19~8_combout\);

-- Location: LCCOMB_X22_Y18_N10
\ID|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~9_combout\ = (\ID|Mux19~6_combout\ & (((\ID|Mux19~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux19~6_combout\ & (\ID|Mux19~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~6_combout\,
	datab => \ID|Mux19~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux19~8_combout\,
	combout => \ID|Mux19~9_combout\);

-- Location: LCFF_X18_Y19_N23
\ID|register_array[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][12]~regout\);

-- Location: LCFF_X18_Y19_N5
\ID|register_array[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][12]~regout\);

-- Location: LCCOMB_X18_Y19_N4
\ID|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][12]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][12]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[8][12]~regout\,
	datac => \ID|register_array[9][12]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux19~10_combout\);

-- Location: LCCOMB_X18_Y20_N16
\ID|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux19~10_combout\ & ((\ID|register_array[11][12]~regout\))) # (!\ID|Mux19~10_combout\ & (\ID|register_array[10][12]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux19~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux19~10_combout\,
	datac => \ID|register_array[10][12]~regout\,
	datad => \ID|register_array[11][12]~regout\,
	combout => \ID|Mux19~11_combout\);

-- Location: LCCOMB_X21_Y18_N20
\ID|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~18_combout\ = (\ID|Mux19~17_combout\ & (((\ID|register_array[15][12]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux19~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[13][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[13][12]~regout\,
	datad => \ID|register_array[15][12]~regout\,
	combout => \ID|Mux19~18_combout\);

-- Location: LCFF_X19_Y19_N27
\ID|register_array[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][12]~regout\);

-- Location: LCFF_X20_Y19_N25
\ID|register_array[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][12]~regout\);

-- Location: LCCOMB_X20_Y19_N24
\ID|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~15_combout\ = (\ID|Mux19~14_combout\ & ((\ID|register_array[3][12]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux19~14_combout\ & (((\ID|register_array[2][12]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux19~14_combout\,
	datab => \ID|register_array[3][12]~regout\,
	datac => \ID|register_array[2][12]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux19~15_combout\);

-- Location: LCFF_X23_Y19_N9
\ID|register_array[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][12]~regout\);

-- Location: LCFF_X24_Y19_N5
\ID|register_array[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][12]~regout\);

-- Location: LCFF_X23_Y19_N27
\ID|register_array[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][12]~regout\);

-- Location: LCCOMB_X24_Y19_N4
\ID|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][12]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[4][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][12]~regout\,
	datad => \ID|register_array[4][12]~regout\,
	combout => \ID|Mux19~12_combout\);

-- Location: LCCOMB_X23_Y19_N8
\ID|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux19~12_combout\ & (\ID|register_array[7][12]~regout\)) # (!\ID|Mux19~12_combout\ & ((\ID|register_array[5][12]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][12]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][12]~regout\,
	datad => \ID|Mux19~12_combout\,
	combout => \ID|Mux19~13_combout\);

-- Location: LCCOMB_X21_Y18_N26
\ID|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux19~13_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux19~15_combout\,
	datac => \ID|Mux19~13_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux19~16_combout\);

-- Location: LCCOMB_X21_Y18_N0
\ID|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux19~16_combout\ & ((\ID|Mux19~18_combout\))) # (!\ID|Mux19~16_combout\ & (\ID|Mux19~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux19~11_combout\,
	datac => \ID|Mux19~18_combout\,
	datad => \ID|Mux19~16_combout\,
	combout => \ID|Mux19~19_combout\);

-- Location: LCCOMB_X21_Y18_N10
\ID|Mux19~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux19~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux19~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datab => \ID|Mux19~9_combout\,
	datad => \ID|Mux19~19_combout\,
	combout => \ID|Mux19~20_combout\);

-- Location: LCCOMB_X23_Y20_N22
\EXE|Add1~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~145_combout\ = (\EXE|Add1~115_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~61_combout\,
	datad => \EXE|Add1~115_combout\,
	combout => \EXE|Add1~145_combout\);

-- Location: LCCOMB_X21_Y21_N22
\EXE|Add1~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~144_combout\ = (\EXE|Add1~114_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~114_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~59_combout\,
	combout => \EXE|Add1~144_combout\);

-- Location: LCCOMB_X26_Y21_N22
\EXE|Add1~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~146_combout\ = (\EXE|Add1~116_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~63_combout\,
	datad => \EXE|Add1~116_combout\,
	combout => \EXE|Add1~146_combout\);

-- Location: LCCOMB_X21_Y12_N28
\EXE|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~2_combout\ = (!\EXE|Add1~147_combout\ & (!\EXE|Add1~145_combout\ & (!\EXE|Add1~144_combout\ & !\EXE|Add1~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~147_combout\,
	datab => \EXE|Add1~145_combout\,
	datac => \EXE|Add1~144_combout\,
	datad => \EXE|Add1~146_combout\,
	combout => \EXE|Equal0~2_combout\);

-- Location: LCFF_X22_Y13_N5
\ID|register_array[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][18]~regout\);

-- Location: LCCOMB_X22_Y13_N4
\ID|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[26][18]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[18][18]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][18]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux13~0_combout\);

-- Location: LCFF_X22_Y13_N7
\ID|register_array[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][18]~regout\);

-- Location: LCCOMB_X22_Y13_N6
\ID|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~1_combout\ = (\ID|Mux13~0_combout\ & (((\ID|register_array[30][18]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux13~0_combout\ & (\ID|register_array[22][18]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][18]~regout\,
	datab => \ID|Mux13~0_combout\,
	datac => \ID|register_array[30][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux13~1_combout\);

-- Location: LCFF_X30_Y14_N23
\ID|register_array[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][18]~regout\);

-- Location: LCFF_X30_Y14_N29
\ID|register_array[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][18]~regout\);

-- Location: LCFF_X31_Y14_N29
\ID|register_array[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][18]~regout\);

-- Location: LCFF_X31_Y14_N7
\ID|register_array[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][18]~regout\);

-- Location: LCCOMB_X31_Y14_N28
\ID|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[23][18]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[19][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][18]~regout\,
	datad => \ID|register_array[19][18]~regout\,
	combout => \ID|Mux13~7_combout\);

-- Location: LCCOMB_X30_Y14_N28
\ID|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux13~7_combout\ & (\ID|register_array[31][18]~regout\)) # (!\ID|Mux13~7_combout\ & ((\ID|register_array[27][18]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[31][18]~regout\,
	datac => \ID|register_array[27][18]~regout\,
	datad => \ID|Mux13~7_combout\,
	combout => \ID|Mux13~8_combout\);

-- Location: LCFF_X27_Y15_N21
\ID|register_array[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][18]~regout\);

-- Location: LCFF_X27_Y18_N9
\ID|register_array[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][18]~regout\);

-- Location: LCCOMB_X27_Y15_N20
\ID|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~3_combout\ = (\ID|Mux13~2_combout\ & (((\ID|register_array[29][18]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux13~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][18]~regout\,
	datad => \ID|register_array[29][18]~regout\,
	combout => \ID|Mux13~3_combout\);

-- Location: LCFF_X29_Y13_N21
\ID|register_array[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][18]~regout\);

-- Location: LCFF_X30_Y13_N31
\ID|register_array[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][18]~regout\);

-- Location: LCFF_X29_Y13_N27
\ID|register_array[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][18]~regout\);

-- Location: LCCOMB_X29_Y13_N26
\ID|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[24][18]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[16][18]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][18]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux13~4_combout\);

-- Location: LCCOMB_X30_Y13_N30
\ID|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux13~4_combout\ & (\ID|register_array[28][18]~regout\)) # (!\ID|Mux13~4_combout\ & ((\ID|register_array[20][18]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[28][18]~regout\,
	datac => \ID|register_array[20][18]~regout\,
	datad => \ID|Mux13~4_combout\,
	combout => \ID|Mux13~5_combout\);

-- Location: LCCOMB_X30_Y13_N10
\ID|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux13~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux13~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux13~5_combout\,
	combout => \ID|Mux13~6_combout\);

-- Location: LCCOMB_X30_Y13_N20
\ID|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux13~6_combout\ & ((\ID|Mux13~8_combout\))) # (!\ID|Mux13~6_combout\ & (\ID|Mux13~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux13~1_combout\,
	datac => \ID|Mux13~8_combout\,
	datad => \ID|Mux13~6_combout\,
	combout => \ID|Mux13~9_combout\);

-- Location: LCFF_X25_Y11_N29
\ID|register_array[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][18]~regout\);

-- Location: LCFF_X26_Y18_N23
\ID|register_array[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][18]~regout\);

-- Location: LCFF_X26_Y14_N17
\ID|register_array[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][18]~regout\);

-- Location: LCCOMB_X26_Y14_N16
\ID|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][18]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][18]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][18]~regout\,
	datac => \ID|register_array[14][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux13~17_combout\);

-- Location: LCCOMB_X20_Y18_N18
\ID|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux13~17_combout\ & (\ID|register_array[15][18]~regout\)) # (!\ID|Mux13~17_combout\ & ((\ID|register_array[13][18]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[15][18]~regout\,
	datac => \ID|register_array[13][18]~regout\,
	datad => \ID|Mux13~17_combout\,
	combout => \ID|Mux13~18_combout\);

-- Location: LCFF_X21_Y11_N1
\ID|register_array[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][18]~regout\);

-- Location: LCCOMB_X21_Y11_N0
\ID|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[1][18]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[1][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux13~14_combout\);

-- Location: LCFF_X20_Y19_N1
\ID|register_array[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][18]~regout\);

-- Location: LCCOMB_X20_Y19_N0
\ID|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~15_combout\ = (\ID|Mux13~14_combout\ & ((\ID|register_array[3][18]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux13~14_combout\ & (((\ID|register_array[2][18]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][18]~regout\,
	datab => \ID|Mux13~14_combout\,
	datac => \ID|register_array[2][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux13~15_combout\);

-- Location: LCFF_X26_Y11_N31
\ID|register_array[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][18]~regout\);

-- Location: LCFF_X25_Y11_N27
\ID|register_array[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][18]~regout\);

-- Location: LCCOMB_X26_Y11_N30
\ID|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~13_combout\ = (\ID|Mux13~12_combout\ & (((\ID|register_array[7][18]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(21)))) # (!\ID|Mux13~12_combout\ & (\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~12_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][18]~regout\,
	datad => \ID|register_array[7][18]~regout\,
	combout => \ID|Mux13~13_combout\);

-- Location: LCCOMB_X26_Y11_N2
\ID|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24)) # (\ID|Mux13~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux13~15_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux13~15_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux13~13_combout\,
	combout => \ID|Mux13~16_combout\);

-- Location: LCCOMB_X16_Y17_N10
\ID|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux13~16_combout\ & ((\ID|Mux13~18_combout\))) # (!\ID|Mux13~16_combout\ & (\ID|Mux13~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux13~11_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux13~18_combout\,
	datad => \ID|Mux13~16_combout\,
	combout => \ID|Mux13~19_combout\);

-- Location: LCCOMB_X30_Y13_N22
\ID|Mux13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux13~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux13~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \ID|Mux13~9_combout\,
	datad => \ID|Mux13~19_combout\,
	combout => \ID|Mux13~20_combout\);

-- Location: LCCOMB_X24_Y12_N8
\EXE|Binput[18]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[18]~83_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & (\ID|Mux45~20_combout\)))) # (!\CTL|Equal1~0_combout\ & 
-- (\ID|Mux45~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \ID|Mux45~20_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \IFE|inst_memory|auto_generated|q_a\(15),
	combout => \EXE|Binput[18]~83_combout\);

-- Location: LCCOMB_X25_Y12_N8
\EXE|Add1~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~121_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\ & ((\ID|Mux13~20_combout\) # (\EXE|Binput[18]~83_combout\))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\ID|Mux13~20_combout\ & \EXE|Binput[18]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \ID|Mux13~20_combout\,
	datad => \EXE|Binput[18]~83_combout\,
	combout => \EXE|Add1~121_combout\);

-- Location: LCCOMB_X27_Y20_N10
\EXE|ALU_Result[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[18]~18_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~121_combout\) # ((\EXE|Add1~73_combout\ & \EXE|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~73_combout\,
	datab => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~121_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \EXE|ALU_Result[18]~18_combout\);

-- Location: LCFF_X16_Y17_N9
\ID|register_array[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][20]~regout\);

-- Location: LCFF_X18_Y17_N21
\ID|register_array[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][20]~regout\);

-- Location: LCCOMB_X18_Y17_N20
\ID|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][20]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][20]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[8][20]~regout\,
	datac => \ID|register_array[9][20]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux11~10_combout\);

-- Location: LCFF_X16_Y17_N15
\ID|register_array[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][20]~regout\);

-- Location: LCFF_X18_Y17_N23
\ID|register_array[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][20]~regout\);

-- Location: LCCOMB_X16_Y17_N14
\ID|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux11~10_combout\ & ((\ID|register_array[11][20]~regout\))) # (!\ID|Mux11~10_combout\ & (\ID|register_array[10][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux11~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux11~10_combout\,
	datac => \ID|register_array[10][20]~regout\,
	datad => \ID|register_array[11][20]~regout\,
	combout => \ID|Mux11~11_combout\);

-- Location: LCFF_X25_Y14_N5
\ID|register_array[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][20]~regout\);

-- Location: LCFF_X26_Y14_N21
\ID|register_array[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][20]~regout\);

-- Location: LCCOMB_X26_Y14_N20
\ID|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][20]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][20]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][20]~regout\,
	datac => \ID|register_array[14][20]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux11~17_combout\);

-- Location: LCFF_X25_Y14_N19
\ID|register_array[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][20]~regout\);

-- Location: LCFF_X29_Y14_N29
\ID|register_array[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][20]~regout\);

-- Location: LCCOMB_X25_Y14_N18
\ID|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux11~17_combout\ & ((\ID|register_array[15][20]~regout\))) # (!\ID|Mux11~17_combout\ & (\ID|register_array[13][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux11~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux11~17_combout\,
	datac => \ID|register_array[13][20]~regout\,
	datad => \ID|register_array[15][20]~regout\,
	combout => \ID|Mux11~18_combout\);

-- Location: LCCOMB_X24_Y13_N30
\ID|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~19_combout\ = (\ID|Mux11~16_combout\ & (((\ID|Mux11~18_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux11~16_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux11~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~16_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux11~11_combout\,
	datad => \ID|Mux11~18_combout\,
	combout => \ID|Mux11~19_combout\);

-- Location: LCFF_X19_Y13_N23
\ID|register_array[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][20]~regout\);

-- Location: LCFF_X18_Y13_N3
\ID|register_array[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][20]~regout\);

-- Location: LCCOMB_X19_Y13_N22
\ID|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[23][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[19][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][20]~regout\,
	datad => \ID|register_array[19][20]~regout\,
	combout => \ID|Mux11~7_combout\);

-- Location: LCFF_X18_Y13_N17
\ID|register_array[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][20]~regout\);

-- Location: LCCOMB_X18_Y13_N16
\ID|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~8_combout\ = (\ID|Mux11~7_combout\ & ((\ID|register_array[31][20]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux11~7_combout\ & (((\ID|register_array[27][20]~regout\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][20]~regout\,
	datab => \ID|Mux11~7_combout\,
	datac => \ID|register_array[27][20]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux11~8_combout\);

-- Location: LCFF_X24_Y16_N27
\ID|register_array[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~45_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][20]~regout\);

-- Location: LCFF_X24_Y13_N23
\ID|register_array[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][20]~regout\);

-- Location: LCFF_X24_Y13_N13
\ID|register_array[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][20]~regout\);

-- Location: LCCOMB_X24_Y13_N12
\ID|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[26][20]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[18][20]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][20]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][20]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux11~0_combout\);

-- Location: LCCOMB_X24_Y13_N22
\ID|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux11~0_combout\ & ((\ID|register_array[30][20]~regout\))) # (!\ID|Mux11~0_combout\ & (\ID|register_array[22][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[22][20]~regout\,
	datac => \ID|register_array[30][20]~regout\,
	datad => \ID|Mux11~0_combout\,
	combout => \ID|Mux11~1_combout\);

-- Location: LCCOMB_X24_Y13_N26
\ID|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~9_combout\ = (\ID|Mux11~6_combout\ & ((\ID|Mux11~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux11~6_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(22) & \ID|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~6_combout\,
	datab => \ID|Mux11~8_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux11~1_combout\,
	combout => \ID|Mux11~9_combout\);

-- Location: LCCOMB_X24_Y13_N8
\ID|Mux11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux11~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux11~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datab => \ID|Mux11~19_combout\,
	datad => \ID|Mux11~9_combout\,
	combout => \ID|Mux11~20_combout\);

-- Location: LCCOMB_X24_Y12_N12
\EXE|Binput[20]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[20]~85_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux43~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux43~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \ID|Mux43~20_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[20]~85_combout\);

-- Location: LCCOMB_X25_Y12_N4
\EXE|Add1~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~123_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\ & ((\ID|Mux11~20_combout\) # (\EXE|Binput[20]~85_combout\))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\ID|Mux11~20_combout\ & \EXE|Binput[20]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \ID|Mux11~20_combout\,
	datad => \EXE|Binput[20]~85_combout\,
	combout => \EXE|Add1~123_combout\);

-- Location: LCCOMB_X22_Y12_N30
\EXE|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~14_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux43~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \ID|Mux43~20_combout\,
	combout => \EXE|Add1~14_combout\);

-- Location: LCFF_X18_Y17_N19
\ID|register_array[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][19]~regout\);

-- Location: LCFF_X18_Y17_N1
\ID|register_array[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][19]~regout\);

-- Location: LCFF_X16_Y17_N3
\ID|register_array[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][19]~regout\);

-- Location: LCFF_X16_Y17_N21
\ID|register_array[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][19]~regout\);

-- Location: LCCOMB_X16_Y17_N2
\ID|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[10][19]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[8][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][19]~regout\,
	datad => \ID|register_array[8][19]~regout\,
	combout => \ID|Mux12~12_combout\);

-- Location: LCCOMB_X18_Y17_N0
\ID|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux12~12_combout\ & (\ID|register_array[11][19]~regout\)) # (!\ID|Mux12~12_combout\ & ((\ID|register_array[9][19]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[11][19]~regout\,
	datac => \ID|register_array[9][19]~regout\,
	datad => \ID|Mux12~12_combout\,
	combout => \ID|Mux12~13_combout\);

-- Location: LCFF_X16_Y15_N17
\ID|register_array[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][19]~regout\);

-- Location: LCCOMB_X16_Y15_N16
\ID|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][19]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux12~14_combout\);

-- Location: LCFF_X19_Y15_N5
\ID|register_array[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][19]~regout\);

-- Location: LCFF_X18_Y15_N27
\ID|register_array[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][19]~regout\);

-- Location: LCCOMB_X19_Y15_N4
\ID|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux12~14_combout\ & ((\ID|register_array[3][19]~regout\))) # (!\ID|Mux12~14_combout\ & (\ID|register_array[1][19]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux12~14_combout\,
	datac => \ID|register_array[1][19]~regout\,
	datad => \ID|register_array[3][19]~regout\,
	combout => \ID|Mux12~15_combout\);

-- Location: LCCOMB_X26_Y18_N16
\ID|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux12~13_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- \ID|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux12~13_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \ID|Mux12~15_combout\,
	combout => \ID|Mux12~16_combout\);

-- Location: LCFF_X22_Y18_N13
\ID|register_array[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][19]~regout\);

-- Location: LCCOMB_X22_Y18_N12
\ID|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][19]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][19]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][19]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux12~17_combout\);

-- Location: LCFF_X26_Y18_N27
\ID|register_array[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][19]~regout\);

-- Location: LCFF_X25_Y18_N9
\ID|register_array[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][19]~regout\);

-- Location: LCCOMB_X26_Y18_N26
\ID|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux12~17_combout\ & ((\ID|register_array[15][19]~regout\))) # (!\ID|Mux12~17_combout\ & (\ID|register_array[14][19]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux12~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux12~17_combout\,
	datac => \ID|register_array[14][19]~regout\,
	datad => \ID|register_array[15][19]~regout\,
	combout => \ID|Mux12~18_combout\);

-- Location: LCFF_X27_Y11_N9
\ID|register_array[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][19]~regout\);

-- Location: LCFF_X27_Y11_N27
\ID|register_array[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][19]~regout\);

-- Location: LCCOMB_X27_Y11_N8
\ID|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~11_combout\ = (\ID|Mux12~10_combout\ & (((\ID|register_array[7][19]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux12~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][19]~regout\,
	datad => \ID|register_array[7][19]~regout\,
	combout => \ID|Mux12~11_combout\);

-- Location: LCCOMB_X30_Y15_N8
\ID|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux12~16_combout\ & (\ID|Mux12~18_combout\)) # (!\ID|Mux12~16_combout\ & ((\ID|Mux12~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux12~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux12~16_combout\,
	datac => \ID|Mux12~18_combout\,
	datad => \ID|Mux12~11_combout\,
	combout => \ID|Mux12~19_combout\);

-- Location: LCFF_X30_Y14_N27
\ID|register_array[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][19]~regout\);

-- Location: LCFF_X31_Y14_N25
\ID|register_array[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][19]~regout\);

-- Location: LCFF_X31_Y14_N11
\ID|register_array[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][19]~regout\);

-- Location: LCCOMB_X30_Y14_N16
\ID|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|register_array[27][19]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- ((\ID|register_array[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[27][19]~regout\,
	datad => \ID|register_array[19][19]~regout\,
	combout => \ID|Mux12~7_combout\);

-- Location: LCCOMB_X31_Y14_N24
\ID|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux12~7_combout\ & (\ID|register_array[31][19]~regout\)) # (!\ID|Mux12~7_combout\ & ((\ID|register_array[23][19]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[31][19]~regout\,
	datac => \ID|register_array[23][19]~regout\,
	datad => \ID|Mux12~7_combout\,
	combout => \ID|Mux12~8_combout\);

-- Location: LCFF_X29_Y13_N7
\ID|register_array[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][19]~regout\);

-- Location: LCFF_X30_Y13_N5
\ID|register_array[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][19]~regout\);

-- Location: LCFF_X30_Y13_N19
\ID|register_array[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][19]~regout\);

-- Location: LCCOMB_X30_Y13_N18
\ID|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[20][19]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[16][19]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[16][19]~regout\,
	datac => \ID|register_array[20][19]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux12~4_combout\);

-- Location: LCCOMB_X29_Y13_N6
\ID|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux12~4_combout\ & (\ID|register_array[28][19]~regout\)) # (!\ID|Mux12~4_combout\ & ((\ID|register_array[24][19]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][19]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][19]~regout\,
	datad => \ID|Mux12~4_combout\,
	combout => \ID|Mux12~5_combout\);

-- Location: LCCOMB_X30_Y15_N28
\ID|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux12~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux12~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux12~5_combout\,
	combout => \ID|Mux12~6_combout\);

-- Location: LCCOMB_X30_Y15_N30
\ID|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux12~6_combout\ & ((\ID|Mux12~8_combout\))) # (!\ID|Mux12~6_combout\ & (\ID|Mux12~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux12~1_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux12~8_combout\,
	datad => \ID|Mux12~6_combout\,
	combout => \ID|Mux12~9_combout\);

-- Location: LCCOMB_X30_Y15_N18
\ID|Mux12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux12~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux12~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux12~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux12~9_combout\,
	combout => \ID|Mux12~20_combout\);

-- Location: LCFF_X22_Y18_N15
\ID|register_array[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][17]~regout\);

-- Location: LCCOMB_X22_Y18_N14
\ID|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][17]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][17]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux14~17_combout\);

-- Location: LCCOMB_X26_Y18_N0
\ID|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux14~17_combout\ & (\ID|register_array[15][17]~regout\)) # (!\ID|Mux14~17_combout\ & ((\ID|register_array[14][17]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[15][17]~regout\,
	datac => \ID|register_array[14][17]~regout\,
	datad => \ID|Mux14~17_combout\,
	combout => \ID|Mux14~18_combout\);

-- Location: LCFF_X16_Y15_N21
\ID|register_array[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][17]~regout\);

-- Location: LCCOMB_X16_Y15_N20
\ID|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux14~14_combout\);

-- Location: LCCOMB_X21_Y11_N30
\ID|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~15_combout\ = (\ID|Mux14~14_combout\ & ((\ID|register_array[3][17]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux14~14_combout\ & (((\ID|register_array[1][17]~regout\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][17]~regout\,
	datab => \ID|Mux14~14_combout\,
	datac => \ID|register_array[1][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux14~15_combout\);

-- Location: LCCOMB_X21_Y11_N18
\ID|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux14~13_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- \ID|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~13_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \ID|Mux14~15_combout\,
	combout => \ID|Mux14~16_combout\);

-- Location: LCCOMB_X26_Y18_N12
\ID|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux14~16_combout\ & ((\ID|Mux14~18_combout\))) # (!\ID|Mux14~16_combout\ & (\ID|Mux14~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~11_combout\,
	datab => \ID|Mux14~18_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \ID|Mux14~16_combout\,
	combout => \ID|Mux14~19_combout\);

-- Location: LCFF_X22_Y13_N17
\ID|register_array[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][17]~regout\);

-- Location: LCFF_X22_Y17_N27
\ID|register_array[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][17]~regout\);

-- Location: LCFF_X22_Y17_N13
\ID|register_array[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][17]~regout\);

-- Location: LCCOMB_X22_Y17_N26
\ID|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[22][17]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[18][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][17]~regout\,
	datad => \ID|register_array[18][17]~regout\,
	combout => \ID|Mux14~2_combout\);

-- Location: LCCOMB_X22_Y13_N16
\ID|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux14~2_combout\ & (\ID|register_array[30][17]~regout\)) # (!\ID|Mux14~2_combout\ & ((\ID|register_array[26][17]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][17]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][17]~regout\,
	datad => \ID|Mux14~2_combout\,
	combout => \ID|Mux14~3_combout\);

-- Location: LCFF_X29_Y13_N31
\ID|register_array[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][17]~regout\);

-- Location: LCFF_X30_Y13_N3
\ID|register_array[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][17]~regout\);

-- Location: LCFF_X30_Y13_N9
\ID|register_array[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][17]~regout\);

-- Location: LCCOMB_X30_Y13_N8
\ID|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[20][17]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[16][17]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[16][17]~regout\,
	datac => \ID|register_array[20][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux14~4_combout\);

-- Location: LCCOMB_X29_Y13_N30
\ID|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux14~4_combout\ & (\ID|register_array[28][17]~regout\)) # (!\ID|Mux14~4_combout\ & ((\ID|register_array[24][17]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][17]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][17]~regout\,
	datad => \ID|Mux14~4_combout\,
	combout => \ID|Mux14~5_combout\);

-- Location: LCCOMB_X26_Y14_N26
\ID|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux14~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux14~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux14~5_combout\,
	combout => \ID|Mux14~6_combout\);

-- Location: LCCOMB_X27_Y19_N18
\ID|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~1_combout\ = (\ID|Mux14~0_combout\ & (((\ID|register_array[29][17]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux14~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[21][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[21][17]~regout\,
	datad => \ID|register_array[29][17]~regout\,
	combout => \ID|Mux14~1_combout\);

-- Location: LCFF_X31_Y14_N9
\ID|register_array[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][17]~regout\);

-- Location: LCCOMB_X31_Y14_N8
\ID|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~8_combout\ = (\ID|Mux14~7_combout\ & ((\ID|register_array[31][17]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux14~7_combout\ & (((\ID|register_array[23][17]~regout\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux14~7_combout\,
	datab => \ID|register_array[31][17]~regout\,
	datac => \ID|register_array[23][17]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux14~8_combout\);

-- Location: LCCOMB_X26_Y14_N28
\ID|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux14~6_combout\ & ((\ID|Mux14~8_combout\))) # (!\ID|Mux14~6_combout\ & (\ID|Mux14~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux14~6_combout\,
	datac => \ID|Mux14~1_combout\,
	datad => \ID|Mux14~8_combout\,
	combout => \ID|Mux14~9_combout\);

-- Location: LCCOMB_X26_Y14_N14
\ID|Mux14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux14~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux14~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux14~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux14~9_combout\,
	combout => \ID|Mux14~20_combout\);

-- Location: LCCOMB_X23_Y13_N20
\EXE|Add1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~71_combout\ = ((\EXE|Add1~17_combout\ $ (\ID|Mux14~20_combout\ $ (!\EXE|Add1~70\)))) # (GND)
-- \EXE|Add1~72\ = CARRY((\EXE|Add1~17_combout\ & ((\ID|Mux14~20_combout\) # (!\EXE|Add1~70\))) # (!\EXE|Add1~17_combout\ & (\ID|Mux14~20_combout\ & !\EXE|Add1~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~17_combout\,
	datab => \ID|Mux14~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~70\,
	combout => \EXE|Add1~71_combout\,
	cout => \EXE|Add1~72\);

-- Location: LCCOMB_X23_Y13_N24
\EXE|Add1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~75_combout\ = ((\EXE|Add1~15_combout\ $ (\ID|Mux12~20_combout\ $ (!\EXE|Add1~74\)))) # (GND)
-- \EXE|Add1~76\ = CARRY((\EXE|Add1~15_combout\ & ((\ID|Mux12~20_combout\) # (!\EXE|Add1~74\))) # (!\EXE|Add1~15_combout\ & (\ID|Mux12~20_combout\ & !\EXE|Add1~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~15_combout\,
	datab => \ID|Mux12~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~74\,
	combout => \EXE|Add1~75_combout\,
	cout => \EXE|Add1~76\);

-- Location: LCCOMB_X23_Y13_N26
\EXE|Add1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~77_combout\ = (\ID|Mux11~20_combout\ & ((\EXE|Add1~14_combout\ & (\EXE|Add1~76\ & VCC)) # (!\EXE|Add1~14_combout\ & (!\EXE|Add1~76\)))) # (!\ID|Mux11~20_combout\ & ((\EXE|Add1~14_combout\ & (!\EXE|Add1~76\)) # (!\EXE|Add1~14_combout\ & 
-- ((\EXE|Add1~76\) # (GND)))))
-- \EXE|Add1~78\ = CARRY((\ID|Mux11~20_combout\ & (!\EXE|Add1~14_combout\ & !\EXE|Add1~76\)) # (!\ID|Mux11~20_combout\ & ((!\EXE|Add1~76\) # (!\EXE|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux11~20_combout\,
	datab => \EXE|Add1~14_combout\,
	datad => VCC,
	cin => \EXE|Add1~76\,
	combout => \EXE|Add1~77_combout\,
	cout => \EXE|Add1~78\);

-- Location: LCCOMB_X27_Y12_N4
\EXE|ALU_Result[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[20]~20_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~123_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~123_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~77_combout\,
	combout => \EXE|ALU_Result[20]~20_combout\);

-- Location: LCFF_X16_Y15_N31
\ID|register_array[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][21]~regout\);

-- Location: LCCOMB_X16_Y15_N30
\ID|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][21]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux10~14_combout\);

-- Location: LCFF_X19_Y15_N3
\ID|register_array[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][21]~regout\);

-- Location: LCFF_X18_Y15_N5
\ID|register_array[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][21]~regout\);

-- Location: LCCOMB_X19_Y15_N2
\ID|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux10~14_combout\ & ((\ID|register_array[3][21]~regout\))) # (!\ID|Mux10~14_combout\ & (\ID|register_array[1][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux10~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux10~14_combout\,
	datac => \ID|register_array[1][21]~regout\,
	datad => \ID|register_array[3][21]~regout\,
	combout => \ID|Mux10~15_combout\);

-- Location: LCFF_X16_Y17_N27
\ID|register_array[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][21]~regout\);

-- Location: LCFF_X16_Y17_N5
\ID|register_array[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][21]~regout\);

-- Location: LCCOMB_X16_Y17_N26
\ID|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[10][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][21]~regout\,
	datad => \ID|register_array[8][21]~regout\,
	combout => \ID|Mux10~12_combout\);

-- Location: LCFF_X18_Y17_N25
\ID|register_array[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][21]~regout\);

-- Location: LCFF_X18_Y17_N11
\ID|register_array[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][21]~regout\);

-- Location: LCCOMB_X18_Y17_N24
\ID|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux10~12_combout\ & ((\ID|register_array[11][21]~regout\))) # (!\ID|Mux10~12_combout\ & (\ID|register_array[9][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux10~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux10~12_combout\,
	datac => \ID|register_array[9][21]~regout\,
	datad => \ID|register_array[11][21]~regout\,
	combout => \ID|Mux10~13_combout\);

-- Location: LCCOMB_X26_Y12_N22
\ID|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux10~13_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux10~15_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux10~13_combout\,
	combout => \ID|Mux10~16_combout\);

-- Location: LCFF_X26_Y11_N27
\ID|register_array[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][21]~regout\);

-- Location: LCFF_X26_Y11_N29
\ID|register_array[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][21]~regout\);

-- Location: LCCOMB_X26_Y11_N26
\ID|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\IFE|inst_memory|auto_generated|q_a\(21))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[5][21]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[4][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[5][21]~regout\,
	datad => \ID|register_array[4][21]~regout\,
	combout => \ID|Mux10~10_combout\);

-- Location: LCFF_X26_Y12_N5
\ID|register_array[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][21]~regout\);

-- Location: LCFF_X27_Y11_N21
\ID|register_array[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][21]~regout\);

-- Location: LCCOMB_X26_Y12_N4
\ID|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux10~10_combout\ & ((\ID|register_array[7][21]~regout\))) # (!\ID|Mux10~10_combout\ & (\ID|register_array[6][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux10~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux10~10_combout\,
	datac => \ID|register_array[6][21]~regout\,
	datad => \ID|register_array[7][21]~regout\,
	combout => \ID|Mux10~11_combout\);

-- Location: LCFF_X25_Y14_N1
\ID|register_array[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][21]~regout\);

-- Location: LCFF_X25_Y14_N31
\ID|register_array[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][21]~regout\);

-- Location: LCCOMB_X25_Y14_N30
\ID|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][21]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][21]~regout\,
	datac => \ID|register_array[13][21]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux10~17_combout\);

-- Location: LCFF_X26_Y12_N1
\ID|register_array[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][21]~regout\);

-- Location: LCFF_X29_Y14_N11
\ID|register_array[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][21]~regout\);

-- Location: LCCOMB_X26_Y12_N0
\ID|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux10~17_combout\ & ((\ID|register_array[15][21]~regout\))) # (!\ID|Mux10~17_combout\ & (\ID|register_array[14][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux10~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux10~17_combout\,
	datac => \ID|register_array[14][21]~regout\,
	datad => \ID|register_array[15][21]~regout\,
	combout => \ID|Mux10~18_combout\);

-- Location: LCCOMB_X26_Y12_N18
\ID|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux10~16_combout\ & ((\ID|Mux10~18_combout\))) # (!\ID|Mux10~16_combout\ & (\ID|Mux10~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux10~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux10~16_combout\,
	datac => \ID|Mux10~11_combout\,
	datad => \ID|Mux10~18_combout\,
	combout => \ID|Mux10~19_combout\);

-- Location: LCFF_X20_Y13_N25
\ID|register_array[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][21]~regout\);

-- Location: LCCOMB_X20_Y13_N24
\ID|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][21]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][21]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][21]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux10~2_combout\);

-- Location: LCFF_X21_Y13_N15
\ID|register_array[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][21]~regout\);

-- Location: LCFF_X22_Y13_N19
\ID|register_array[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][21]~regout\);

-- Location: LCCOMB_X21_Y13_N14
\ID|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux10~2_combout\ & ((\ID|register_array[30][21]~regout\))) # (!\ID|Mux10~2_combout\ & (\ID|register_array[26][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux10~2_combout\,
	datac => \ID|register_array[26][21]~regout\,
	datad => \ID|register_array[30][21]~regout\,
	combout => \ID|Mux10~3_combout\);

-- Location: LCFF_X29_Y15_N13
\ID|register_array[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][21]~regout\);

-- Location: LCFF_X27_Y16_N19
\ID|register_array[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][21]~regout\);

-- Location: LCFF_X29_Y15_N19
\ID|register_array[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][21]~regout\);

-- Location: LCFF_X30_Y13_N13
\ID|register_array[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][21]~regout\);

-- Location: LCCOMB_X29_Y15_N18
\ID|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[20][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[20][21]~regout\,
	datad => \ID|register_array[16][21]~regout\,
	combout => \ID|Mux10~4_combout\);

-- Location: LCCOMB_X27_Y16_N18
\ID|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux10~4_combout\ & (\ID|register_array[28][21]~regout\)) # (!\ID|Mux10~4_combout\ & ((\ID|register_array[24][21]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[28][21]~regout\,
	datac => \ID|register_array[24][21]~regout\,
	datad => \ID|Mux10~4_combout\,
	combout => \ID|Mux10~5_combout\);

-- Location: LCCOMB_X26_Y12_N24
\ID|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|Mux10~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux10~3_combout\,
	datad => \ID|Mux10~5_combout\,
	combout => \ID|Mux10~6_combout\);

-- Location: LCFF_X27_Y15_N1
\ID|register_array[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][21]~regout\);

-- Location: LCCOMB_X27_Y15_N0
\ID|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][21]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[17][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][21]~regout\,
	datad => \ID|register_array[17][21]~regout\,
	combout => \ID|Mux10~0_combout\);

-- Location: LCFF_X27_Y12_N19
\ID|register_array[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][21]~regout\);

-- Location: LCCOMB_X27_Y12_N18
\ID|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~1_combout\ = (\ID|Mux10~0_combout\ & (((\ID|register_array[29][21]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux10~0_combout\ & (\ID|register_array[21][21]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][21]~regout\,
	datab => \ID|Mux10~0_combout\,
	datac => \ID|register_array[29][21]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux10~1_combout\);

-- Location: LCCOMB_X26_Y12_N26
\ID|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux10~6_combout\ & (\ID|Mux10~8_combout\)) # (!\ID|Mux10~6_combout\ & ((\ID|Mux10~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux10~8_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux10~6_combout\,
	datad => \ID|Mux10~1_combout\,
	combout => \ID|Mux10~9_combout\);

-- Location: LCCOMB_X26_Y12_N28
\ID|Mux10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux10~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux10~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux10~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux10~9_combout\,
	combout => \ID|Mux10~20_combout\);

-- Location: LCCOMB_X23_Y13_N28
\EXE|Add1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~79_combout\ = ((\EXE|Add1~13_combout\ $ (\ID|Mux10~20_combout\ $ (!\EXE|Add1~78\)))) # (GND)
-- \EXE|Add1~80\ = CARRY((\EXE|Add1~13_combout\ & ((\ID|Mux10~20_combout\) # (!\EXE|Add1~78\))) # (!\EXE|Add1~13_combout\ & (\ID|Mux10~20_combout\ & !\EXE|Add1~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~13_combout\,
	datab => \ID|Mux10~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~78\,
	combout => \EXE|Add1~79_combout\,
	cout => \EXE|Add1~80\);

-- Location: LCCOMB_X26_Y12_N6
\EXE|Add1~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~124_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[21]~86_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\ID|Mux10~20_combout\))) # (!\EXE|Binput[21]~86_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \ID|Mux10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[21]~86_combout\,
	datab => \EXE|Add1~1_combout\,
	datac => \EXE|ALU_ctl[0]~0_combout\,
	datad => \ID|Mux10~20_combout\,
	combout => \EXE|Add1~124_combout\);

-- Location: LCCOMB_X26_Y12_N16
\EXE|ALU_Result[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[21]~21_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~124_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~79_combout\,
	datad => \EXE|Add1~124_combout\,
	combout => \EXE|ALU_Result[21]~21_combout\);

-- Location: LCFF_X29_Y17_N25
\ID|register_array[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][24]~regout\);

-- Location: LCFF_X30_Y17_N9
\ID|register_array[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][24]~regout\);

-- Location: LCFF_X30_Y17_N11
\ID|register_array[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][24]~regout\);

-- Location: LCCOMB_X30_Y17_N8
\ID|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][24]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[16][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][24]~regout\,
	datad => \ID|register_array[16][24]~regout\,
	combout => \ID|Mux7~4_combout\);

-- Location: LCCOMB_X29_Y17_N24
\ID|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux7~4_combout\ & (\ID|register_array[28][24]~regout\)) # (!\ID|Mux7~4_combout\ & ((\ID|register_array[20][24]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][24]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][24]~regout\,
	datad => \ID|Mux7~4_combout\,
	combout => \ID|Mux7~5_combout\);

-- Location: LCCOMB_X21_Y15_N30
\ID|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux7~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux7~5_combout\ & !\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux7~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux7~6_combout\);

-- Location: LCFF_X25_Y13_N31
\ID|register_array[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][24]~regout\);

-- Location: LCFF_X21_Y13_N5
\ID|register_array[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][24]~regout\);

-- Location: LCFF_X21_Y13_N27
\ID|register_array[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][24]~regout\);

-- Location: LCCOMB_X21_Y13_N26
\ID|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[26][24]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[18][24]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[18][24]~regout\,
	datac => \ID|register_array[26][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux7~0_combout\);

-- Location: LCCOMB_X25_Y13_N30
\ID|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux7~0_combout\ & ((\ID|register_array[30][24]~regout\))) # (!\ID|Mux7~0_combout\ & (\ID|register_array[22][24]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][24]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[30][24]~regout\,
	datad => \ID|Mux7~0_combout\,
	combout => \ID|Mux7~1_combout\);

-- Location: LCCOMB_X21_Y15_N0
\ID|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~9_combout\ = (\ID|Mux7~6_combout\ & ((\ID|Mux7~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux7~6_combout\ & (((\ID|Mux7~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~8_combout\,
	datab => \ID|Mux7~6_combout\,
	datac => \ID|Mux7~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux7~9_combout\);

-- Location: LCCOMB_X21_Y15_N6
\ID|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux7~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux7~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux7~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux7~9_combout\,
	combout => \ID|Mux7~20_combout\);

-- Location: LCCOMB_X22_Y12_N8
\EXE|Add1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~11_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux40~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \EXE|ALU_ctl\(2),
	datac => \ID|Mux40~20_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~11_combout\);

-- Location: LCCOMB_X22_Y12_N18
\EXE|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~12_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux41~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \EXE|ALU_ctl\(2),
	datac => \ID|Mux41~20_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~12_combout\);

-- Location: LCCOMB_X23_Y13_N30
\EXE|Add1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~81_combout\ = (\ID|Mux9~20_combout\ & ((\EXE|Add1~12_combout\ & (\EXE|Add1~80\ & VCC)) # (!\EXE|Add1~12_combout\ & (!\EXE|Add1~80\)))) # (!\ID|Mux9~20_combout\ & ((\EXE|Add1~12_combout\ & (!\EXE|Add1~80\)) # (!\EXE|Add1~12_combout\ & 
-- ((\EXE|Add1~80\) # (GND)))))
-- \EXE|Add1~82\ = CARRY((\ID|Mux9~20_combout\ & (!\EXE|Add1~12_combout\ & !\EXE|Add1~80\)) # (!\ID|Mux9~20_combout\ & ((!\EXE|Add1~80\) # (!\EXE|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~20_combout\,
	datab => \EXE|Add1~12_combout\,
	datad => VCC,
	cin => \EXE|Add1~80\,
	combout => \EXE|Add1~81_combout\,
	cout => \EXE|Add1~82\);

-- Location: LCCOMB_X23_Y12_N0
\EXE|Add1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~83_combout\ = ((\ID|Mux8~20_combout\ $ (\EXE|Add1~11_combout\ $ (!\EXE|Add1~82\)))) # (GND)
-- \EXE|Add1~84\ = CARRY((\ID|Mux8~20_combout\ & ((\EXE|Add1~11_combout\) # (!\EXE|Add1~82\))) # (!\ID|Mux8~20_combout\ & (\EXE|Add1~11_combout\ & !\EXE|Add1~82\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~20_combout\,
	datab => \EXE|Add1~11_combout\,
	datad => VCC,
	cin => \EXE|Add1~82\,
	combout => \EXE|Add1~83_combout\,
	cout => \EXE|Add1~84\);

-- Location: LCCOMB_X23_Y12_N2
\EXE|Add1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~85_combout\ = (\EXE|Add1~10_combout\ & ((\ID|Mux7~20_combout\ & (\EXE|Add1~84\ & VCC)) # (!\ID|Mux7~20_combout\ & (!\EXE|Add1~84\)))) # (!\EXE|Add1~10_combout\ & ((\ID|Mux7~20_combout\ & (!\EXE|Add1~84\)) # (!\ID|Mux7~20_combout\ & 
-- ((\EXE|Add1~84\) # (GND)))))
-- \EXE|Add1~86\ = CARRY((\EXE|Add1~10_combout\ & (!\ID|Mux7~20_combout\ & !\EXE|Add1~84\)) # (!\EXE|Add1~10_combout\ & ((!\EXE|Add1~84\) # (!\ID|Mux7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~10_combout\,
	datab => \ID|Mux7~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~84\,
	combout => \EXE|Add1~85_combout\,
	cout => \EXE|Add1~86\);

-- Location: LCCOMB_X24_Y12_N4
\EXE|Binput[24]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[24]~89_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & (\ID|Mux39~20_combout\)))) # (!\CTL|Equal1~0_combout\ & 
-- (\ID|Mux39~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~20_combout\,
	datab => \CTL|Equal1~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \IFE|inst_memory|auto_generated|q_a\(15),
	combout => \EXE|Binput[24]~89_combout\);

-- Location: LCCOMB_X23_Y12_N26
\EXE|Add1~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~127_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\ & ((\ID|Mux7~20_combout\) # (\EXE|Binput[24]~89_combout\))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\ID|Mux7~20_combout\ & \EXE|Binput[24]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~0_combout\,
	datab => \ID|Mux7~20_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \EXE|Binput[24]~89_combout\,
	combout => \EXE|Add1~127_combout\);

-- Location: LCCOMB_X26_Y12_N2
\EXE|ALU_Result[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[24]~24_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~127_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~85_combout\,
	datad => \EXE|Add1~127_combout\,
	combout => \EXE|ALU_Result[24]~24_combout\);

-- Location: LCFF_X16_Y13_N31
\ID|register_array[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][30]~regout\);

-- Location: LCFF_X16_Y13_N21
\ID|register_array[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][30]~regout\);

-- Location: LCCOMB_X16_Y13_N20
\ID|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[23][30]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[19][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[19][30]~regout\,
	datac => \ID|register_array[23][30]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux1~7_combout\);

-- Location: LCFF_X25_Y17_N11
\ID|register_array[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][30]~regout\);

-- Location: LCCOMB_X25_Y17_N10
\ID|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~8_combout\ = (\ID|Mux1~7_combout\ & ((\ID|register_array[31][30]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux1~7_combout\ & (((\ID|register_array[27][30]~regout\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][30]~regout\,
	datab => \ID|Mux1~7_combout\,
	datac => \ID|register_array[27][30]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux1~8_combout\);

-- Location: LCFF_X21_Y20_N1
\ID|register_array[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][30]~regout\);

-- Location: LCFF_X21_Y20_N11
\ID|register_array[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][30]~regout\);

-- Location: LCCOMB_X21_Y20_N0
\ID|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~1_combout\ = (\ID|Mux1~0_combout\ & (((\ID|register_array[30][30]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[22][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[22][30]~regout\,
	datad => \ID|register_array[30][30]~regout\,
	combout => \ID|Mux1~1_combout\);

-- Location: LCCOMB_X18_Y12_N16
\ID|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~9_combout\ = (\ID|Mux1~6_combout\ & ((\ID|Mux1~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux1~6_combout\ & (((\ID|Mux1~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~6_combout\,
	datab => \ID|Mux1~8_combout\,
	datac => \ID|Mux1~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux1~9_combout\);

-- Location: LCFF_X24_Y16_N17
\ID|register_array[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~35_combout\,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][30]~regout\);

-- Location: LCFF_X18_Y16_N9
\ID|register_array[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][30]~regout\);

-- Location: LCFF_X15_Y16_N7
\ID|register_array[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][30]~regout\);

-- Location: LCFF_X15_Y16_N29
\ID|register_array[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][30]~regout\);

-- Location: LCCOMB_X15_Y16_N28
\ID|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][30]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][30]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[8][30]~regout\,
	datac => \ID|register_array[9][30]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux1~10_combout\);

-- Location: LCCOMB_X18_Y16_N8
\ID|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux1~10_combout\ & (\ID|register_array[11][30]~regout\)) # (!\ID|Mux1~10_combout\ & ((\ID|register_array[10][30]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[11][30]~regout\,
	datac => \ID|register_array[10][30]~regout\,
	datad => \ID|Mux1~10_combout\,
	combout => \ID|Mux1~11_combout\);

-- Location: LCFF_X31_Y16_N19
\ID|register_array[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][30]~regout\);

-- Location: LCFF_X31_Y16_N17
\ID|register_array[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][30]~regout\);

-- Location: LCFF_X30_Y16_N31
\ID|register_array[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][30]~regout\);

-- Location: LCFF_X30_Y16_N13
\ID|register_array[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][30]~regout\);

-- Location: LCCOMB_X30_Y16_N12
\ID|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[6][30]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[4][30]~regout\,
	datac => \ID|register_array[6][30]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux1~12_combout\);

-- Location: LCCOMB_X31_Y16_N16
\ID|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux1~12_combout\ & (\ID|register_array[7][30]~regout\)) # (!\ID|Mux1~12_combout\ & ((\ID|register_array[5][30]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[7][30]~regout\,
	datac => \ID|register_array[5][30]~regout\,
	datad => \ID|Mux1~12_combout\,
	combout => \ID|Mux1~13_combout\);

-- Location: LCFF_X21_Y15_N29
\ID|register_array[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][30]~regout\);

-- Location: LCCOMB_X21_Y15_N28
\ID|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[1][30]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[1][30]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux1~14_combout\);

-- Location: LCFF_X22_Y16_N1
\ID|register_array[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][30]~regout\);

-- Location: LCFF_X21_Y16_N11
\ID|register_array[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][30]~regout\);

-- Location: LCCOMB_X22_Y16_N0
\ID|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux1~14_combout\ & ((\ID|register_array[3][30]~regout\))) # (!\ID|Mux1~14_combout\ & (\ID|register_array[2][30]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux1~14_combout\,
	datac => \ID|register_array[2][30]~regout\,
	datad => \ID|register_array[3][30]~regout\,
	combout => \ID|Mux1~15_combout\);

-- Location: LCCOMB_X18_Y16_N26
\ID|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|Mux1~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux1~13_combout\,
	datad => \ID|Mux1~15_combout\,
	combout => \ID|Mux1~16_combout\);

-- Location: LCCOMB_X18_Y16_N6
\ID|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux1~16_combout\ & (\ID|Mux1~18_combout\)) # (!\ID|Mux1~16_combout\ & ((\ID|Mux1~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux1~18_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux1~11_combout\,
	datad => \ID|Mux1~16_combout\,
	combout => \ID|Mux1~19_combout\);

-- Location: LCCOMB_X18_Y16_N16
\ID|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux1~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux1~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \ID|Mux1~9_combout\,
	datad => \ID|Mux1~19_combout\,
	combout => \ID|Mux1~20_combout\);

-- Location: LCCOMB_X24_Y12_N30
\EXE|Binput[30]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[30]~95_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal1~0_combout\ & (\ID|Mux33~20_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux33~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~20_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal1~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(15),
	combout => \EXE|Binput[30]~95_combout\);

-- Location: LCCOMB_X23_Y12_N22
\EXE|Add1~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~133_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\ & ((\ID|Mux1~20_combout\) # (\EXE|Binput[30]~95_combout\))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\ID|Mux1~20_combout\ & \EXE|Binput[30]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~0_combout\,
	datab => \ID|Mux1~20_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \EXE|Binput[30]~95_combout\,
	combout => \EXE|Add1~133_combout\);

-- Location: LCCOMB_X27_Y13_N8
\EXE|ALU_Result[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[30]~30_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~133_combout\) # ((\EXE|Add1~97_combout\ & \EXE|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~97_combout\,
	datab => \EXE|Mux19~1_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~133_combout\,
	combout => \EXE|ALU_Result[30]~30_combout\);

-- Location: M4K_X17_Y13
\MEM|data_memory|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \CTL|Equal2~0_combout\,
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portadatain => \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \MEM|data_memory|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y12_N2
\EXE|Add1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~3_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux32~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \EXE|ALU_ctl\(2),
	datac => \ID|Mux32~20_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~3_combout\);

-- Location: LCCOMB_X18_Y16_N20
\EXE|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~4_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|ALUSrc~combout\ & (\ID|Mux33~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(2),
	datab => \ID|Mux33~20_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(15),
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~4_combout\);

-- Location: LCFF_X16_Y16_N9
\ID|register_array[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][29]~regout\);

-- Location: LCFF_X15_Y16_N17
\ID|register_array[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][29]~regout\);

-- Location: LCCOMB_X15_Y16_N16
\ID|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~13_combout\ = (\ID|Mux2~12_combout\ & ((\ID|register_array[11][29]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux2~12_combout\ & (((\ID|register_array[9][29]~regout\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~12_combout\,
	datab => \ID|register_array[11][29]~regout\,
	datac => \ID|register_array[9][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux2~13_combout\);

-- Location: LCFF_X21_Y16_N13
\ID|register_array[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][29]~regout\);

-- Location: LCFF_X22_Y18_N9
\ID|register_array[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][29]~regout\);

-- Location: LCCOMB_X22_Y18_N8
\ID|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~15_combout\ = (\ID|Mux2~14_combout\ & ((\ID|register_array[3][29]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux2~14_combout\ & (((\ID|register_array[1][29]~regout\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~14_combout\,
	datab => \ID|register_array[3][29]~regout\,
	datac => \ID|register_array[1][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux2~15_combout\);

-- Location: LCCOMB_X23_Y15_N4
\ID|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux2~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux2~13_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux2~15_combout\,
	combout => \ID|Mux2~16_combout\);

-- Location: LCFF_X22_Y16_N7
\ID|register_array[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][29]~regout\);

-- Location: LCFF_X23_Y16_N9
\ID|register_array[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][29]~regout\);

-- Location: LCFF_X22_Y18_N27
\ID|register_array[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][29]~regout\);

-- Location: LCCOMB_X22_Y18_N26
\ID|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][29]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][29]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux2~17_combout\);

-- Location: LCCOMB_X23_Y16_N8
\ID|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux2~17_combout\ & (\ID|register_array[15][29]~regout\)) # (!\ID|Mux2~17_combout\ & ((\ID|register_array[14][29]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[15][29]~regout\,
	datac => \ID|register_array[14][29]~regout\,
	datad => \ID|Mux2~17_combout\,
	combout => \ID|Mux2~18_combout\);

-- Location: LCFF_X24_Y19_N17
\ID|register_array[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][29]~regout\);

-- Location: LCFF_X24_Y14_N3
\ID|register_array[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~36_combout\,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][29]~regout\);

-- Location: LCFF_X24_Y14_N25
\ID|register_array[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][29]~regout\);

-- Location: LCCOMB_X24_Y14_N24
\ID|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[5][29]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][29]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[4][29]~regout\,
	datac => \ID|register_array[5][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux2~10_combout\);

-- Location: LCCOMB_X24_Y19_N16
\ID|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux2~10_combout\ & (\ID|register_array[7][29]~regout\)) # (!\ID|Mux2~10_combout\ & ((\ID|register_array[6][29]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][29]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][29]~regout\,
	datad => \ID|Mux2~10_combout\,
	combout => \ID|Mux2~11_combout\);

-- Location: LCCOMB_X23_Y15_N6
\ID|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux2~16_combout\ & (\ID|Mux2~18_combout\)) # (!\ID|Mux2~16_combout\ & ((\ID|Mux2~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux2~16_combout\,
	datac => \ID|Mux2~18_combout\,
	datad => \ID|Mux2~11_combout\,
	combout => \ID|Mux2~19_combout\);

-- Location: LCCOMB_X23_Y15_N16
\ID|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux2~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux2~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux2~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux2~19_combout\,
	combout => \ID|Mux2~20_combout\);

-- Location: LCFF_X15_Y16_N15
\ID|register_array[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][28]~regout\);

-- Location: LCFF_X15_Y16_N5
\ID|register_array[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][28]~regout\);

-- Location: LCCOMB_X15_Y16_N4
\ID|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][28]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][28]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[8][28]~regout\,
	datac => \ID|register_array[9][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux3~10_combout\);

-- Location: LCFF_X18_Y20_N9
\ID|register_array[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][28]~regout\);

-- Location: LCCOMB_X18_Y20_N8
\ID|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~11_combout\ = (\ID|Mux3~10_combout\ & ((\ID|register_array[11][28]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux3~10_combout\ & (((\ID|register_array[10][28]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][28]~regout\,
	datab => \ID|Mux3~10_combout\,
	datac => \ID|register_array[10][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux3~11_combout\);

-- Location: LCFF_X20_Y16_N17
\ID|register_array[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][28]~regout\);

-- Location: LCFF_X20_Y16_N7
\ID|register_array[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][28]~regout\);

-- Location: LCFF_X23_Y16_N23
\ID|register_array[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][28]~regout\);

-- Location: LCFF_X23_Y16_N13
\ID|register_array[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][28]~regout\);

-- Location: LCCOMB_X23_Y16_N12
\ID|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[14][28]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[12][28]~regout\,
	datac => \ID|register_array[14][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux3~17_combout\);

-- Location: LCCOMB_X20_Y16_N6
\ID|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux3~17_combout\ & (\ID|register_array[15][28]~regout\)) # (!\ID|Mux3~17_combout\ & ((\ID|register_array[13][28]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[15][28]~regout\,
	datac => \ID|register_array[13][28]~regout\,
	datad => \ID|Mux3~17_combout\,
	combout => \ID|Mux3~18_combout\);

-- Location: LCFF_X21_Y16_N15
\ID|register_array[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][28]~regout\);

-- Location: LCFF_X21_Y15_N23
\ID|register_array[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][28]~regout\);

-- Location: LCCOMB_X21_Y15_N22
\ID|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~15_combout\ = (\ID|Mux3~14_combout\ & ((\ID|register_array[3][28]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux3~14_combout\ & (((\ID|register_array[2][28]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~14_combout\,
	datab => \ID|register_array[3][28]~regout\,
	datac => \ID|register_array[2][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux3~15_combout\);

-- Location: LCFF_X31_Y16_N9
\ID|register_array[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][28]~regout\);

-- Location: LCFF_X31_Y16_N7
\ID|register_array[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][28]~regout\);

-- Location: LCFF_X30_Y16_N19
\ID|register_array[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][28]~regout\);

-- Location: LCFF_X30_Y16_N25
\ID|register_array[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][28]~regout\);

-- Location: LCCOMB_X30_Y16_N24
\ID|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[6][28]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[4][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[4][28]~regout\,
	datac => \ID|register_array[6][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux3~12_combout\);

-- Location: LCCOMB_X31_Y16_N6
\ID|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux3~12_combout\ & (\ID|register_array[7][28]~regout\)) # (!\ID|Mux3~12_combout\ & ((\ID|register_array[5][28]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[7][28]~regout\,
	datac => \ID|register_array[5][28]~regout\,
	datad => \ID|Mux3~12_combout\,
	combout => \ID|Mux3~13_combout\);

-- Location: LCCOMB_X23_Y15_N22
\ID|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24)) # (\ID|Mux3~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|Mux3~15_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux3~15_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux3~13_combout\,
	combout => \ID|Mux3~16_combout\);

-- Location: LCCOMB_X23_Y15_N24
\ID|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux3~16_combout\ & ((\ID|Mux3~18_combout\))) # (!\ID|Mux3~16_combout\ & (\ID|Mux3~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux3~11_combout\,
	datac => \ID|Mux3~18_combout\,
	datad => \ID|Mux3~16_combout\,
	combout => \ID|Mux3~19_combout\);

-- Location: LCFF_X29_Y17_N13
\ID|register_array[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][28]~regout\);

-- Location: LCFF_X30_Y17_N25
\ID|register_array[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][28]~regout\);

-- Location: LCFF_X30_Y17_N19
\ID|register_array[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][28]~regout\);

-- Location: LCCOMB_X30_Y17_N24
\ID|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][28]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[16][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][28]~regout\,
	datad => \ID|register_array[16][28]~regout\,
	combout => \ID|Mux3~4_combout\);

-- Location: LCCOMB_X29_Y17_N12
\ID|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux3~4_combout\ & (\ID|register_array[28][28]~regout\)) # (!\ID|Mux3~4_combout\ & ((\ID|register_array[20][28]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][28]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[20][28]~regout\,
	datad => \ID|Mux3~4_combout\,
	combout => \ID|Mux3~5_combout\);

-- Location: LCCOMB_X23_Y15_N26
\ID|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux3~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux3~5_combout\,
	combout => \ID|Mux3~6_combout\);

-- Location: LCFF_X22_Y20_N15
\ID|register_array[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][28]~regout\);

-- Location: LCFF_X22_Y20_N13
\ID|register_array[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][28]~regout\);

-- Location: LCCOMB_X22_Y20_N12
\ID|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[26][28]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[18][28]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[18][28]~regout\,
	datac => \ID|register_array[26][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux3~0_combout\);

-- Location: LCFF_X21_Y20_N31
\ID|register_array[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][28]~regout\);

-- Location: LCFF_X21_Y20_N13
\ID|register_array[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~37_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][28]~regout\);

-- Location: LCCOMB_X21_Y20_N30
\ID|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux3~0_combout\ & (\ID|register_array[30][28]~regout\)) # (!\ID|Mux3~0_combout\ & ((\ID|register_array[22][28]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux3~0_combout\,
	datac => \ID|register_array[30][28]~regout\,
	datad => \ID|register_array[22][28]~regout\,
	combout => \ID|Mux3~1_combout\);

-- Location: LCCOMB_X23_Y15_N28
\ID|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~9_combout\ = (\ID|Mux3~6_combout\ & ((\ID|Mux3~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux3~6_combout\ & (((\ID|Mux3~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux3~8_combout\,
	datab => \ID|Mux3~6_combout\,
	datac => \ID|Mux3~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux3~9_combout\);

-- Location: LCCOMB_X23_Y15_N2
\ID|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux3~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux3~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \ID|Mux3~19_combout\,
	datad => \ID|Mux3~9_combout\,
	combout => \ID|Mux3~20_combout\);

-- Location: LCCOMB_X22_Y12_N26
\EXE|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~8_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux37~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \ID|Mux37~20_combout\,
	combout => \EXE|Add1~8_combout\);

-- Location: LCCOMB_X22_Y12_N4
\EXE|Add1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~9_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux38~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \CTL|ALUSrc~combout\,
	datac => \EXE|ALU_ctl\(2),
	datad => \ID|Mux38~20_combout\,
	combout => \EXE|Add1~9_combout\);

-- Location: LCCOMB_X23_Y12_N4
\EXE|Add1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~87_combout\ = ((\ID|Mux6~20_combout\ $ (\EXE|Add1~9_combout\ $ (!\EXE|Add1~86\)))) # (GND)
-- \EXE|Add1~88\ = CARRY((\ID|Mux6~20_combout\ & ((\EXE|Add1~9_combout\) # (!\EXE|Add1~86\))) # (!\ID|Mux6~20_combout\ & (\EXE|Add1~9_combout\ & !\EXE|Add1~86\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~20_combout\,
	datab => \EXE|Add1~9_combout\,
	datad => VCC,
	cin => \EXE|Add1~86\,
	combout => \EXE|Add1~87_combout\,
	cout => \EXE|Add1~88\);

-- Location: LCCOMB_X23_Y12_N6
\EXE|Add1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~89_combout\ = (\ID|Mux5~20_combout\ & ((\EXE|Add1~8_combout\ & (\EXE|Add1~88\ & VCC)) # (!\EXE|Add1~8_combout\ & (!\EXE|Add1~88\)))) # (!\ID|Mux5~20_combout\ & ((\EXE|Add1~8_combout\ & (!\EXE|Add1~88\)) # (!\EXE|Add1~8_combout\ & 
-- ((\EXE|Add1~88\) # (GND)))))
-- \EXE|Add1~90\ = CARRY((\ID|Mux5~20_combout\ & (!\EXE|Add1~8_combout\ & !\EXE|Add1~88\)) # (!\ID|Mux5~20_combout\ & ((!\EXE|Add1~88\) # (!\EXE|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~20_combout\,
	datab => \EXE|Add1~8_combout\,
	datad => VCC,
	cin => \EXE|Add1~88\,
	combout => \EXE|Add1~89_combout\,
	cout => \EXE|Add1~90\);

-- Location: LCCOMB_X23_Y12_N8
\EXE|Add1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~91_combout\ = ((\ID|Mux4~20_combout\ $ (\EXE|Add1~7_combout\ $ (!\EXE|Add1~90\)))) # (GND)
-- \EXE|Add1~92\ = CARRY((\ID|Mux4~20_combout\ & ((\EXE|Add1~7_combout\) # (!\EXE|Add1~90\))) # (!\ID|Mux4~20_combout\ & (\EXE|Add1~7_combout\ & !\EXE|Add1~90\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~20_combout\,
	datab => \EXE|Add1~7_combout\,
	datad => VCC,
	cin => \EXE|Add1~90\,
	combout => \EXE|Add1~91_combout\,
	cout => \EXE|Add1~92\);

-- Location: LCCOMB_X23_Y12_N10
\EXE|Add1~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~93_combout\ = (\EXE|Add1~6_combout\ & ((\ID|Mux3~20_combout\ & (\EXE|Add1~92\ & VCC)) # (!\ID|Mux3~20_combout\ & (!\EXE|Add1~92\)))) # (!\EXE|Add1~6_combout\ & ((\ID|Mux3~20_combout\ & (!\EXE|Add1~92\)) # (!\ID|Mux3~20_combout\ & 
-- ((\EXE|Add1~92\) # (GND)))))
-- \EXE|Add1~94\ = CARRY((\EXE|Add1~6_combout\ & (!\ID|Mux3~20_combout\ & !\EXE|Add1~92\)) # (!\EXE|Add1~6_combout\ & ((!\EXE|Add1~92\) # (!\ID|Mux3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~6_combout\,
	datab => \ID|Mux3~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~92\,
	combout => \EXE|Add1~93_combout\,
	cout => \EXE|Add1~94\);

-- Location: LCCOMB_X23_Y12_N12
\EXE|Add1~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~95_combout\ = ((\EXE|Add1~5_combout\ $ (\ID|Mux2~20_combout\ $ (!\EXE|Add1~94\)))) # (GND)
-- \EXE|Add1~96\ = CARRY((\EXE|Add1~5_combout\ & ((\ID|Mux2~20_combout\) # (!\EXE|Add1~94\))) # (!\EXE|Add1~5_combout\ & (\ID|Mux2~20_combout\ & !\EXE|Add1~94\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~5_combout\,
	datab => \ID|Mux2~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~94\,
	combout => \EXE|Add1~95_combout\,
	cout => \EXE|Add1~96\);

-- Location: LCCOMB_X23_Y12_N16
\EXE|Add1~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~99_combout\ = \ID|Mux0~20_combout\ $ (\EXE|Add1~98\ $ (!\EXE|Add1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~20_combout\,
	datad => \EXE|Add1~3_combout\,
	cin => \EXE|Add1~98\,
	combout => \EXE|Add1~99_combout\);

-- Location: LCCOMB_X27_Y13_N18
\EXE|ALU_Result[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[31]~31_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~2_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~2_combout\,
	datab => \EXE|Mux19~1_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~99_combout\,
	combout => \EXE|ALU_Result[31]~31_combout\);

-- Location: LCCOMB_X27_Y13_N24
\ID|register_array~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~2_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(31))) # (!\CTL|Equal1~1_combout\ & ((\EXE|ALU_Result[31]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(31),
	datac => \reset~combout\,
	datad => \EXE|ALU_Result[31]~31_combout\,
	combout => \ID|register_array~2_combout\);

-- Location: LCFF_X27_Y13_N25
\ID|register_array[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~2_combout\,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][31]~regout\);

-- Location: LCFF_X26_Y16_N9
\ID|register_array[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][31]~regout\);

-- Location: LCCOMB_X18_Y12_N28
\ID|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[20][31]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- \ID|register_array[16][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][31]~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|register_array[16][31]~regout\,
	combout => \ID|Mux32~4_combout\);

-- Location: LCFF_X29_Y15_N9
\ID|register_array[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][31]~regout\);

-- Location: LCCOMB_X29_Y15_N8
\ID|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~5_combout\ = (\ID|Mux32~4_combout\ & (((\ID|register_array[28][31]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux32~4_combout\ & (\ID|register_array[24][31]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][31]~regout\,
	datab => \ID|Mux32~4_combout\,
	datac => \ID|register_array[28][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux32~5_combout\);

-- Location: LCCOMB_X18_Y12_N30
\ID|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux32~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux32~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux32~5_combout\,
	combout => \ID|Mux32~6_combout\);

-- Location: LCFF_X19_Y12_N27
\ID|register_array[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][31]~regout\);

-- Location: LCFF_X19_Y12_N9
\ID|register_array[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][31]~regout\);

-- Location: LCCOMB_X19_Y12_N26
\ID|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~1_combout\ = (\ID|Mux32~0_combout\ & (((\ID|register_array[29][31]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(18)))) # (!\ID|Mux32~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[21][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[29][31]~regout\,
	datad => \ID|register_array[21][31]~regout\,
	combout => \ID|Mux32~1_combout\);

-- Location: LCCOMB_X18_Y12_N0
\ID|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~9_combout\ = (\ID|Mux32~6_combout\ & ((\ID|Mux32~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux32~6_combout\ & (((\ID|Mux32~1_combout\ & \IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~8_combout\,
	datab => \ID|Mux32~6_combout\,
	datac => \ID|Mux32~1_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux32~9_combout\);

-- Location: LCFF_X30_Y16_N1
\ID|register_array[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][31]~regout\);

-- Location: LCFF_X29_Y16_N11
\ID|register_array[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][31]~regout\);

-- Location: LCFF_X30_Y16_N27
\ID|register_array[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][31]~regout\);

-- Location: LCCOMB_X30_Y16_N26
\ID|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][31]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][31]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux32~10_combout\);

-- Location: LCCOMB_X29_Y16_N10
\ID|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux32~10_combout\ & ((\ID|register_array[7][31]~regout\))) # (!\ID|Mux32~10_combout\ & (\ID|register_array[6][31]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[6][31]~regout\,
	datac => \ID|register_array[7][31]~regout\,
	datad => \ID|Mux32~10_combout\,
	combout => \ID|Mux32~11_combout\);

-- Location: LCFF_X15_Y16_N1
\ID|register_array[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][31]~regout\);

-- Location: LCFF_X15_Y15_N3
\ID|register_array[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][31]~regout\);

-- Location: LCCOMB_X15_Y15_N2
\ID|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~13_combout\ = (\ID|Mux32~12_combout\ & (((\ID|register_array[11][31]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux32~12_combout\ & (\ID|register_array[9][31]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux32~12_combout\,
	datab => \ID|register_array[9][31]~regout\,
	datac => \ID|register_array[11][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux32~13_combout\);

-- Location: LCFF_X21_Y15_N17
\ID|register_array[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][31]~regout\);

-- Location: LCFF_X21_Y16_N9
\ID|register_array[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][31]~regout\);

-- Location: LCFF_X21_Y15_N27
\ID|register_array[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][31]~regout\);

-- Location: LCCOMB_X18_Y12_N10
\ID|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|register_array[2][31]~regout\,
	combout => \ID|Mux32~14_combout\);

-- Location: LCCOMB_X21_Y16_N8
\ID|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux32~14_combout\ & ((\ID|register_array[3][31]~regout\))) # (!\ID|Mux32~14_combout\ & (\ID|register_array[1][31]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[1][31]~regout\,
	datac => \ID|register_array[3][31]~regout\,
	datad => \ID|Mux32~14_combout\,
	combout => \ID|Mux32~15_combout\);

-- Location: LCCOMB_X18_Y12_N20
\ID|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux32~13_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- \ID|Mux32~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux32~13_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|Mux32~15_combout\,
	combout => \ID|Mux32~16_combout\);

-- Location: LCFF_X19_Y16_N23
\ID|register_array[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][31]~regout\);

-- Location: LCFF_X20_Y16_N27
\ID|register_array[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][31]~regout\);

-- Location: LCFF_X19_Y16_N9
\ID|register_array[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][31]~regout\);

-- Location: LCFF_X20_Y16_N9
\ID|register_array[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][31]~regout\);

-- Location: LCCOMB_X19_Y16_N8
\ID|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][31]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[12][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[12][31]~regout\,
	datad => \ID|register_array[13][31]~regout\,
	combout => \ID|Mux32~17_combout\);

-- Location: LCCOMB_X20_Y16_N26
\ID|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux32~17_combout\ & ((\ID|register_array[15][31]~regout\))) # (!\ID|Mux32~17_combout\ & (\ID|register_array[14][31]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][31]~regout\,
	datac => \ID|register_array[15][31]~regout\,
	datad => \ID|Mux32~17_combout\,
	combout => \ID|Mux32~18_combout\);

-- Location: LCCOMB_X18_Y12_N22
\ID|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux32~16_combout\ & ((\ID|Mux32~18_combout\))) # (!\ID|Mux32~16_combout\ & (\ID|Mux32~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux32~11_combout\,
	datac => \ID|Mux32~16_combout\,
	datad => \ID|Mux32~18_combout\,
	combout => \ID|Mux32~19_combout\);

-- Location: LCCOMB_X18_Y12_N24
\ID|Mux32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux32~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux32~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux32~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datab => \ID|Mux32~9_combout\,
	datad => \ID|Mux32~19_combout\,
	combout => \ID|Mux32~20_combout\);

-- Location: LCCOMB_X24_Y16_N16
\ID|register_array~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~35_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(30)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[30]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \EXE|ALU_Result[30]~30_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(30),
	datad => \CTL|Equal1~1_combout\,
	combout => \ID|register_array~35_combout\);

-- Location: LCFF_X19_Y12_N15
\ID|register_array[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][30]~regout\);

-- Location: LCFF_X18_Y12_N19
\ID|register_array[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][30]~regout\);

-- Location: LCCOMB_X19_Y12_N14
\ID|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~3_combout\ = (\ID|Mux33~2_combout\ & (((\ID|register_array[29][30]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux33~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[29][30]~regout\,
	datad => \ID|register_array[25][30]~regout\,
	combout => \ID|Mux33~3_combout\);

-- Location: LCFF_X25_Y16_N9
\ID|register_array[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][30]~regout\);

-- Location: LCFF_X30_Y17_N3
\ID|register_array[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][30]~regout\);

-- Location: LCFF_X30_Y17_N1
\ID|register_array[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][30]~regout\);

-- Location: LCCOMB_X30_Y17_N2
\ID|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][30]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][30]~regout\,
	datad => \ID|register_array[24][30]~regout\,
	combout => \ID|Mux33~4_combout\);

-- Location: LCCOMB_X25_Y16_N8
\ID|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux33~4_combout\ & ((\ID|register_array[28][30]~regout\))) # (!\ID|Mux33~4_combout\ & (\ID|register_array[20][30]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][30]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[28][30]~regout\,
	datad => \ID|Mux33~4_combout\,
	combout => \ID|Mux33~5_combout\);

-- Location: LCCOMB_X19_Y16_N18
\ID|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\IFE|inst_memory|auto_generated|q_a\(16))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux33~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux33~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux33~3_combout\,
	datad => \ID|Mux33~5_combout\,
	combout => \ID|Mux33~6_combout\);

-- Location: LCFF_X22_Y20_N19
\ID|register_array[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][30]~regout\);

-- Location: LCFF_X22_Y20_N1
\ID|register_array[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][30]~regout\);

-- Location: LCCOMB_X22_Y20_N18
\ID|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[26][30]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[18][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[18][30]~regout\,
	datad => \ID|register_array[26][30]~regout\,
	combout => \ID|Mux33~0_combout\);

-- Location: LCCOMB_X21_Y20_N10
\ID|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux33~0_combout\ & ((\ID|register_array[30][30]~regout\))) # (!\ID|Mux33~0_combout\ & (\ID|register_array[22][30]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[22][30]~regout\,
	datac => \ID|register_array[30][30]~regout\,
	datad => \ID|Mux33~0_combout\,
	combout => \ID|Mux33~1_combout\);

-- Location: LCCOMB_X18_Y16_N18
\ID|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~9_combout\ = (\ID|Mux33~6_combout\ & ((\ID|Mux33~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux33~6_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(17) & \ID|Mux33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~8_combout\,
	datab => \ID|Mux33~6_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux33~1_combout\,
	combout => \ID|Mux33~9_combout\);

-- Location: LCCOMB_X18_Y16_N10
\ID|Mux33~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux33~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux33~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux33~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux33~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux33~9_combout\,
	combout => \ID|Mux33~20_combout\);

-- Location: LCCOMB_X24_Y14_N2
\ID|register_array~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~36_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(29)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[29]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[29]~29_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(29),
	datac => \reset~combout\,
	datad => \CTL|Equal1~1_combout\,
	combout => \ID|register_array~36_combout\);

-- Location: LCFF_X16_Y13_N25
\ID|register_array[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][29]~regout\);

-- Location: LCFF_X15_Y13_N5
\ID|register_array[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][29]~regout\);

-- Location: LCFF_X16_Y13_N19
\ID|register_array[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][29]~regout\);

-- Location: LCFF_X27_Y16_N13
\ID|register_array[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][29]~regout\);

-- Location: LCCOMB_X16_Y13_N18
\ID|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][29]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[19][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][29]~regout\,
	datad => \ID|register_array[27][29]~regout\,
	combout => \ID|Mux34~7_combout\);

-- Location: LCCOMB_X15_Y13_N4
\ID|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux34~7_combout\ & ((\ID|register_array[31][29]~regout\))) # (!\ID|Mux34~7_combout\ & (\ID|register_array[23][29]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][29]~regout\,
	datac => \ID|register_array[31][29]~regout\,
	datad => \ID|Mux34~7_combout\,
	combout => \ID|Mux34~8_combout\);

-- Location: LCFF_X22_Y13_N27
\ID|register_array[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][29]~regout\);

-- Location: LCFF_X23_Y15_N31
\ID|register_array[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][29]~regout\);

-- Location: LCCOMB_X23_Y15_N30
\ID|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][29]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[18][29]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][29]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux34~2_combout\);

-- Location: LCCOMB_X22_Y13_N26
\ID|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux34~2_combout\ & ((\ID|register_array[30][29]~regout\))) # (!\ID|Mux34~2_combout\ & (\ID|register_array[26][29]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][29]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[30][29]~regout\,
	datad => \ID|Mux34~2_combout\,
	combout => \ID|Mux34~3_combout\);

-- Location: LCFF_X30_Y17_N29
\ID|register_array[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][29]~regout\);

-- Location: LCFF_X29_Y17_N11
\ID|register_array[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][29]~regout\);

-- Location: LCFF_X30_Y17_N7
\ID|register_array[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][29]~regout\);

-- Location: LCFF_X29_Y17_N9
\ID|register_array[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][29]~regout\);

-- Location: LCCOMB_X30_Y17_N6
\ID|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[20][29]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[16][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][29]~regout\,
	datad => \ID|register_array[20][29]~regout\,
	combout => \ID|Mux34~4_combout\);

-- Location: LCCOMB_X29_Y17_N10
\ID|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux34~4_combout\ & ((\ID|register_array[28][29]~regout\))) # (!\ID|Mux34~4_combout\ & (\ID|register_array[24][29]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[24][29]~regout\,
	datac => \ID|register_array[28][29]~regout\,
	datad => \ID|Mux34~4_combout\,
	combout => \ID|Mux34~5_combout\);

-- Location: LCCOMB_X19_Y16_N6
\ID|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # ((\ID|Mux34~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- ((\ID|Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux34~3_combout\,
	datad => \ID|Mux34~5_combout\,
	combout => \ID|Mux34~6_combout\);

-- Location: LCCOMB_X19_Y16_N24
\ID|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux34~6_combout\ & ((\ID|Mux34~8_combout\))) # (!\ID|Mux34~6_combout\ & (\ID|Mux34~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~1_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux34~8_combout\,
	datad => \ID|Mux34~6_combout\,
	combout => \ID|Mux34~9_combout\);

-- Location: LCCOMB_X16_Y16_N8
\ID|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~13_combout\ = (\ID|Mux34~12_combout\ & (((\ID|register_array[11][29]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux34~12_combout\ & (\ID|register_array[9][29]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~12_combout\,
	datab => \ID|register_array[9][29]~regout\,
	datac => \ID|register_array[11][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux34~13_combout\);

-- Location: LCFF_X22_Y16_N21
\ID|register_array[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][29]~regout\);

-- Location: LCCOMB_X19_Y16_N2
\ID|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[2][29]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[2][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux34~14_combout\);

-- Location: LCCOMB_X21_Y16_N12
\ID|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux34~14_combout\ & ((\ID|register_array[3][29]~regout\))) # (!\ID|Mux34~14_combout\ & (\ID|register_array[1][29]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[1][29]~regout\,
	datac => \ID|register_array[3][29]~regout\,
	datad => \ID|Mux34~14_combout\,
	combout => \ID|Mux34~15_combout\);

-- Location: LCCOMB_X22_Y16_N16
\ID|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|Mux34~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- ((\ID|Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux34~13_combout\,
	datad => \ID|Mux34~15_combout\,
	combout => \ID|Mux34~16_combout\);

-- Location: LCCOMB_X20_Y16_N4
\ID|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][29]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[4][29]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][29]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux34~10_combout\);

-- Location: LCFF_X31_Y16_N13
\ID|register_array[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][29]~regout\);

-- Location: LCCOMB_X31_Y16_N12
\ID|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~11_combout\ = (\ID|Mux34~10_combout\ & (((\ID|register_array[7][29]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux34~10_combout\ & (\ID|register_array[6][29]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][29]~regout\,
	datab => \ID|Mux34~10_combout\,
	datac => \ID|register_array[7][29]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux34~11_combout\);

-- Location: LCCOMB_X22_Y16_N10
\ID|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux34~16_combout\ & (\ID|Mux34~18_combout\)) # (!\ID|Mux34~16_combout\ & ((\ID|Mux34~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux34~18_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux34~16_combout\,
	datad => \ID|Mux34~11_combout\,
	combout => \ID|Mux34~19_combout\);

-- Location: LCCOMB_X22_Y16_N28
\ID|Mux34~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux34~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux34~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux34~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \ID|Mux34~9_combout\,
	datad => \ID|Mux34~19_combout\,
	combout => \ID|Mux34~20_combout\);

-- Location: LCCOMB_X21_Y20_N12
\ID|register_array~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~37_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(28)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[28]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[28]~28_combout\,
	datab => \CTL|Equal1~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(28),
	datad => \reset~combout\,
	combout => \ID|register_array~37_combout\);

-- Location: LCFF_X15_Y13_N7
\ID|register_array[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][28]~regout\);

-- Location: LCFF_X16_Y14_N9
\ID|register_array[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][28]~regout\);

-- Location: LCCOMB_X15_Y13_N6
\ID|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~8_combout\ = (\ID|Mux35~7_combout\ & (((\ID|register_array[31][28]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux35~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][28]~regout\,
	datad => \ID|register_array[27][28]~regout\,
	combout => \ID|Mux35~8_combout\);

-- Location: LCFF_X29_Y17_N15
\ID|register_array[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][28]~regout\);

-- Location: LCCOMB_X30_Y17_N18
\ID|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[24][28]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[16][28]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][28]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][28]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux35~4_combout\);

-- Location: LCCOMB_X29_Y17_N14
\ID|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux35~4_combout\ & ((\ID|register_array[28][28]~regout\))) # (!\ID|Mux35~4_combout\ & (\ID|register_array[20][28]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][28]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[28][28]~regout\,
	datad => \ID|Mux35~4_combout\,
	combout => \ID|Mux35~5_combout\);

-- Location: LCCOMB_X20_Y16_N12
\ID|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux35~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux35~5_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|Mux35~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux35~6_combout\);

-- Location: LCCOMB_X20_Y16_N30
\ID|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux35~6_combout\ & ((\ID|Mux35~8_combout\))) # (!\ID|Mux35~6_combout\ & (\ID|Mux35~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~1_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux35~8_combout\,
	datad => \ID|Mux35~6_combout\,
	combout => \ID|Mux35~9_combout\);

-- Location: LCCOMB_X20_Y16_N18
\ID|Mux35~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux35~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux35~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux35~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux35~9_combout\,
	combout => \ID|Mux35~20_combout\);

-- Location: LCCOMB_X25_Y13_N0
\ID|register_array~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~39_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(26)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[26]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[26]~26_combout\,
	datab => \CTL|Equal1~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(26),
	datad => \reset~combout\,
	combout => \ID|register_array~39_combout\);

-- Location: LCFF_X31_Y16_N23
\ID|register_array[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][26]~regout\);

-- Location: LCFF_X31_Y16_N25
\ID|register_array[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][26]~regout\);

-- Location: LCCOMB_X31_Y16_N24
\ID|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~13_combout\ = (\ID|Mux37~12_combout\ & (((\ID|register_array[7][26]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux37~12_combout\ & (\ID|register_array[5][26]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~12_combout\,
	datab => \ID|register_array[5][26]~regout\,
	datac => \ID|register_array[7][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux37~13_combout\);

-- Location: LCFF_X21_Y16_N3
\ID|register_array[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][26]~regout\);

-- Location: LCFF_X21_Y15_N5
\ID|register_array[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][26]~regout\);

-- Location: LCCOMB_X24_Y15_N14
\ID|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[1][26]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[1][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux37~14_combout\);

-- Location: LCCOMB_X21_Y16_N2
\ID|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux37~14_combout\ & ((\ID|register_array[3][26]~regout\))) # (!\ID|Mux37~14_combout\ & (\ID|register_array[2][26]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][26]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][26]~regout\,
	datad => \ID|Mux37~14_combout\,
	combout => \ID|Mux37~15_combout\);

-- Location: LCCOMB_X26_Y13_N8
\ID|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|Mux37~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- ((\ID|Mux37~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|Mux37~13_combout\,
	datad => \ID|Mux37~15_combout\,
	combout => \ID|Mux37~16_combout\);

-- Location: LCFF_X18_Y20_N11
\ID|register_array[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][26]~regout\);

-- Location: LCFF_X16_Y16_N23
\ID|register_array[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][26]~regout\);

-- Location: LCCOMB_X16_Y16_N22
\ID|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~11_combout\ = (\ID|Mux37~10_combout\ & (((\ID|register_array[11][26]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux37~10_combout\ & (\ID|register_array[10][26]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~10_combout\,
	datab => \ID|register_array[10][26]~regout\,
	datac => \ID|register_array[11][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux37~11_combout\);

-- Location: LCCOMB_X26_Y13_N26
\ID|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux37~16_combout\ & (\ID|Mux37~18_combout\)) # (!\ID|Mux37~16_combout\ & ((\ID|Mux37~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~18_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|Mux37~16_combout\,
	datad => \ID|Mux37~11_combout\,
	combout => \ID|Mux37~19_combout\);

-- Location: LCCOMB_X26_Y13_N4
\ID|Mux37~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux37~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux37~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux37~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~9_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux37~19_combout\,
	combout => \ID|Mux37~20_combout\);

-- Location: LCCOMB_X26_Y12_N12
\EXE|ALU_Result[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[25]~25_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~128_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~128_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~87_combout\,
	combout => \EXE|ALU_Result[25]~25_combout\);

-- Location: LCCOMB_X29_Y20_N8
\ID|register_array~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~40_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(25))) # (!\CTL|Equal1~1_combout\ & ((\EXE|ALU_Result[25]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(25),
	datac => \EXE|ALU_Result[25]~25_combout\,
	datad => \CTL|Equal1~1_combout\,
	combout => \ID|register_array~40_combout\);

-- Location: LCFF_X20_Y15_N1
\ID|register_array[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][25]~regout\);

-- Location: LCCOMB_X20_Y15_N4
\ID|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|register_array[2][25]~regout\,
	combout => \ID|Mux38~14_combout\);

-- Location: LCFF_X20_Y15_N19
\ID|register_array[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][25]~regout\);

-- Location: LCFF_X19_Y15_N9
\ID|register_array[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][25]~regout\);

-- Location: LCCOMB_X20_Y15_N18
\ID|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux38~14_combout\ & (\ID|register_array[3][25]~regout\)) # (!\ID|Mux38~14_combout\ & ((\ID|register_array[1][25]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux38~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux38~14_combout\,
	datac => \ID|register_array[3][25]~regout\,
	datad => \ID|register_array[1][25]~regout\,
	combout => \ID|Mux38~15_combout\);

-- Location: LCCOMB_X29_Y20_N16
\ID|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|Mux38~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux38~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~13_combout\,
	datab => \ID|Mux38~15_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux38~16_combout\);

-- Location: LCFF_X30_Y16_N5
\ID|register_array[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][25]~regout\);

-- Location: LCFF_X31_Y16_N21
\ID|register_array[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][25]~regout\);

-- Location: LCCOMB_X31_Y16_N20
\ID|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~11_combout\ = (\ID|Mux38~10_combout\ & (((\ID|register_array[7][25]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux38~10_combout\ & (\ID|register_array[6][25]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~10_combout\,
	datab => \ID|register_array[6][25]~regout\,
	datac => \ID|register_array[7][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux38~11_combout\);

-- Location: LCCOMB_X29_Y20_N26
\ID|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~19_combout\ = (\ID|Mux38~16_combout\ & ((\ID|Mux38~18_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux38~16_combout\ & (((\ID|Mux38~11_combout\ & \IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~18_combout\,
	datab => \ID|Mux38~16_combout\,
	datac => \ID|Mux38~11_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux38~19_combout\);

-- Location: LCFF_X30_Y17_N31
\ID|register_array[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][25]~regout\);

-- Location: LCFF_X29_Y17_N29
\ID|register_array[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][25]~regout\);

-- Location: LCCOMB_X30_Y17_N30
\ID|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[20][25]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[16][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[16][25]~regout\,
	datad => \ID|register_array[20][25]~regout\,
	combout => \ID|Mux38~4_combout\);

-- Location: LCFF_X29_Y17_N23
\ID|register_array[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][25]~regout\);

-- Location: LCFF_X30_Y17_N5
\ID|register_array[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][25]~regout\);

-- Location: LCCOMB_X29_Y17_N22
\ID|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux38~4_combout\ & (\ID|register_array[28][25]~regout\)) # (!\ID|Mux38~4_combout\ & ((\ID|register_array[24][25]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux38~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux38~4_combout\,
	datac => \ID|register_array[28][25]~regout\,
	datad => \ID|register_array[24][25]~regout\,
	combout => \ID|Mux38~5_combout\);

-- Location: LCFF_X21_Y13_N25
\ID|register_array[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][25]~regout\);

-- Location: LCFF_X20_Y13_N19
\ID|register_array[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][25]~regout\);

-- Location: LCCOMB_X21_Y13_N24
\ID|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][25]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][25]~regout\,
	datad => \ID|register_array[22][25]~regout\,
	combout => \ID|Mux38~2_combout\);

-- Location: LCFF_X29_Y20_N9
\ID|register_array[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~40_combout\,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][25]~regout\);

-- Location: LCCOMB_X29_Y20_N10
\ID|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~3_combout\ = (\ID|Mux38~2_combout\ & ((\ID|register_array[30][25]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\ID|Mux38~2_combout\ & (((\ID|register_array[26][25]~regout\ & \IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][25]~regout\,
	datab => \ID|Mux38~2_combout\,
	datac => \ID|register_array[26][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux38~3_combout\);

-- Location: LCCOMB_X29_Y20_N28
\ID|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|Mux38~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux38~5_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux38~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux38~3_combout\,
	combout => \ID|Mux38~6_combout\);

-- Location: LCFF_X26_Y15_N17
\ID|register_array[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][25]~regout\);

-- Location: LCFF_X25_Y15_N25
\ID|register_array[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][25]~regout\);

-- Location: LCCOMB_X26_Y15_N16
\ID|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][25]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][25]~regout\,
	datad => \ID|register_array[25][25]~regout\,
	combout => \ID|Mux38~0_combout\);

-- Location: LCFF_X25_Y15_N19
\ID|register_array[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][25]~regout\);

-- Location: LCCOMB_X25_Y15_N18
\ID|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~1_combout\ = (\ID|Mux38~0_combout\ & (((\ID|register_array[29][25]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux38~0_combout\ & (\ID|register_array[21][25]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][25]~regout\,
	datab => \ID|Mux38~0_combout\,
	datac => \ID|register_array[29][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux38~1_combout\);

-- Location: LCCOMB_X29_Y20_N6
\ID|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~9_combout\ = (\ID|Mux38~6_combout\ & ((\ID|Mux38~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux38~6_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(16) & \ID|Mux38~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~8_combout\,
	datab => \ID|Mux38~6_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux38~1_combout\,
	combout => \ID|Mux38~9_combout\);

-- Location: LCCOMB_X29_Y20_N12
\ID|Mux38~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux38~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux38~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux38~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux38~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux38~9_combout\,
	combout => \ID|Mux38~20_combout\);

-- Location: LCCOMB_X25_Y13_N12
\ID|register_array~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~41_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(24)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[24]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \EXE|ALU_Result[24]~24_combout\,
	datac => \CTL|Equal1~1_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(24),
	combout => \ID|register_array~41_combout\);

-- Location: LCFF_X20_Y15_N9
\ID|register_array[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][24]~regout\);

-- Location: LCFF_X20_Y15_N7
\ID|register_array[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][24]~regout\);

-- Location: LCCOMB_X20_Y15_N8
\ID|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~15_combout\ = (\ID|Mux39~14_combout\ & (((\ID|register_array[3][24]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux39~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[2][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][24]~regout\,
	datad => \ID|register_array[2][24]~regout\,
	combout => \ID|Mux39~15_combout\);

-- Location: LCFF_X26_Y11_N11
\ID|register_array[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][24]~regout\);

-- Location: LCFF_X26_Y14_N11
\ID|register_array[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][24]~regout\);

-- Location: LCCOMB_X26_Y11_N10
\ID|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][24]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[4][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][24]~regout\,
	datad => \ID|register_array[6][24]~regout\,
	combout => \ID|Mux39~12_combout\);

-- Location: LCFF_X27_Y11_N25
\ID|register_array[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][24]~regout\);

-- Location: LCCOMB_X27_Y11_N24
\ID|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~13_combout\ = (\ID|Mux39~12_combout\ & (((\ID|register_array[7][24]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux39~12_combout\ & (\ID|register_array[5][24]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][24]~regout\,
	datab => \ID|Mux39~12_combout\,
	datac => \ID|register_array[7][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux39~13_combout\);

-- Location: LCCOMB_X20_Y15_N26
\ID|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux39~13_combout\) # (\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux39~15_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux39~15_combout\,
	datac => \ID|Mux39~13_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux39~16_combout\);

-- Location: LCFF_X16_Y17_N19
\ID|register_array[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][24]~regout\);

-- Location: LCCOMB_X16_Y17_N18
\ID|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[9][24]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[8][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][24]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux39~10_combout\);

-- Location: LCFF_X16_Y16_N7
\ID|register_array[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][24]~regout\);

-- Location: LCFF_X16_Y17_N1
\ID|register_array[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][24]~regout\);

-- Location: LCCOMB_X16_Y16_N6
\ID|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux39~10_combout\ & (\ID|register_array[11][24]~regout\)) # (!\ID|Mux39~10_combout\ & ((\ID|register_array[10][24]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux39~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux39~10_combout\,
	datac => \ID|register_array[11][24]~regout\,
	datad => \ID|register_array[10][24]~regout\,
	combout => \ID|Mux39~11_combout\);

-- Location: LCFF_X26_Y14_N13
\ID|register_array[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][24]~regout\);

-- Location: LCFF_X25_Y14_N29
\ID|register_array[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][24]~regout\);

-- Location: LCCOMB_X25_Y14_N28
\ID|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][24]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (((\ID|register_array[12][24]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][24]~regout\,
	datac => \ID|register_array[12][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux39~17_combout\);

-- Location: LCFF_X24_Y15_N31
\ID|register_array[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][24]~regout\);

-- Location: LCCOMB_X24_Y15_N30
\ID|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~18_combout\ = (\ID|Mux39~17_combout\ & (((\ID|register_array[15][24]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux39~17_combout\ & (\ID|register_array[13][24]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][24]~regout\,
	datab => \ID|Mux39~17_combout\,
	datac => \ID|register_array[15][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux39~18_combout\);

-- Location: LCCOMB_X20_Y15_N20
\ID|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux39~16_combout\ & ((\ID|Mux39~18_combout\))) # (!\ID|Mux39~16_combout\ & (\ID|Mux39~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|Mux39~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux39~16_combout\,
	datac => \ID|Mux39~11_combout\,
	datad => \ID|Mux39~18_combout\,
	combout => \ID|Mux39~19_combout\);

-- Location: LCCOMB_X21_Y13_N4
\ID|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[26][24]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[18][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][24]~regout\,
	datad => \ID|register_array[26][24]~regout\,
	combout => \ID|Mux39~0_combout\);

-- Location: LCFF_X25_Y13_N13
\ID|register_array[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~41_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][24]~regout\);

-- Location: LCCOMB_X25_Y13_N24
\ID|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux39~0_combout\ & (\ID|register_array[30][24]~regout\)) # (!\ID|Mux39~0_combout\ & ((\ID|register_array[22][24]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[30][24]~regout\,
	datac => \ID|Mux39~0_combout\,
	datad => \ID|register_array[22][24]~regout\,
	combout => \ID|Mux39~1_combout\);

-- Location: LCFF_X19_Y13_N11
\ID|register_array[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][24]~regout\);

-- Location: LCFF_X18_Y13_N27
\ID|register_array[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][24]~regout\);

-- Location: LCCOMB_X18_Y13_N26
\ID|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][24]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][24]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][24]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][24]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux39~7_combout\);

-- Location: LCCOMB_X19_Y13_N10
\ID|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux39~7_combout\ & ((\ID|register_array[31][24]~regout\))) # (!\ID|Mux39~7_combout\ & (\ID|register_array[27][24]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][24]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][24]~regout\,
	datad => \ID|Mux39~7_combout\,
	combout => \ID|Mux39~8_combout\);

-- Location: LCCOMB_X20_Y15_N30
\ID|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~9_combout\ = (\ID|Mux39~6_combout\ & (((\ID|Mux39~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux39~6_combout\ & (\ID|Mux39~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux39~6_combout\,
	datab => \ID|Mux39~1_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux39~8_combout\,
	combout => \ID|Mux39~9_combout\);

-- Location: LCCOMB_X20_Y15_N14
\ID|Mux39~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux39~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux39~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux39~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \ID|Mux39~19_combout\,
	datad => \ID|Mux39~9_combout\,
	combout => \ID|Mux39~20_combout\);

-- Location: LCFF_X24_Y18_N3
\ID|register_array[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][23]~regout\);

-- Location: LCFF_X25_Y14_N9
\ID|register_array[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][23]~regout\);

-- Location: LCFF_X25_Y14_N23
\ID|register_array[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][23]~regout\);

-- Location: LCCOMB_X25_Y14_N22
\ID|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[13][23]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[12][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][23]~regout\,
	datac => \ID|register_array[13][23]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux8~17_combout\);

-- Location: LCCOMB_X24_Y18_N2
\ID|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux8~17_combout\ & (\ID|register_array[15][23]~regout\)) # (!\ID|Mux8~17_combout\ & ((\ID|register_array[14][23]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[15][23]~regout\,
	datac => \ID|register_array[14][23]~regout\,
	datad => \ID|Mux8~17_combout\,
	combout => \ID|Mux8~18_combout\);

-- Location: LCFF_X24_Y19_N11
\ID|register_array[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][23]~regout\);

-- Location: LCFF_X29_Y16_N13
\ID|register_array[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][23]~regout\);

-- Location: LCCOMB_X29_Y16_N12
\ID|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[5][23]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[4][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][23]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[5][23]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux8~10_combout\);

-- Location: LCCOMB_X24_Y19_N10
\ID|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux8~10_combout\ & (\ID|register_array[7][23]~regout\)) # (!\ID|Mux8~10_combout\ & ((\ID|register_array[6][23]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][23]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][23]~regout\,
	datad => \ID|Mux8~10_combout\,
	combout => \ID|Mux8~11_combout\);

-- Location: LCFF_X21_Y15_N9
\ID|register_array[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][23]~regout\);

-- Location: LCFF_X21_Y15_N3
\ID|register_array[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][23]~regout\);

-- Location: LCCOMB_X21_Y15_N2
\ID|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][23]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux8~14_combout\);

-- Location: LCCOMB_X21_Y15_N8
\ID|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux8~14_combout\ & (\ID|register_array[3][23]~regout\)) # (!\ID|Mux8~14_combout\ & ((\ID|register_array[1][23]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][23]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[1][23]~regout\,
	datad => \ID|Mux8~14_combout\,
	combout => \ID|Mux8~15_combout\);

-- Location: LCFF_X16_Y17_N29
\ID|register_array[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][23]~regout\);

-- Location: LCFF_X16_Y17_N31
\ID|register_array[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][23]~regout\);

-- Location: LCCOMB_X16_Y17_N28
\ID|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|register_array[10][23]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- ((\ID|register_array[8][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[10][23]~regout\,
	datad => \ID|register_array[8][23]~regout\,
	combout => \ID|Mux8~12_combout\);

-- Location: LCFF_X20_Y18_N9
\ID|register_array[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][23]~regout\);

-- Location: LCFF_X16_Y18_N25
\ID|register_array[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][23]~regout\);

-- Location: LCCOMB_X20_Y18_N8
\ID|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux8~12_combout\ & ((\ID|register_array[11][23]~regout\))) # (!\ID|Mux8~12_combout\ & (\ID|register_array[9][23]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux8~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux8~12_combout\,
	datac => \ID|register_array[9][23]~regout\,
	datad => \ID|register_array[11][23]~regout\,
	combout => \ID|Mux8~13_combout\);

-- Location: LCCOMB_X21_Y15_N20
\ID|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23)) # ((\ID|Mux8~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux8~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|Mux8~15_combout\,
	datad => \ID|Mux8~13_combout\,
	combout => \ID|Mux8~16_combout\);

-- Location: LCCOMB_X25_Y12_N16
\ID|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux8~16_combout\ & (\ID|Mux8~18_combout\)) # (!\ID|Mux8~16_combout\ & ((\ID|Mux8~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux8~18_combout\,
	datac => \ID|Mux8~11_combout\,
	datad => \ID|Mux8~16_combout\,
	combout => \ID|Mux8~19_combout\);

-- Location: LCFF_X21_Y13_N1
\ID|register_array[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][23]~regout\);

-- Location: LCFF_X20_Y13_N5
\ID|register_array[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][23]~regout\);

-- Location: LCCOMB_X20_Y13_N4
\ID|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[22][23]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][23]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[18][23]~regout\,
	datac => \ID|register_array[22][23]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux8~2_combout\);

-- Location: LCFF_X21_Y13_N23
\ID|register_array[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][23]~regout\);

-- Location: LCFF_X22_Y13_N23
\ID|register_array[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][23]~regout\);

-- Location: LCCOMB_X21_Y13_N22
\ID|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux8~2_combout\ & ((\ID|register_array[30][23]~regout\))) # (!\ID|Mux8~2_combout\ & (\ID|register_array[26][23]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux8~2_combout\,
	datac => \ID|register_array[26][23]~regout\,
	datad => \ID|register_array[30][23]~regout\,
	combout => \ID|Mux8~3_combout\);

-- Location: LCFF_X30_Y13_N27
\ID|register_array[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][23]~regout\);

-- Location: LCFF_X30_Y13_N25
\ID|register_array[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[20][20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][23]~regout\);

-- Location: LCCOMB_X30_Y13_N24
\ID|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|register_array[20][23]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[16][23]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[16][23]~regout\,
	datac => \ID|register_array[20][23]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux8~4_combout\);

-- Location: LCFF_X27_Y16_N9
\ID|register_array[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][23]~regout\);

-- Location: LCFF_X29_Y17_N5
\ID|register_array[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][23]~regout\);

-- Location: LCCOMB_X27_Y16_N8
\ID|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux8~4_combout\ & ((\ID|register_array[28][23]~regout\))) # (!\ID|Mux8~4_combout\ & (\ID|register_array[24][23]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux8~4_combout\,
	datac => \ID|register_array[24][23]~regout\,
	datad => \ID|register_array[28][23]~regout\,
	combout => \ID|Mux8~5_combout\);

-- Location: LCCOMB_X25_Y12_N2
\ID|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux8~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux8~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux8~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(22),
	datad => \ID|Mux8~5_combout\,
	combout => \ID|Mux8~6_combout\);

-- Location: LCFF_X26_Y15_N15
\ID|register_array[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][23]~regout\);

-- Location: LCFF_X26_Y20_N27
\ID|register_array[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][23]~regout\);

-- Location: LCCOMB_X26_Y20_N26
\ID|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][23]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[17][23]~regout\,
	datac => \ID|register_array[25][23]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux8~0_combout\);

-- Location: LCFF_X25_Y12_N25
\ID|register_array[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][23]~regout\);

-- Location: LCFF_X21_Y21_N25
\ID|register_array[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~42_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][23]~regout\);

-- Location: LCCOMB_X25_Y12_N24
\ID|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux8~0_combout\ & (\ID|register_array[29][23]~regout\)) # (!\ID|Mux8~0_combout\ & ((\ID|register_array[21][23]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux8~0_combout\,
	datac => \ID|register_array[29][23]~regout\,
	datad => \ID|register_array[21][23]~regout\,
	combout => \ID|Mux8~1_combout\);

-- Location: LCFF_X25_Y12_N13
\ID|register_array[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][23]~regout\);

-- Location: LCFF_X19_Y13_N29
\ID|register_array[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][23]~regout\);

-- Location: LCCOMB_X25_Y12_N12
\ID|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~8_combout\ = (\ID|Mux8~7_combout\ & (((\ID|register_array[31][23]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux8~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux8~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][23]~regout\,
	datad => \ID|register_array[31][23]~regout\,
	combout => \ID|Mux8~8_combout\);

-- Location: LCCOMB_X25_Y12_N6
\ID|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux8~6_combout\ & ((\ID|Mux8~8_combout\))) # (!\ID|Mux8~6_combout\ & (\ID|Mux8~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux8~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux8~6_combout\,
	datac => \ID|Mux8~1_combout\,
	datad => \ID|Mux8~8_combout\,
	combout => \ID|Mux8~9_combout\);

-- Location: LCCOMB_X25_Y12_N18
\ID|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux8~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux8~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \ID|Mux8~19_combout\,
	datad => \ID|Mux8~9_combout\,
	combout => \ID|Mux8~20_combout\);

-- Location: LCCOMB_X25_Y12_N0
\EXE|Add1~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~126_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[23]~88_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\ID|Mux8~20_combout\))) # (!\EXE|Binput[23]~88_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \ID|Mux8~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[23]~88_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \ID|Mux8~20_combout\,
	datad => \EXE|Add1~1_combout\,
	combout => \EXE|Add1~126_combout\);

-- Location: LCCOMB_X25_Y13_N8
\EXE|ALU_Result[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[23]~23_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~126_combout\) # ((\EXE|Add1~83_combout\ & \EXE|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Add1~83_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~126_combout\,
	combout => \EXE|ALU_Result[23]~23_combout\);

-- Location: LCCOMB_X21_Y21_N24
\ID|register_array~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~42_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(23))) # (!\CTL|Equal1~1_combout\ & ((\EXE|ALU_Result[23]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(23),
	datac => \EXE|ALU_Result[23]~23_combout\,
	datad => \CTL|Equal1~1_combout\,
	combout => \ID|register_array~42_combout\);

-- Location: LCFF_X21_Y17_N9
\ID|register_array[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][23]~regout\);

-- Location: LCCOMB_X21_Y17_N8
\ID|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~18_combout\ = (\ID|Mux40~17_combout\ & (((\ID|register_array[15][23]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux40~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[15][23]~regout\,
	datad => \ID|register_array[14][23]~regout\,
	combout => \ID|Mux40~18_combout\);

-- Location: LCCOMB_X16_Y17_N30
\ID|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][23]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[8][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][23]~regout\,
	datad => \ID|register_array[10][23]~regout\,
	combout => \ID|Mux40~12_combout\);

-- Location: LCCOMB_X16_Y18_N24
\ID|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~13_combout\ = (\ID|Mux40~12_combout\ & (((\ID|register_array[11][23]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux40~12_combout\ & (\ID|register_array[9][23]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][23]~regout\,
	datab => \ID|Mux40~12_combout\,
	datac => \ID|register_array[11][23]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux40~13_combout\);

-- Location: LCFF_X18_Y15_N9
\ID|register_array[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][23]~regout\);

-- Location: LCCOMB_X29_Y16_N6
\ID|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[2][23]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[2][23]~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux40~14_combout\);

-- Location: LCCOMB_X18_Y15_N8
\ID|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux40~14_combout\ & ((\ID|register_array[3][23]~regout\))) # (!\ID|Mux40~14_combout\ & (\ID|register_array[1][23]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux40~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][23]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[3][23]~regout\,
	datad => \ID|Mux40~14_combout\,
	combout => \ID|Mux40~15_combout\);

-- Location: LCCOMB_X29_Y16_N8
\ID|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|Mux40~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux40~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux40~13_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \ID|Mux40~15_combout\,
	combout => \ID|Mux40~16_combout\);

-- Location: LCFF_X26_Y11_N5
\ID|register_array[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][23]~regout\);

-- Location: LCCOMB_X26_Y11_N4
\ID|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[5][23]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[4][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][23]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][23]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux40~10_combout\);

-- Location: LCFF_X29_Y16_N23
\ID|register_array[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][23]~regout\);

-- Location: LCCOMB_X29_Y16_N22
\ID|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux40~10_combout\ & (\ID|register_array[7][23]~regout\)) # (!\ID|Mux40~10_combout\ & ((\ID|register_array[6][23]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux40~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux40~10_combout\,
	datac => \ID|register_array[7][23]~regout\,
	datad => \ID|register_array[6][23]~regout\,
	combout => \ID|Mux40~11_combout\);

-- Location: LCCOMB_X29_Y16_N26
\ID|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux40~16_combout\ & (\ID|Mux40~18_combout\)) # (!\ID|Mux40~16_combout\ & ((\ID|Mux40~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux40~18_combout\,
	datac => \ID|Mux40~16_combout\,
	datad => \ID|Mux40~11_combout\,
	combout => \ID|Mux40~19_combout\);

-- Location: LCCOMB_X30_Y13_N26
\ID|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[20][23]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[16][23]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][23]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[16][23]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux40~4_combout\);

-- Location: LCCOMB_X29_Y17_N4
\ID|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux40~4_combout\ & (\ID|register_array[28][23]~regout\)) # (!\ID|Mux40~4_combout\ & ((\ID|register_array[24][23]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux40~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux40~4_combout\,
	datac => \ID|register_array[28][23]~regout\,
	datad => \ID|register_array[24][23]~regout\,
	combout => \ID|Mux40~5_combout\);

-- Location: LCCOMB_X22_Y13_N22
\ID|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~3_combout\ = (\ID|Mux40~2_combout\ & (((\ID|register_array[30][23]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux40~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[26][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[30][23]~regout\,
	datad => \ID|register_array[26][23]~regout\,
	combout => \ID|Mux40~3_combout\);

-- Location: LCCOMB_X29_Y16_N18
\ID|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|Mux40~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux40~5_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux40~5_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux40~3_combout\,
	combout => \ID|Mux40~6_combout\);

-- Location: LCCOMB_X26_Y15_N14
\ID|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][23]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][23]~regout\,
	datad => \ID|register_array[25][23]~regout\,
	combout => \ID|Mux40~0_combout\);

-- Location: LCCOMB_X29_Y16_N24
\ID|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~1_combout\ = (\ID|Mux40~0_combout\ & ((\ID|register_array[29][23]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux40~0_combout\ & (((\ID|register_array[21][23]~regout\ & \IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][23]~regout\,
	datab => \ID|Mux40~0_combout\,
	datac => \ID|register_array[21][23]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux40~1_combout\);

-- Location: LCCOMB_X29_Y16_N28
\ID|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~9_combout\ = (\ID|Mux40~6_combout\ & ((\ID|Mux40~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux40~6_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(16) & \ID|Mux40~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux40~8_combout\,
	datab => \ID|Mux40~6_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|Mux40~1_combout\,
	combout => \ID|Mux40~9_combout\);

-- Location: LCCOMB_X29_Y16_N4
\ID|Mux40~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux40~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux40~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux40~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux40~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux40~9_combout\,
	combout => \ID|Mux40~20_combout\);

-- Location: LCCOMB_X23_Y17_N24
\ID|register_array~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~43_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(22)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[22]~22_combout\,
	datab => \CTL|Equal1~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(22),
	datad => \reset~combout\,
	combout => \ID|register_array~43_combout\);

-- Location: LCFF_X26_Y11_N23
\ID|register_array[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[5][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][22]~regout\);

-- Location: LCFF_X27_Y11_N3
\ID|register_array[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][22]~regout\);

-- Location: LCCOMB_X27_Y11_N2
\ID|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~13_combout\ = (\ID|Mux41~12_combout\ & (((\ID|register_array[7][22]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux41~12_combout\ & (\ID|register_array[5][22]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~12_combout\,
	datab => \ID|register_array[5][22]~regout\,
	datac => \ID|register_array[7][22]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux41~13_combout\);

-- Location: LCFF_X18_Y15_N19
\ID|register_array[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][22]~regout\);

-- Location: LCFF_X19_Y17_N27
\ID|register_array[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][22]~regout\);

-- Location: LCCOMB_X18_Y15_N18
\ID|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~15_combout\ = (\ID|Mux41~14_combout\ & (((\ID|register_array[3][22]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux41~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[2][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[3][22]~regout\,
	datad => \ID|register_array[2][22]~regout\,
	combout => \ID|Mux41~15_combout\);

-- Location: LCCOMB_X15_Y15_N30
\ID|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux41~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux41~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux41~13_combout\,
	datad => \ID|Mux41~15_combout\,
	combout => \ID|Mux41~16_combout\);

-- Location: LCFF_X16_Y17_N25
\ID|register_array[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][22]~regout\);

-- Location: LCCOMB_X16_Y17_N24
\ID|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (((\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|register_array[9][22]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[8][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][22]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][22]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux41~10_combout\);

-- Location: LCFF_X15_Y15_N23
\ID|register_array[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][22]~regout\);

-- Location: LCCOMB_X15_Y15_N22
\ID|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~11_combout\ = (\ID|Mux41~10_combout\ & (((\ID|register_array[11][22]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux41~10_combout\ & (\ID|register_array[10][22]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][22]~regout\,
	datab => \ID|Mux41~10_combout\,
	datac => \ID|register_array[11][22]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux41~11_combout\);

-- Location: LCFF_X29_Y14_N25
\ID|register_array[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][22]~regout\);

-- Location: LCFF_X25_Y14_N11
\ID|register_array[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][22]~regout\);

-- Location: LCCOMB_X29_Y14_N24
\ID|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~18_combout\ = (\ID|Mux41~17_combout\ & (((\ID|register_array[15][22]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux41~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[13][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[15][22]~regout\,
	datad => \ID|register_array[13][22]~regout\,
	combout => \ID|Mux41~18_combout\);

-- Location: LCCOMB_X15_Y15_N8
\ID|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux41~16_combout\ & ((\ID|Mux41~18_combout\))) # (!\ID|Mux41~16_combout\ & (\ID|Mux41~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|Mux41~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux41~16_combout\,
	datac => \ID|Mux41~11_combout\,
	datad => \ID|Mux41~18_combout\,
	combout => \ID|Mux41~19_combout\);

-- Location: LCFF_X19_Y13_N25
\ID|register_array[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][22]~regout\);

-- Location: LCFF_X18_Y13_N19
\ID|register_array[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][22]~regout\);

-- Location: LCFF_X19_Y13_N31
\ID|register_array[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][22]~regout\);

-- Location: LCCOMB_X18_Y13_N18
\ID|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[23][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[19][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][22]~regout\,
	datad => \ID|register_array[23][22]~regout\,
	combout => \ID|Mux41~7_combout\);

-- Location: LCCOMB_X19_Y13_N24
\ID|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux41~7_combout\ & ((\ID|register_array[31][22]~regout\))) # (!\ID|Mux41~7_combout\ & (\ID|register_array[27][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][22]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][22]~regout\,
	datad => \ID|Mux41~7_combout\,
	combout => \ID|Mux41~8_combout\);

-- Location: LCFF_X22_Y13_N9
\ID|register_array[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][22]~regout\);

-- Location: LCFF_X21_Y13_N29
\ID|register_array[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][22]~regout\);

-- Location: LCFF_X21_Y13_N19
\ID|register_array[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][22]~regout\);

-- Location: LCCOMB_X21_Y13_N28
\ID|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[26][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[18][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][22]~regout\,
	datad => \ID|register_array[26][22]~regout\,
	combout => \ID|Mux41~0_combout\);

-- Location: LCCOMB_X22_Y13_N8
\ID|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux41~0_combout\ & ((\ID|register_array[30][22]~regout\))) # (!\ID|Mux41~0_combout\ & (\ID|register_array[22][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][22]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[30][22]~regout\,
	datad => \ID|Mux41~0_combout\,
	combout => \ID|Mux41~1_combout\);

-- Location: LCCOMB_X15_Y15_N26
\ID|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~9_combout\ = (\ID|Mux41~6_combout\ & (((\ID|Mux41~8_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux41~6_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux41~6_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux41~8_combout\,
	datad => \ID|Mux41~1_combout\,
	combout => \ID|Mux41~9_combout\);

-- Location: LCCOMB_X15_Y15_N10
\ID|Mux41~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux41~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux41~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux41~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|Mux41~19_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux41~9_combout\,
	combout => \ID|Mux41~20_combout\);

-- Location: LCCOMB_X27_Y12_N24
\ID|register_array~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~44_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(21)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[21]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|ALU_Result[21]~21_combout\,
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(21),
	combout => \ID|register_array~44_combout\);

-- Location: LCFF_X27_Y15_N19
\ID|register_array[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][21]~regout\);

-- Location: LCCOMB_X27_Y15_N18
\ID|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][21]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][21]~regout\,
	datad => \ID|register_array[25][21]~regout\,
	combout => \ID|Mux42~0_combout\);

-- Location: LCCOMB_X27_Y12_N28
\ID|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux42~0_combout\ & ((\ID|register_array[29][21]~regout\))) # (!\ID|Mux42~0_combout\ & (\ID|register_array[21][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][21]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux42~0_combout\,
	datad => \ID|register_array[29][21]~regout\,
	combout => \ID|Mux42~1_combout\);

-- Location: LCFF_X19_Y13_N27
\ID|register_array[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][21]~regout\);

-- Location: LCFF_X19_Y13_N13
\ID|register_array[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][21]~regout\);

-- Location: LCFF_X18_Y13_N15
\ID|register_array[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][21]~regout\);

-- Location: LCCOMB_X18_Y13_N14
\ID|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[27][21]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[19][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][21]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][21]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux42~7_combout\);

-- Location: LCCOMB_X19_Y13_N12
\ID|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux42~7_combout\ & ((\ID|register_array[31][21]~regout\))) # (!\ID|Mux42~7_combout\ & (\ID|register_array[23][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[23][21]~regout\,
	datac => \ID|register_array[31][21]~regout\,
	datad => \ID|Mux42~7_combout\,
	combout => \ID|Mux42~8_combout\);

-- Location: LCFF_X21_Y13_N17
\ID|register_array[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][21]~regout\);

-- Location: LCCOMB_X21_Y13_N16
\ID|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][21]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][21]~regout\,
	datad => \ID|register_array[22][21]~regout\,
	combout => \ID|Mux42~2_combout\);

-- Location: LCCOMB_X22_Y13_N18
\ID|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux42~2_combout\ & ((\ID|register_array[30][21]~regout\))) # (!\ID|Mux42~2_combout\ & (\ID|register_array[26][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][21]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[30][21]~regout\,
	datad => \ID|Mux42~2_combout\,
	combout => \ID|Mux42~3_combout\);

-- Location: LCCOMB_X30_Y13_N12
\ID|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|register_array[20][21]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[16][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[20][21]~regout\,
	datac => \ID|register_array[16][21]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux42~4_combout\);

-- Location: LCCOMB_X29_Y15_N12
\ID|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux42~4_combout\ & ((\ID|register_array[28][21]~regout\))) # (!\ID|Mux42~4_combout\ & (\ID|register_array[24][21]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[24][21]~regout\,
	datac => \ID|register_array[28][21]~regout\,
	datad => \ID|Mux42~4_combout\,
	combout => \ID|Mux42~5_combout\);

-- Location: LCCOMB_X29_Y15_N30
\ID|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux42~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux42~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux42~3_combout\,
	datad => \ID|Mux42~5_combout\,
	combout => \ID|Mux42~6_combout\);

-- Location: LCCOMB_X29_Y15_N16
\ID|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux42~6_combout\ & ((\ID|Mux42~8_combout\))) # (!\ID|Mux42~6_combout\ & (\ID|Mux42~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux42~1_combout\,
	datac => \ID|Mux42~8_combout\,
	datad => \ID|Mux42~6_combout\,
	combout => \ID|Mux42~9_combout\);

-- Location: LCCOMB_X29_Y14_N10
\ID|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~18_combout\ = (\ID|Mux42~17_combout\ & (((\ID|register_array[15][21]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux42~17_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~17_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[15][21]~regout\,
	datad => \ID|register_array[14][21]~regout\,
	combout => \ID|Mux42~18_combout\);

-- Location: LCCOMB_X27_Y11_N20
\ID|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~11_combout\ = (\ID|Mux42~10_combout\ & (((\ID|register_array[7][21]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(17)))) # (!\ID|Mux42~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[7][21]~regout\,
	datad => \ID|register_array[6][21]~regout\,
	combout => \ID|Mux42~11_combout\);

-- Location: LCCOMB_X18_Y15_N4
\ID|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~15_combout\ = (\ID|Mux42~14_combout\ & (((\ID|register_array[3][21]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(16)))) # (!\ID|Mux42~14_combout\ & (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[1][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux42~14_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[3][21]~regout\,
	datad => \ID|register_array[1][21]~regout\,
	combout => \ID|Mux42~15_combout\);

-- Location: LCCOMB_X16_Y17_N4
\ID|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][21]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][21]~regout\,
	datad => \ID|register_array[10][21]~regout\,
	combout => \ID|Mux42~12_combout\);

-- Location: LCCOMB_X18_Y17_N10
\ID|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~13_combout\ = (\ID|Mux42~12_combout\ & (((\ID|register_array[11][21]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux42~12_combout\ & (\ID|register_array[9][21]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][21]~regout\,
	datab => \ID|Mux42~12_combout\,
	datac => \ID|register_array[11][21]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux42~13_combout\);

-- Location: LCCOMB_X29_Y15_N26
\ID|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux42~13_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux42~15_combout\,
	datac => \ID|Mux42~13_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux42~16_combout\);

-- Location: LCCOMB_X29_Y15_N28
\ID|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux42~16_combout\ & (\ID|Mux42~18_combout\)) # (!\ID|Mux42~16_combout\ & ((\ID|Mux42~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux42~18_combout\,
	datac => \ID|Mux42~11_combout\,
	datad => \ID|Mux42~16_combout\,
	combout => \ID|Mux42~19_combout\);

-- Location: LCCOMB_X29_Y15_N14
\ID|Mux42~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux42~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux42~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux42~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \ID|Mux42~9_combout\,
	datad => \ID|Mux42~19_combout\,
	combout => \ID|Mux42~20_combout\);

-- Location: LCCOMB_X24_Y16_N26
\ID|register_array~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~45_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(20)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[20]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|ALU_Result[20]~20_combout\,
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(20),
	combout => \ID|register_array~45_combout\);

-- Location: LCFF_X27_Y15_N15
\ID|register_array[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][20]~regout\);

-- Location: LCFF_X19_Y12_N11
\ID|register_array[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][20]~regout\);

-- Location: LCCOMB_X27_Y15_N14
\ID|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19)) # ((\ID|register_array[21][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|register_array[17][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][20]~regout\,
	datad => \ID|register_array[21][20]~regout\,
	combout => \ID|Mux43~2_combout\);

-- Location: LCFF_X25_Y15_N5
\ID|register_array[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[29][20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][20]~regout\);

-- Location: LCFF_X27_Y15_N13
\ID|register_array[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][20]~regout\);

-- Location: LCCOMB_X25_Y15_N4
\ID|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux43~2_combout\ & (\ID|register_array[29][20]~regout\)) # (!\ID|Mux43~2_combout\ & ((\ID|register_array[25][20]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux43~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux43~2_combout\,
	datac => \ID|register_array[29][20]~regout\,
	datad => \ID|register_array[25][20]~regout\,
	combout => \ID|Mux43~3_combout\);

-- Location: LCCOMB_X25_Y14_N6
\ID|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\IFE|inst_memory|auto_generated|q_a\(17)) # (\ID|Mux43~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux43~5_combout\ & 
-- (!\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~5_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux43~3_combout\,
	combout => \ID|Mux43~6_combout\);

-- Location: LCFF_X19_Y13_N17
\ID|register_array[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][20]~regout\);

-- Location: LCCOMB_X18_Y13_N2
\ID|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[23][20]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[19][20]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][20]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[19][20]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux43~7_combout\);

-- Location: LCCOMB_X19_Y13_N16
\ID|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux43~7_combout\ & ((\ID|register_array[31][20]~regout\))) # (!\ID|Mux43~7_combout\ & (\ID|register_array[27][20]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (((\ID|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][20]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][20]~regout\,
	datad => \ID|Mux43~7_combout\,
	combout => \ID|Mux43~8_combout\);

-- Location: LCCOMB_X24_Y13_N4
\ID|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~9_combout\ = (\ID|Mux43~6_combout\ & (((\ID|Mux43~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux43~6_combout\ & (\ID|Mux43~1_combout\ & (\IFE|inst_memory|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~1_combout\,
	datab => \ID|Mux43~6_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|Mux43~8_combout\,
	combout => \ID|Mux43~9_combout\);

-- Location: LCCOMB_X25_Y11_N24
\ID|Mux43~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux43~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux43~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux43~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux43~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \ID|Mux43~9_combout\,
	combout => \ID|Mux43~20_combout\);

-- Location: LCCOMB_X24_Y12_N26
\EXE|Binput[19]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[19]~84_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|Equal1~0_combout\ & ((\ID|Mux44~20_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (((\ID|Mux44~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \ID|Mux44~20_combout\,
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[19]~84_combout\);

-- Location: LCCOMB_X25_Y12_N10
\EXE|Add1~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~122_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[19]~84_combout\ & ((\ID|Mux12~20_combout\) # (\EXE|ALU_ctl[0]~0_combout\))) # (!\EXE|Binput[19]~84_combout\ & (\ID|Mux12~20_combout\ & \EXE|ALU_ctl[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \EXE|Binput[19]~84_combout\,
	datac => \ID|Mux12~20_combout\,
	datad => \EXE|ALU_ctl[0]~0_combout\,
	combout => \EXE|Add1~122_combout\);

-- Location: LCCOMB_X24_Y14_N18
\EXE|ALU_Result[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[19]~19_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~122_combout\) # ((\EXE|Add1~75_combout\ & \EXE|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~75_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~122_combout\,
	combout => \EXE|ALU_Result[19]~19_combout\);

-- Location: LCCOMB_X27_Y12_N6
\ID|register_array~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~46_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(19))) # (!\CTL|Equal1~1_combout\ & ((\EXE|ALU_Result[19]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(19),
	datac => \reset~combout\,
	datad => \EXE|ALU_Result[19]~19_combout\,
	combout => \ID|register_array~46_combout\);

-- Location: LCFF_X30_Y14_N17
\ID|register_array[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][19]~regout\);

-- Location: LCCOMB_X31_Y14_N10
\ID|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][19]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|register_array[19][19]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|register_array[27][19]~regout\,
	datac => \ID|register_array[19][19]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux44~7_combout\);

-- Location: LCCOMB_X30_Y14_N26
\ID|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux44~7_combout\ & (\ID|register_array[31][19]~regout\)) # (!\ID|Mux44~7_combout\ & ((\ID|register_array[23][19]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux44~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux44~7_combout\,
	datac => \ID|register_array[31][19]~regout\,
	datad => \ID|register_array[23][19]~regout\,
	combout => \ID|Mux44~8_combout\);

-- Location: LCCOMB_X30_Y13_N4
\ID|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[20][19]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[16][19]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][19]~regout\,
	datac => \ID|register_array[16][19]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux44~4_combout\);

-- Location: LCFF_X29_Y13_N17
\ID|register_array[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][19]~regout\);

-- Location: LCCOMB_X29_Y13_N16
\ID|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux44~4_combout\ & (\ID|register_array[28][19]~regout\)) # (!\ID|Mux44~4_combout\ & ((\ID|register_array[24][19]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux44~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux44~4_combout\,
	datac => \ID|register_array[28][19]~regout\,
	datad => \ID|register_array[24][19]~regout\,
	combout => \ID|Mux44~5_combout\);

-- Location: LCFF_X23_Y15_N15
\ID|register_array[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][19]~regout\);

-- Location: LCCOMB_X23_Y15_N14
\ID|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|register_array[22][19]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|register_array[18][19]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][19]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][19]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux44~2_combout\);

-- Location: LCFF_X30_Y15_N11
\ID|register_array[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][19]~regout\);

-- Location: LCFF_X30_Y15_N17
\ID|register_array[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][19]~regout\);

-- Location: LCCOMB_X30_Y15_N10
\ID|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux44~2_combout\ & (\ID|register_array[30][19]~regout\)) # (!\ID|Mux44~2_combout\ & ((\ID|register_array[26][19]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & 
-- (\ID|Mux44~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux44~2_combout\,
	datac => \ID|register_array[30][19]~regout\,
	datad => \ID|register_array[26][19]~regout\,
	combout => \ID|Mux44~3_combout\);

-- Location: LCCOMB_X30_Y15_N12
\ID|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux44~3_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux44~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|Mux44~5_combout\,
	datad => \ID|Mux44~3_combout\,
	combout => \ID|Mux44~6_combout\);

-- Location: LCCOMB_X30_Y15_N14
\ID|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~9_combout\ = (\ID|Mux44~6_combout\ & (((\ID|Mux44~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux44~6_combout\ & (\ID|Mux44~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~1_combout\,
	datab => \ID|Mux44~8_combout\,
	datac => \ID|Mux44~6_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux44~9_combout\);

-- Location: LCCOMB_X25_Y14_N26
\ID|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \ID|register_array[2][19]~regout\,
	combout => \ID|Mux44~14_combout\);

-- Location: LCCOMB_X18_Y15_N26
\ID|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux44~14_combout\ & ((\ID|register_array[3][19]~regout\))) # (!\ID|Mux44~14_combout\ & (\ID|register_array[1][19]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][19]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[3][19]~regout\,
	datad => \ID|Mux44~14_combout\,
	combout => \ID|Mux44~15_combout\);

-- Location: LCCOMB_X16_Y17_N20
\ID|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[10][19]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[8][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][19]~regout\,
	datad => \ID|register_array[10][19]~regout\,
	combout => \ID|Mux44~12_combout\);

-- Location: LCCOMB_X18_Y17_N18
\ID|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux44~12_combout\ & ((\ID|register_array[11][19]~regout\))) # (!\ID|Mux44~12_combout\ & (\ID|register_array[9][19]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux44~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[9][19]~regout\,
	datac => \ID|register_array[11][19]~regout\,
	datad => \ID|Mux44~12_combout\,
	combout => \ID|Mux44~13_combout\);

-- Location: LCCOMB_X30_Y15_N24
\ID|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|Mux44~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|Mux44~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux44~15_combout\,
	datad => \ID|Mux44~13_combout\,
	combout => \ID|Mux44~16_combout\);

-- Location: LCFF_X26_Y18_N21
\ID|register_array[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][19]~regout\);

-- Location: LCCOMB_X26_Y18_N20
\ID|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[13][19]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[12][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][19]~regout\,
	datad => \ID|register_array[13][19]~regout\,
	combout => \ID|Mux44~17_combout\);

-- Location: LCCOMB_X25_Y18_N8
\ID|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux44~17_combout\ & ((\ID|register_array[15][19]~regout\))) # (!\ID|Mux44~17_combout\ & (\ID|register_array[14][19]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|register_array[14][19]~regout\,
	datac => \ID|register_array[15][19]~regout\,
	datad => \ID|Mux44~17_combout\,
	combout => \ID|Mux44~18_combout\);

-- Location: LCCOMB_X30_Y15_N26
\ID|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux44~16_combout\ & ((\ID|Mux44~18_combout\))) # (!\ID|Mux44~16_combout\ & (\ID|Mux44~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (((\ID|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux44~11_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|Mux44~16_combout\,
	datad => \ID|Mux44~18_combout\,
	combout => \ID|Mux44~19_combout\);

-- Location: LCCOMB_X30_Y15_N4
\ID|Mux44~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux44~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux44~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux44~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \ID|Mux44~9_combout\,
	datad => \ID|Mux44~19_combout\,
	combout => \ID|Mux44~20_combout\);

-- Location: LCCOMB_X24_Y16_N20
\ID|register_array~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~47_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(18)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[18]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|ALU_Result[18]~18_combout\,
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(18),
	combout => \ID|register_array~47_combout\);

-- Location: LCFF_X20_Y18_N19
\ID|register_array[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][18]~regout\);

-- Location: LCCOMB_X26_Y18_N22
\ID|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[14][18]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[12][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][18]~regout\,
	datad => \ID|register_array[14][18]~regout\,
	combout => \ID|Mux45~17_combout\);

-- Location: LCCOMB_X25_Y11_N28
\ID|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux45~17_combout\ & ((\ID|register_array[15][18]~regout\))) # (!\ID|Mux45~17_combout\ & (\ID|register_array[13][18]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[13][18]~regout\,
	datac => \ID|register_array[15][18]~regout\,
	datad => \ID|Mux45~17_combout\,
	combout => \ID|Mux45~18_combout\);

-- Location: LCFF_X18_Y17_N7
\ID|register_array[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[11][20]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][18]~regout\);

-- Location: LCFF_X16_Y17_N17
\ID|register_array[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[8][21]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][18]~regout\);

-- Location: LCFF_X18_Y17_N13
\ID|register_array[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][18]~regout\);

-- Location: LCCOMB_X16_Y17_N16
\ID|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[9][18]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[8][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[8][18]~regout\,
	datad => \ID|register_array[9][18]~regout\,
	combout => \ID|Mux45~10_combout\);

-- Location: LCCOMB_X18_Y17_N6
\ID|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux45~10_combout\ & ((\ID|register_array[11][18]~regout\))) # (!\ID|Mux45~10_combout\ & (\ID|register_array[10][18]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux45~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][18]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[11][18]~regout\,
	datad => \ID|Mux45~10_combout\,
	combout => \ID|Mux45~11_combout\);

-- Location: LCFF_X21_Y11_N3
\ID|register_array[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][18]~regout\);

-- Location: LCCOMB_X21_Y11_N2
\ID|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~15_combout\ = (\ID|Mux45~14_combout\ & (((\ID|register_array[3][18]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\ID|Mux45~14_combout\ & (\ID|register_array[2][18]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~14_combout\,
	datab => \ID|register_array[2][18]~regout\,
	datac => \ID|register_array[3][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux45~15_combout\);

-- Location: LCFF_X26_Y11_N25
\ID|register_array[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][18]~regout\);

-- Location: LCFF_X26_Y14_N23
\ID|register_array[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][18]~regout\);

-- Location: LCCOMB_X26_Y11_N24
\ID|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\IFE|inst_memory|auto_generated|q_a\(17))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|register_array[6][18]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|register_array[4][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[4][18]~regout\,
	datad => \ID|register_array[6][18]~regout\,
	combout => \ID|Mux45~12_combout\);

-- Location: LCCOMB_X25_Y11_N26
\ID|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux45~12_combout\ & ((\ID|register_array[7][18]~regout\))) # (!\ID|Mux45~12_combout\ & (\ID|register_array[5][18]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (((\ID|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|register_array[5][18]~regout\,
	datac => \ID|register_array[7][18]~regout\,
	datad => \ID|Mux45~12_combout\,
	combout => \ID|Mux45~13_combout\);

-- Location: LCCOMB_X25_Y11_N12
\ID|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux45~13_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux45~15_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|Mux45~13_combout\,
	combout => \ID|Mux45~16_combout\);

-- Location: LCCOMB_X25_Y11_N14
\ID|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux45~16_combout\ & (\ID|Mux45~18_combout\)) # (!\ID|Mux45~16_combout\ & ((\ID|Mux45~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((\ID|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \ID|Mux45~18_combout\,
	datac => \ID|Mux45~11_combout\,
	datad => \ID|Mux45~16_combout\,
	combout => \ID|Mux45~19_combout\);

-- Location: LCFF_X30_Y13_N17
\ID|register_array[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[16][20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][18]~regout\);

-- Location: LCCOMB_X30_Y13_N16
\ID|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (((\IFE|inst_memory|auto_generated|q_a\(19))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[24][18]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[16][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[24][18]~regout\,
	datac => \ID|register_array[16][18]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \ID|Mux45~4_combout\);

-- Location: LCCOMB_X29_Y13_N20
\ID|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux45~4_combout\ & ((\ID|register_array[28][18]~regout\))) # (!\ID|Mux45~4_combout\ & (\ID|register_array[20][18]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[20][18]~regout\,
	datac => \ID|register_array[28][18]~regout\,
	datad => \ID|Mux45~4_combout\,
	combout => \ID|Mux45~5_combout\);

-- Location: LCCOMB_X27_Y18_N8
\ID|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~3_combout\ = (\ID|Mux45~2_combout\ & (((\ID|register_array[29][18]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux45~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[29][18]~regout\,
	datad => \ID|register_array[25][18]~regout\,
	combout => \ID|Mux45~3_combout\);

-- Location: LCCOMB_X25_Y11_N8
\ID|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|Mux45~3_combout\) # (\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (\ID|Mux45~5_combout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux45~5_combout\,
	datac => \ID|Mux45~3_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux45~6_combout\);

-- Location: LCCOMB_X30_Y14_N22
\ID|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~8_combout\ = (\ID|Mux45~7_combout\ & (((\ID|register_array[31][18]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(19)))) # (!\ID|Mux45~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux45~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[31][18]~regout\,
	datad => \ID|register_array[27][18]~regout\,
	combout => \ID|Mux45~8_combout\);

-- Location: LCFF_X22_Y17_N17
\ID|register_array[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[18][20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][18]~regout\);

-- Location: LCCOMB_X22_Y17_N16
\ID|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\IFE|inst_memory|auto_generated|q_a\(18)) # ((\ID|register_array[26][18]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (\ID|register_array[18][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \ID|register_array[18][18]~regout\,
	datad => \ID|register_array[26][18]~regout\,
	combout => \ID|Mux45~0_combout\);

-- Location: LCFF_X24_Y16_N21
\ID|register_array[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~47_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][18]~regout\);

-- Location: LCCOMB_X25_Y11_N30
\ID|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux45~0_combout\ & (\ID|register_array[30][18]~regout\)) # (!\ID|Mux45~0_combout\ & ((\ID|register_array[22][18]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- (((\ID|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|register_array[30][18]~regout\,
	datac => \ID|Mux45~0_combout\,
	datad => \ID|register_array[22][18]~regout\,
	combout => \ID|Mux45~1_combout\);

-- Location: LCCOMB_X25_Y11_N10
\ID|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux45~6_combout\ & (\ID|Mux45~8_combout\)) # (!\ID|Mux45~6_combout\ & ((\ID|Mux45~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & (\ID|Mux45~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux45~6_combout\,
	datac => \ID|Mux45~8_combout\,
	datad => \ID|Mux45~1_combout\,
	combout => \ID|Mux45~9_combout\);

-- Location: LCCOMB_X25_Y11_N0
\ID|Mux45~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux45~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux45~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux45~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \ID|Mux45~19_combout\,
	datad => \ID|Mux45~9_combout\,
	combout => \ID|Mux45~20_combout\);

-- Location: LCCOMB_X21_Y12_N8
\ID|register_array~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~38_combout\ = (!\reset~combout\ & ((\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(27)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[27]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[27]~27_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(27),
	datac => \CTL|Equal1~1_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array~38_combout\);

-- Location: LCFF_X21_Y12_N9
\ID|register_array[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~38_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][27]~regout\);

-- Location: LCFF_X26_Y15_N1
\ID|register_array[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][27]~regout\);

-- Location: LCFF_X26_Y20_N9
\ID|register_array[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][27]~regout\);

-- Location: LCCOMB_X26_Y15_N0
\ID|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[25][27]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[17][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[17][27]~regout\,
	datad => \ID|register_array[25][27]~regout\,
	combout => \ID|Mux36~0_combout\);

-- Location: LCCOMB_X21_Y12_N20
\ID|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~1_combout\ = (\ID|Mux36~0_combout\ & ((\ID|register_array[29][27]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux36~0_combout\ & (((\ID|register_array[21][27]~regout\ & \IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][27]~regout\,
	datab => \ID|register_array[21][27]~regout\,
	datac => \ID|Mux36~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux36~1_combout\);

-- Location: LCFF_X16_Y13_N23
\ID|register_array[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][27]~regout\);

-- Location: LCFF_X27_Y16_N7
\ID|register_array[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][27]~regout\);

-- Location: LCCOMB_X16_Y13_N22
\ID|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & ((\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|register_array[27][27]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (\ID|register_array[19][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \ID|register_array[19][27]~regout\,
	datad => \ID|register_array[27][27]~regout\,
	combout => \ID|Mux36~7_combout\);

-- Location: LCFF_X15_Y13_N25
\ID|register_array[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][27]~regout\);

-- Location: LCCOMB_X15_Y13_N24
\ID|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~8_combout\ = (\ID|Mux36~7_combout\ & (((\ID|register_array[31][27]~regout\) # (!\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\ID|Mux36~7_combout\ & (\ID|register_array[23][27]~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][27]~regout\,
	datab => \ID|Mux36~7_combout\,
	datac => \ID|register_array[31][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(18),
	combout => \ID|Mux36~8_combout\);

-- Location: LCCOMB_X23_Y16_N16
\ID|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~9_combout\ = (\ID|Mux36~6_combout\ & (((\ID|Mux36~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(16))))) # (!\ID|Mux36~6_combout\ & (\ID|Mux36~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~6_combout\,
	datab => \ID|Mux36~1_combout\,
	datac => \ID|Mux36~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \ID|Mux36~9_combout\);

-- Location: LCFF_X22_Y16_N31
\ID|register_array[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][27]~regout\);

-- Location: LCCOMB_X22_Y16_N18
\ID|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\IFE|inst_memory|auto_generated|q_a\(16)) # (\ID|register_array[2][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datad => \ID|register_array[2][27]~regout\,
	combout => \ID|Mux36~14_combout\);

-- Location: LCFF_X21_Y16_N25
\ID|register_array[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[3][15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][27]~regout\);

-- Location: LCFF_X22_Y18_N29
\ID|register_array[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[1][29]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][27]~regout\);

-- Location: LCCOMB_X21_Y16_N24
\ID|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|Mux36~14_combout\ & (\ID|register_array[3][27]~regout\)) # (!\ID|Mux36~14_combout\ & ((\ID|register_array[1][27]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & 
-- (\ID|Mux36~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \ID|Mux36~14_combout\,
	datac => \ID|register_array[3][27]~regout\,
	datad => \ID|register_array[1][27]~regout\,
	combout => \ID|Mux36~15_combout\);

-- Location: LCCOMB_X23_Y16_N2
\ID|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & ((\ID|Mux36~13_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(18))))) # (!\IFE|inst_memory|auto_generated|q_a\(19) & (((!\IFE|inst_memory|auto_generated|q_a\(18) & 
-- \ID|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~13_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \ID|Mux36~15_combout\,
	combout => \ID|Mux36~16_combout\);

-- Location: LCFF_X31_Y16_N29
\ID|register_array[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[7][27]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][27]~regout\);

-- Location: LCFF_X30_Y16_N23
\ID|register_array[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][27]~regout\);

-- Location: LCCOMB_X30_Y16_N22
\ID|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\ID|register_array[5][27]~regout\) # ((\IFE|inst_memory|auto_generated|q_a\(17))))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (((\ID|register_array[4][27]~regout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][27]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \ID|register_array[4][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \ID|Mux36~10_combout\);

-- Location: LCCOMB_X31_Y16_N28
\ID|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~11_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux36~10_combout\ & ((\ID|register_array[7][27]~regout\))) # (!\ID|Mux36~10_combout\ & (\ID|register_array[6][27]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (((\ID|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][27]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[7][27]~regout\,
	datad => \ID|Mux36~10_combout\,
	combout => \ID|Mux36~11_combout\);

-- Location: LCFF_X23_Y16_N11
\ID|register_array[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][27]~regout\);

-- Location: LCFF_X22_Y18_N7
\ID|register_array[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][27]~regout\);

-- Location: LCCOMB_X23_Y16_N10
\ID|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & ((\IFE|inst_memory|auto_generated|q_a\(17)) # ((\ID|register_array[13][27]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|register_array[12][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \ID|register_array[12][27]~regout\,
	datad => \ID|register_array[13][27]~regout\,
	combout => \ID|Mux36~17_combout\);

-- Location: LCFF_X22_Y16_N9
\ID|register_array[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][27]~regout\);

-- Location: LCFF_X23_Y16_N25
\ID|register_array[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][27]~regout\);

-- Location: LCCOMB_X22_Y16_N8
\ID|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & ((\ID|Mux36~17_combout\ & (\ID|register_array[15][27]~regout\)) # (!\ID|Mux36~17_combout\ & ((\ID|register_array[14][27]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(17) & 
-- (\ID|Mux36~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \ID|Mux36~17_combout\,
	datac => \ID|register_array[15][27]~regout\,
	datad => \ID|register_array[14][27]~regout\,
	combout => \ID|Mux36~18_combout\);

-- Location: LCCOMB_X23_Y16_N28
\ID|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & ((\ID|Mux36~16_combout\ & ((\ID|Mux36~18_combout\))) # (!\ID|Mux36~16_combout\ & (\ID|Mux36~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(18) & (\ID|Mux36~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \ID|Mux36~16_combout\,
	datac => \ID|Mux36~11_combout\,
	datad => \ID|Mux36~18_combout\,
	combout => \ID|Mux36~19_combout\);

-- Location: LCCOMB_X23_Y16_N14
\ID|Mux36~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux36~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\ID|Mux36~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & ((\ID|Mux36~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \ID|Mux36~9_combout\,
	datad => \ID|Mux36~19_combout\,
	combout => \ID|Mux36~20_combout\);

-- Location: LCCOMB_X22_Y12_N24
\EXE|Add1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~7_combout\ = \EXE|ALU_ctl\(2) $ (((\CTL|ALUSrc~combout\ & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\CTL|ALUSrc~combout\ & ((\ID|Mux36~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \EXE|ALU_ctl\(2),
	datac => \ID|Mux36~20_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE|Add1~7_combout\);

-- Location: LCFF_X29_Y17_N27
\ID|register_array[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][27]~regout\);

-- Location: LCFF_X30_Y17_N21
\ID|register_array[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][27]~regout\);

-- Location: LCCOMB_X30_Y17_N20
\ID|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~5_combout\ = (\ID|Mux4~4_combout\ & ((\ID|register_array[28][27]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux4~4_combout\ & (((\ID|register_array[24][27]~regout\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~4_combout\,
	datab => \ID|register_array[28][27]~regout\,
	datac => \ID|register_array[24][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux4~5_combout\);

-- Location: LCCOMB_X16_Y13_N10
\ID|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux4~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|Mux4~5_combout\ & !\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~3_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux4~5_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux4~6_combout\);

-- Location: LCFF_X16_Y13_N5
\ID|register_array[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][27]~regout\);

-- Location: LCCOMB_X16_Y13_N4
\ID|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~8_combout\ = (\ID|Mux4~7_combout\ & ((\ID|register_array[31][27]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux4~7_combout\ & (((\ID|register_array[23][27]~regout\ & \IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~7_combout\,
	datab => \ID|register_array[31][27]~regout\,
	datac => \ID|register_array[23][27]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux4~8_combout\);

-- Location: LCCOMB_X16_Y13_N0
\ID|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~9_combout\ = (\ID|Mux4~6_combout\ & (((\ID|Mux4~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux4~6_combout\ & (\ID|Mux4~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~1_combout\,
	datab => \ID|Mux4~6_combout\,
	datac => \ID|Mux4~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux4~9_combout\);

-- Location: LCCOMB_X16_Y13_N26
\ID|Mux4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux4~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux4~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux4~19_combout\,
	datab => \ID|Mux4~9_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(25),
	combout => \ID|Mux4~20_combout\);

-- Location: LCCOMB_X24_Y12_N18
\EXE|Binput[27]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[27]~92_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal1~0_combout\ & (\ID|Mux36~20_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux36~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux36~20_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[27]~92_combout\);

-- Location: LCCOMB_X23_Y12_N24
\EXE|Add1~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~130_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\ & ((\ID|Mux4~20_combout\) # (\EXE|Binput[27]~92_combout\))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\ID|Mux4~20_combout\ & \EXE|Binput[27]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~0_combout\,
	datab => \ID|Mux4~20_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \EXE|Binput[27]~92_combout\,
	combout => \EXE|Add1~130_combout\);

-- Location: LCCOMB_X21_Y12_N4
\EXE|Add1~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~160_combout\ = (\EXE|Add1~130_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~91_combout\,
	datad => \EXE|Add1~130_combout\,
	combout => \EXE|Add1~160_combout\);

-- Location: LCCOMB_X22_Y12_N14
\EXE|Binput[29]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[29]~94_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux34~20_combout\))))) # (!\CTL|Equal1~0_combout\ & 
-- (((\ID|Mux34~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(15),
	datab => \CTL|Equal1~0_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \ID|Mux34~20_combout\,
	combout => \EXE|Binput[29]~94_combout\);

-- Location: LCCOMB_X23_Y12_N28
\EXE|Add1~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~132_combout\ = (\EXE|Add1~1_combout\ & ((\ID|Mux2~20_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\EXE|Binput[29]~94_combout\))) # (!\ID|Mux2~20_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \EXE|Binput[29]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \ID|Mux2~20_combout\,
	datac => \EXE|ALU_ctl[0]~0_combout\,
	datad => \EXE|Binput[29]~94_combout\,
	combout => \EXE|Add1~132_combout\);

-- Location: LCCOMB_X21_Y12_N2
\EXE|Add1~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~162_combout\ = (\EXE|Add1~132_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~132_combout\,
	datad => \EXE|Add1~95_combout\,
	combout => \EXE|Add1~162_combout\);

-- Location: LCCOMB_X21_Y12_N6
\EXE|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~3_combout\ = (!\EXE|Add1~161_combout\ & (\EXE|Equal0~2_combout\ & (!\EXE|Add1~160_combout\ & !\EXE|Add1~162_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~161_combout\,
	datab => \EXE|Equal0~2_combout\,
	datac => \EXE|Add1~160_combout\,
	datad => \EXE|Add1~162_combout\,
	combout => \EXE|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y14_N22
\EXE|Binput[0]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[0]~65_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(0))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux63~20_combout\))))) # (!\CTL|Equal1~0_combout\ & 
-- (((\ID|Mux63~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \IFE|inst_memory|auto_generated|q_a\(0),
	datad => \ID|Mux63~20_combout\,
	combout => \EXE|Binput[0]~65_combout\);

-- Location: LCCOMB_X27_Y13_N26
\EXE|Add1~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~102_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[0]~65_combout\ & ((\ID|Mux31~20_combout\) # (\EXE|ALU_ctl[0]~0_combout\))) # (!\EXE|Binput[0]~65_combout\ & (\ID|Mux31~20_combout\ & \EXE|ALU_ctl[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \EXE|Binput[0]~65_combout\,
	datac => \ID|Mux31~20_combout\,
	datad => \EXE|ALU_ctl[0]~0_combout\,
	combout => \EXE|Add1~102_combout\);

-- Location: LCCOMB_X27_Y13_N20
\EXE|Add1~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~103_combout\ = (\EXE|Add1~102_combout\) # ((\EXE|Add1~37_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~37_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~102_combout\,
	combout => \EXE|Add1~103_combout\);

-- Location: LCCOMB_X27_Y13_N2
\EXE|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~5_combout\ = (!\EXE|Add1~2_combout\ & (!\EXE|Add1~103_combout\ & ((!\EXE|Add1~99_combout\) # (!\EXE|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~2_combout\,
	datab => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~103_combout\,
	datad => \EXE|Add1~99_combout\,
	combout => \EXE|Equal0~5_combout\);

-- Location: LCCOMB_X27_Y14_N2
\EXE|Add1~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~139_combout\ = (\EXE|Add1~109_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~109_combout\,
	datab => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~49_combout\,
	combout => \EXE|Add1~139_combout\);

-- Location: LCCOMB_X24_Y14_N26
\EXE|Add1~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~138_combout\ = (\EXE|Add1~108_combout\) # ((\EXE|Add1~47_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~47_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~108_combout\,
	combout => \EXE|Add1~138_combout\);

-- Location: LCCOMB_X27_Y14_N14
\EXE|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~7_combout\ = (!\EXE|Add1~136_combout\ & (!\EXE|Add1~139_combout\ & (!\EXE|Add1~138_combout\ & !\EXE|Add1~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~136_combout\,
	datab => \EXE|Add1~139_combout\,
	datac => \EXE|Add1~138_combout\,
	datad => \EXE|Add1~137_combout\,
	combout => \EXE|Equal0~7_combout\);

-- Location: LCCOMB_X24_Y17_N0
\EXE|Add1~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~142_combout\ = (\EXE|Add1~112_combout\) # ((\EXE|Add1~55_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~55_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~112_combout\,
	combout => \EXE|Add1~142_combout\);

-- Location: LCCOMB_X24_Y14_N20
\EXE|Add1~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~141_combout\ = (\EXE|Add1~111_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~111_combout\,
	datac => \EXE|Add1~53_combout\,
	combout => \EXE|Add1~141_combout\);

-- Location: LCCOMB_X24_Y17_N2
\EXE|Add1~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~140_combout\ = (\EXE|Add1~110_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~110_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~51_combout\,
	combout => \EXE|Add1~140_combout\);

-- Location: LCCOMB_X24_Y17_N6
\EXE|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~6_combout\ = (!\EXE|Add1~143_combout\ & (!\EXE|Add1~142_combout\ & (!\EXE|Add1~141_combout\ & !\EXE|Add1~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~143_combout\,
	datab => \EXE|Add1~142_combout\,
	datac => \EXE|Add1~141_combout\,
	datad => \EXE|Add1~140_combout\,
	combout => \EXE|Equal0~6_combout\);

-- Location: LCCOMB_X27_Y13_N4
\EXE|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~8_combout\ = (!\EXE|Add1~135_combout\ & (\EXE|Equal0~7_combout\ & (!\EXE|Add1~134_combout\ & \EXE|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~135_combout\,
	datab => \EXE|Equal0~7_combout\,
	datac => \EXE|Add1~134_combout\,
	datad => \EXE|Equal0~6_combout\,
	combout => \EXE|Equal0~8_combout\);

-- Location: LCCOMB_X27_Y13_N28
\EXE|Add1~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~163_combout\ = (\EXE|Add1~133_combout\) # ((\EXE|Add1~97_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~97_combout\,
	datab => \EXE|Add1~133_combout\,
	datac => \EXE|Mux19~1_combout\,
	combout => \EXE|Add1~163_combout\);

-- Location: LCCOMB_X27_Y13_N14
\EXE|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~9_combout\ = (\EXE|Equal0~4_combout\ & (\EXE|Equal0~5_combout\ & (\EXE|Equal0~8_combout\ & !\EXE|Add1~163_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal0~4_combout\,
	datab => \EXE|Equal0~5_combout\,
	datac => \EXE|Equal0~8_combout\,
	datad => \EXE|Add1~163_combout\,
	combout => \EXE|Equal0~9_combout\);

-- Location: LCCOMB_X24_Y12_N24
\EXE|Binput[26]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[26]~91_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal1~0_combout\ & (\ID|Mux37~20_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux37~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux37~20_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \CTL|Equal1~0_combout\,
	combout => \EXE|Binput[26]~91_combout\);

-- Location: LCFF_X25_Y13_N27
\ID|register_array[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][26]~regout\);

-- Location: LCFF_X25_Y13_N1
\ID|register_array[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~39_combout\,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][26]~regout\);

-- Location: LCCOMB_X25_Y13_N26
\ID|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~1_combout\ = (\ID|Mux5~0_combout\ & (((\ID|register_array[30][26]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux5~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[30][26]~regout\,
	datad => \ID|register_array[22][26]~regout\,
	combout => \ID|Mux5~1_combout\);

-- Location: LCFF_X15_Y13_N13
\ID|register_array[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][26]~regout\);

-- Location: LCFF_X18_Y13_N25
\ID|register_array[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][26]~regout\);

-- Location: LCCOMB_X18_Y13_N24
\ID|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~8_combout\ = (\ID|Mux5~7_combout\ & ((\ID|register_array[31][26]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux5~7_combout\ & (((\ID|register_array[27][26]~regout\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~7_combout\,
	datab => \ID|register_array[31][26]~regout\,
	datac => \ID|register_array[27][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux5~8_combout\);

-- Location: LCCOMB_X26_Y13_N22
\ID|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~9_combout\ = (\ID|Mux5~6_combout\ & (((\ID|Mux5~8_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux5~6_combout\ & (\ID|Mux5~1_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux5~6_combout\,
	datab => \ID|Mux5~1_combout\,
	datac => \ID|Mux5~8_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux5~9_combout\);

-- Location: LCFF_X24_Y15_N29
\ID|register_array[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][26]~regout\);

-- Location: LCFF_X24_Y15_N19
\ID|register_array[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][26]~regout\);

-- Location: LCFF_X25_Y14_N17
\ID|register_array[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][26]~regout\);

-- Location: LCFF_X26_Y14_N1
\ID|register_array[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][26]~regout\);

-- Location: LCCOMB_X26_Y14_N0
\ID|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][26]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][26]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][26]~regout\,
	datac => \ID|register_array[14][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux5~17_combout\);

-- Location: LCCOMB_X24_Y15_N18
\ID|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux5~17_combout\ & (\ID|register_array[15][26]~regout\)) # (!\ID|Mux5~17_combout\ & ((\ID|register_array[13][26]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[15][26]~regout\,
	datac => \ID|register_array[13][26]~regout\,
	datad => \ID|Mux5~17_combout\,
	combout => \ID|Mux5~18_combout\);

-- Location: LCFF_X30_Y16_N9
\ID|register_array[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][26]~regout\);

-- Location: LCFF_X30_Y16_N11
\ID|register_array[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[4][29]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][26]~regout\);

-- Location: LCCOMB_X30_Y16_N8
\ID|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][26]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[4][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][26]~regout\,
	datad => \ID|register_array[4][26]~regout\,
	combout => \ID|Mux5~12_combout\);

-- Location: LCCOMB_X31_Y16_N22
\ID|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~13_combout\ = (\ID|Mux5~12_combout\ & ((\ID|register_array[7][26]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux5~12_combout\ & (((\ID|register_array[5][26]~regout\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][26]~regout\,
	datab => \ID|Mux5~12_combout\,
	datac => \ID|register_array[5][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux5~13_combout\);

-- Location: LCCOMB_X21_Y15_N4
\ID|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|register_array[1][26]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[1][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux5~14_combout\);

-- Location: LCFF_X21_Y15_N11
\ID|register_array[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][26]~regout\);

-- Location: LCCOMB_X21_Y15_N10
\ID|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux5~14_combout\ & ((\ID|register_array[3][26]~regout\))) # (!\ID|Mux5~14_combout\ & (\ID|register_array[2][26]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (\ID|Mux5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux5~14_combout\,
	datac => \ID|register_array[2][26]~regout\,
	datad => \ID|register_array[3][26]~regout\,
	combout => \ID|Mux5~15_combout\);

-- Location: LCCOMB_X24_Y15_N24
\ID|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|Mux5~13_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux5~13_combout\,
	datad => \ID|Mux5~15_combout\,
	combout => \ID|Mux5~16_combout\);

-- Location: LCFF_X15_Y16_N31
\ID|register_array[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][26]~regout\);

-- Location: LCCOMB_X15_Y16_N30
\ID|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|register_array[9][26]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|register_array[8][26]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][26]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[9][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux5~10_combout\);

-- Location: LCCOMB_X18_Y20_N10
\ID|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~11_combout\ = (\ID|Mux5~10_combout\ & ((\ID|register_array[11][26]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux5~10_combout\ & (((\ID|register_array[10][26]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][26]~regout\,
	datab => \ID|Mux5~10_combout\,
	datac => \ID|register_array[10][26]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux5~11_combout\);

-- Location: LCCOMB_X26_Y13_N16
\ID|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux5~16_combout\ & (\ID|Mux5~18_combout\)) # (!\ID|Mux5~16_combout\ & ((\ID|Mux5~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|Mux5~18_combout\,
	datac => \ID|Mux5~16_combout\,
	datad => \ID|Mux5~11_combout\,
	combout => \ID|Mux5~19_combout\);

-- Location: LCCOMB_X31_Y17_N16
\ID|Mux5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux5~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux5~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datab => \ID|Mux5~9_combout\,
	datac => \ID|Mux5~19_combout\,
	combout => \ID|Mux5~20_combout\);

-- Location: LCCOMB_X23_Y12_N30
\EXE|Add1~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~129_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\ & ((\EXE|Binput[26]~91_combout\) # (\ID|Mux5~20_combout\))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\EXE|Binput[26]~91_combout\ & \ID|Mux5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~0_combout\,
	datab => \EXE|Binput[26]~91_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \ID|Mux5~20_combout\,
	combout => \EXE|Add1~129_combout\);

-- Location: LCCOMB_X25_Y13_N2
\EXE|Add1~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~159_combout\ = (\EXE|Add1~129_combout\) # ((\EXE|Add1~89_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~89_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~129_combout\,
	combout => \EXE|Add1~159_combout\);

-- Location: LCCOMB_X26_Y12_N10
\EXE|Add1~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~157_combout\ = (\EXE|Add1~127_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~127_combout\,
	datac => \EXE|Add1~85_combout\,
	combout => \EXE|Add1~157_combout\);

-- Location: LCCOMB_X25_Y13_N18
\EXE|Add1~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~156_combout\ = (\EXE|Add1~126_combout\) # ((\EXE|Add1~83_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~83_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~126_combout\,
	combout => \EXE|Add1~156_combout\);

-- Location: LCCOMB_X25_Y13_N14
\EXE|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~1_combout\ = (!\EXE|Add1~158_combout\ & (!\EXE|Add1~159_combout\ & (!\EXE|Add1~157_combout\ & !\EXE|Add1~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~158_combout\,
	datab => \EXE|Add1~159_combout\,
	datac => \EXE|Add1~157_combout\,
	datad => \EXE|Add1~156_combout\,
	combout => \EXE|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y10_N12
\EXE|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Equal0~10_combout\ = (\EXE|Equal0~0_combout\ & (\EXE|Equal0~3_combout\ & (\EXE|Equal0~9_combout\ & \EXE|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal0~0_combout\,
	datab => \EXE|Equal0~3_combout\,
	datac => \EXE|Equal0~9_combout\,
	datad => \EXE|Equal0~1_combout\,
	combout => \EXE|Equal0~10_combout\);

-- Location: LCCOMB_X22_Y10_N8
\EXE|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~1_combout\ = (!\reset~combout\ & ((!\EXE|Equal0~10_combout\) # (!\CTL|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal3~0_combout\,
	datac => \EXE|Equal0~10_combout\,
	datad => \reset~combout\,
	combout => \EXE|Add0~1_combout\);

-- Location: LCCOMB_X21_Y10_N8
\EXE|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~2_combout\ = (\EXE|Add_Result[0]~0_combout\ & ((\EXE|Add0~0_combout\) # ((\EXE|Add0~1_combout\ & \IFE|PC_plus_4_out[2]~0_combout\)))) # (!\EXE|Add_Result[0]~0_combout\ & (\EXE|Add0~1_combout\ & (\IFE|PC_plus_4_out[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add_Result[0]~0_combout\,
	datab => \EXE|Add0~1_combout\,
	datac => \IFE|PC_plus_4_out[2]~0_combout\,
	datad => \EXE|Add0~0_combout\,
	combout => \EXE|Add0~2_combout\);

-- Location: LCFF_X21_Y10_N9
\IFE|PC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(2));

-- Location: LCFF_X21_Y10_N11
\IFE|PC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|Add0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(3));

-- Location: LCFF_X21_Y10_N13
\IFE|PC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(4));

-- Location: LCFF_X22_Y10_N11
\IFE|PC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|Add0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(7));

-- Location: LCFF_X21_Y10_N1
\IFE|PC[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(8));

-- Location: LCCOMB_X27_Y13_N0
\EXE|Add1~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~101_combout\ = (\EXE|Add1~2_combout\) # ((\EXE|Add1~99_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~2_combout\,
	datab => \EXE|Add1~99_combout\,
	datac => \EXE|Mux19~1_combout\,
	combout => \EXE|Add1~101_combout\);

-- Location: LCCOMB_X27_Y13_N22
\EXE|ALU_Result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[0]~0_combout\ = (\EXE|Equal1~0_combout\ & ((\EXE|Add1~101_combout\))) # (!\EXE|Equal1~0_combout\ & (\EXE|Add1~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~103_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~101_combout\,
	combout => \EXE|ALU_Result[0]~0_combout\);

-- Location: LCCOMB_X21_Y12_N18
\EXE|ALU_Result[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[1]~1_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~104_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~39_combout\,
	datad => \EXE|Add1~104_combout\,
	combout => \EXE|ALU_Result[1]~1_combout\);

-- Location: LCCOMB_X20_Y17_N8
\EXE|Add1~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~113_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[10]~75_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\ID|Mux21~20_combout\))) # (!\EXE|Binput[10]~75_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \ID|Mux21~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[10]~75_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \ID|Mux21~20_combout\,
	combout => \EXE|Add1~113_combout\);

-- Location: LCCOMB_X24_Y14_N0
\EXE|ALU_Result[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[10]~10_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~113_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~113_combout\,
	datad => \EXE|Add1~57_combout\,
	combout => \EXE|ALU_Result[10]~10_combout\);

-- Location: LCCOMB_X23_Y21_N22
\EXE|Binput[14]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[14]~79_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(14))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux49~20_combout\))))) # (!\CTL|Equal1~0_combout\ & 
-- (((\ID|Mux49~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \IFE|inst_memory|auto_generated|q_a\(14),
	datad => \ID|Mux49~20_combout\,
	combout => \EXE|Binput[14]~79_combout\);

-- Location: LCCOMB_X22_Y21_N0
\EXE|Add1~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~117_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\ & ((\ID|Mux17~20_combout\) # (\EXE|Binput[14]~79_combout\))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\ID|Mux17~20_combout\ & \EXE|Binput[14]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~0_combout\,
	datab => \ID|Mux17~20_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \EXE|Binput[14]~79_combout\,
	combout => \EXE|Add1~117_combout\);

-- Location: LCCOMB_X22_Y21_N10
\EXE|ALU_Result[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[14]~14_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~117_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~65_combout\,
	datad => \EXE|Add1~117_combout\,
	combout => \EXE|ALU_Result[14]~14_combout\);

-- Location: LCCOMB_X27_Y20_N6
\EXE|Add1~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~120_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[17]~82_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\ID|Mux14~20_combout\))) # (!\EXE|Binput[17]~82_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \ID|Mux14~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput[17]~82_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \ID|Mux14~20_combout\,
	datad => \EXE|Add1~1_combout\,
	combout => \EXE|Add1~120_combout\);

-- Location: LCCOMB_X27_Y20_N16
\EXE|ALU_Result[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[17]~17_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~120_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~71_combout\,
	datad => \EXE|Add1~120_combout\,
	combout => \EXE|ALU_Result[17]~17_combout\);

-- Location: LCCOMB_X24_Y12_N16
\EXE|Binput[22]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[22]~87_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(15))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & ((\ID|Mux41~20_combout\))))) # (!\CTL|Equal1~0_combout\ & 
-- (((\ID|Mux41~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \IFE|inst_memory|auto_generated|q_a\(31),
	datad => \ID|Mux41~20_combout\,
	combout => \EXE|Binput[22]~87_combout\);

-- Location: LCFF_X15_Y15_N13
\ID|register_array[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[10][20]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][22]~regout\);

-- Location: LCCOMB_X15_Y15_N12
\ID|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~11_combout\ = (\ID|Mux9~10_combout\ & (((\ID|register_array[11][22]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux9~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[10][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[10][22]~regout\,
	datad => \ID|register_array[11][22]~regout\,
	combout => \ID|Mux9~11_combout\);

-- Location: LCFF_X25_Y14_N13
\ID|register_array[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][22]~regout\);

-- Location: LCFF_X26_Y14_N9
\ID|register_array[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][22]~regout\);

-- Location: LCCOMB_X26_Y14_N8
\ID|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (((\ID|register_array[14][22]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[12][22]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[12][22]~regout\,
	datac => \ID|register_array[14][22]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux9~17_combout\);

-- Location: LCCOMB_X25_Y14_N10
\ID|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux9~17_combout\ & (\ID|register_array[15][22]~regout\)) # (!\ID|Mux9~17_combout\ & ((\ID|register_array[13][22]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[15][22]~regout\,
	datac => \ID|register_array[13][22]~regout\,
	datad => \ID|Mux9~17_combout\,
	combout => \ID|Mux9~18_combout\);

-- Location: LCCOMB_X19_Y12_N22
\ID|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~19_combout\ = (\ID|Mux9~16_combout\ & (((\ID|Mux9~18_combout\) # (!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux9~16_combout\ & (\ID|Mux9~11_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~16_combout\,
	datab => \ID|Mux9~11_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \ID|Mux9~18_combout\,
	combout => \ID|Mux9~19_combout\);

-- Location: LCFF_X20_Y13_N31
\ID|register_array[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][22]~regout\);

-- Location: LCCOMB_X20_Y13_N30
\ID|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~1_combout\ = (\ID|Mux9~0_combout\ & (((\ID|register_array[30][22]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux9~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[22][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[22][22]~regout\,
	datad => \ID|register_array[30][22]~regout\,
	combout => \ID|Mux9~1_combout\);

-- Location: LCFF_X18_Y13_N9
\ID|register_array[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][22]~regout\);

-- Location: LCCOMB_X19_Y13_N30
\ID|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[23][22]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- ((\ID|register_array[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[23][22]~regout\,
	datad => \ID|register_array[19][22]~regout\,
	combout => \ID|Mux9~7_combout\);

-- Location: LCCOMB_X18_Y13_N8
\ID|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux9~7_combout\ & (\ID|register_array[31][22]~regout\)) # (!\ID|Mux9~7_combout\ & ((\ID|register_array[27][22]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[31][22]~regout\,
	datac => \ID|register_array[27][22]~regout\,
	datad => \ID|Mux9~7_combout\,
	combout => \ID|Mux9~8_combout\);

-- Location: LCCOMB_X19_Y12_N18
\ID|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~9_combout\ = (\ID|Mux9~6_combout\ & (((\ID|Mux9~8_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux9~6_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux9~6_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux9~1_combout\,
	datad => \ID|Mux9~8_combout\,
	combout => \ID|Mux9~9_combout\);

-- Location: LCCOMB_X19_Y12_N24
\ID|Mux9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux9~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux9~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datab => \ID|Mux9~19_combout\,
	datad => \ID|Mux9~9_combout\,
	combout => \ID|Mux9~20_combout\);

-- Location: LCCOMB_X25_Y12_N14
\EXE|Add1~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~125_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|Binput[22]~87_combout\ & ((\ID|Mux9~20_combout\) # (\EXE|ALU_ctl[0]~0_combout\))) # (!\EXE|Binput[22]~87_combout\ & (\ID|Mux9~20_combout\ & \EXE|ALU_ctl[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \EXE|Binput[22]~87_combout\,
	datac => \ID|Mux9~20_combout\,
	datad => \EXE|ALU_ctl[0]~0_combout\,
	combout => \EXE|Add1~125_combout\);

-- Location: LCCOMB_X27_Y12_N30
\EXE|ALU_Result[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[22]~22_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~125_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~81_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~125_combout\,
	combout => \EXE|ALU_Result[22]~22_combout\);

-- Location: LCCOMB_X26_Y12_N30
\EXE|ALU_Result[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[26]~26_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~129_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~89_combout\,
	datad => \EXE|Add1~129_combout\,
	combout => \EXE|ALU_Result[26]~26_combout\);

-- Location: LCCOMB_X21_Y12_N12
\EXE|ALU_Result[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[27]~27_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~130_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~91_combout\,
	datad => \EXE|Add1~130_combout\,
	combout => \EXE|ALU_Result[27]~27_combout\);

-- Location: LCCOMB_X24_Y12_N20
\EXE|Binput[28]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[28]~93_combout\ = (\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(31) & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & (\ID|Mux35~20_combout\)))) # (!\CTL|Equal1~0_combout\ & 
-- (\ID|Mux35~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux35~20_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \CTL|Equal1~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(31),
	combout => \EXE|Binput[28]~93_combout\);

-- Location: LCCOMB_X23_Y12_N18
\EXE|Add1~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~131_combout\ = (\EXE|Add1~1_combout\ & ((\ID|Mux3~20_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (\EXE|Binput[28]~93_combout\))) # (!\ID|Mux3~20_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \EXE|Binput[28]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~1_combout\,
	datab => \ID|Mux3~20_combout\,
	datac => \EXE|ALU_ctl[0]~0_combout\,
	datad => \EXE|Binput[28]~93_combout\,
	combout => \EXE|Add1~131_combout\);

-- Location: LCCOMB_X21_Y12_N14
\EXE|ALU_Result[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[28]~28_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~131_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~131_combout\,
	datac => \EXE|Add1~93_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \EXE|ALU_Result[28]~28_combout\);

-- Location: LCCOMB_X24_Y14_N28
\EXE|ALU_Result[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[29]~29_combout\ = (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~132_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~95_combout\,
	datad => \EXE|Add1~132_combout\,
	combout => \EXE|ALU_Result[29]~29_combout\);

-- Location: LCFF_X20_Y19_N17
\ID|register_array[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[2][13]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][5]~regout\);

-- Location: LCCOMB_X20_Y19_N16
\ID|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux26~14_combout\);

-- Location: LCCOMB_X19_Y15_N12
\ID|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux26~14_combout\ & ((\ID|register_array[3][5]~regout\))) # (!\ID|Mux26~14_combout\ & (\ID|register_array[1][5]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux26~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux26~14_combout\,
	datac => \ID|register_array[1][5]~regout\,
	datad => \ID|register_array[3][5]~regout\,
	combout => \ID|Mux26~15_combout\);

-- Location: LCFF_X20_Y18_N11
\ID|register_array[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[9][20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][5]~regout\);

-- Location: LCCOMB_X19_Y18_N30
\ID|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~12_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (((\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|register_array[10][5]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[8][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[8][5]~regout\,
	datac => \ID|register_array[10][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux26~12_combout\);

-- Location: LCCOMB_X20_Y18_N10
\ID|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux26~12_combout\ & (\ID|register_array[11][5]~regout\)) # (!\ID|Mux26~12_combout\ & ((\ID|register_array[9][5]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[11][5]~regout\,
	datac => \ID|register_array[9][5]~regout\,
	datad => \ID|Mux26~12_combout\,
	combout => \ID|Mux26~13_combout\);

-- Location: LCCOMB_X19_Y17_N14
\ID|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux26~13_combout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux26~15_combout\,
	datac => \ID|Mux26~13_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux26~16_combout\);

-- Location: LCFF_X24_Y19_N23
\ID|register_array[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[6][24]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][5]~regout\);

-- Location: LCCOMB_X24_Y19_N22
\ID|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~11_combout\ = (\ID|Mux26~10_combout\ & (((\ID|register_array[7][5]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(22)))) # (!\ID|Mux26~10_combout\ & (\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|register_array[6][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~10_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[6][5]~regout\,
	datad => \ID|register_array[7][5]~regout\,
	combout => \ID|Mux26~11_combout\);

-- Location: LCCOMB_X19_Y17_N8
\ID|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~19_combout\ = (\ID|Mux26~16_combout\ & ((\ID|Mux26~18_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\ID|Mux26~16_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(23) & \ID|Mux26~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~18_combout\,
	datab => \ID|Mux26~16_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \ID|Mux26~11_combout\,
	combout => \ID|Mux26~19_combout\);

-- Location: LCFF_X20_Y13_N11
\ID|register_array[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[22][20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][5]~regout\);

-- Location: LCCOMB_X20_Y13_N10
\ID|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][5]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][5]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux26~2_combout\);

-- Location: LCFF_X20_Y19_N23
\ID|register_array[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][5]~regout\);

-- Location: LCCOMB_X20_Y19_N22
\ID|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~3_combout\ = (\ID|Mux26~2_combout\ & ((\ID|register_array[30][5]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\ID|Mux26~2_combout\ & (((\ID|register_array[26][5]~regout\ & \IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][5]~regout\,
	datab => \ID|Mux26~2_combout\,
	datac => \ID|register_array[26][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux26~3_combout\);

-- Location: LCFF_X27_Y16_N3
\ID|register_array[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][5]~regout\);

-- Location: LCFF_X27_Y17_N27
\ID|register_array[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[28][20]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][5]~regout\);

-- Location: LCCOMB_X27_Y16_N2
\ID|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~5_combout\ = (\ID|Mux26~4_combout\ & (((\ID|register_array[28][5]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux26~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][5]~regout\,
	datad => \ID|register_array[28][5]~regout\,
	combout => \ID|Mux26~5_combout\);

-- Location: LCCOMB_X19_Y17_N2
\ID|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux26~3_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (((!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- \ID|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|Mux26~3_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux26~5_combout\,
	combout => \ID|Mux26~6_combout\);

-- Location: LCCOMB_X26_Y20_N4
\ID|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (((\IFE|inst_memory|auto_generated|q_a\(24))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[25][5]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[17][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[17][5]~regout\,
	datac => \ID|register_array[25][5]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \ID|Mux26~0_combout\);

-- Location: LCFF_X27_Y14_N1
\ID|register_array[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~60_combout\,
	ena => \ID|register_array[21][20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][5]~regout\);

-- Location: LCCOMB_X26_Y20_N22
\ID|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux26~0_combout\ & (\ID|register_array[29][5]~regout\)) # (!\ID|Mux26~0_combout\ & ((\ID|register_array[21][5]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (\ID|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux26~0_combout\,
	datac => \ID|register_array[29][5]~regout\,
	datad => \ID|register_array[21][5]~regout\,
	combout => \ID|Mux26~1_combout\);

-- Location: LCCOMB_X19_Y17_N12
\ID|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~9_combout\ = (\ID|Mux26~6_combout\ & ((\ID|Mux26~8_combout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux26~6_combout\ & (((\IFE|inst_memory|auto_generated|q_a\(21) & \ID|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux26~8_combout\,
	datab => \ID|Mux26~6_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(21),
	datad => \ID|Mux26~1_combout\,
	combout => \ID|Mux26~9_combout\);

-- Location: LCCOMB_X19_Y17_N18
\ID|Mux26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux26~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux26~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux26~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datab => \ID|Mux26~19_combout\,
	datad => \ID|Mux26~9_combout\,
	combout => \ID|Mux26~20_combout\);

-- Location: LCFF_X18_Y14_N9
\ID|register_array[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][25]~regout\);

-- Location: LCFF_X19_Y20_N25
\ID|register_array[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[31][13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][25]~regout\);

-- Location: LCCOMB_X18_Y14_N8
\ID|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~8_combout\ = (\ID|Mux6~7_combout\ & (((\ID|register_array[31][25]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(23)))) # (!\ID|Mux6~7_combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[23][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~7_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][25]~regout\,
	datad => \ID|register_array[31][25]~regout\,
	combout => \ID|Mux6~8_combout\);

-- Location: LCCOMB_X30_Y17_N4
\ID|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~5_combout\ = (\ID|Mux6~4_combout\ & (((\ID|register_array[28][25]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux6~4_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[24][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~4_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[24][25]~regout\,
	datad => \ID|register_array[28][25]~regout\,
	combout => \ID|Mux6~5_combout\);

-- Location: LCFF_X29_Y20_N19
\ID|register_array[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][25]~regout\);

-- Location: LCCOMB_X20_Y13_N18
\ID|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|register_array[22][25]~regout\))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (\ID|register_array[18][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][25]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[22][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y20_N18
\ID|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~3_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux6~2_combout\ & ((\ID|register_array[30][25]~regout\))) # (!\ID|Mux6~2_combout\ & (\ID|register_array[26][25]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[26][25]~regout\,
	datac => \ID|register_array[30][25]~regout\,
	datad => \ID|Mux6~2_combout\,
	combout => \ID|Mux6~3_combout\);

-- Location: LCCOMB_X29_Y20_N20
\ID|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # ((\ID|Mux6~3_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\IFE|inst_memory|auto_generated|q_a\(21) & (\ID|Mux6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux6~5_combout\,
	datad => \ID|Mux6~3_combout\,
	combout => \ID|Mux6~6_combout\);

-- Location: LCCOMB_X29_Y20_N30
\ID|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux6~6_combout\ & ((\ID|Mux6~8_combout\))) # (!\ID|Mux6~6_combout\ & (\ID|Mux6~1_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~1_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|Mux6~8_combout\,
	datad => \ID|Mux6~6_combout\,
	combout => \ID|Mux6~9_combout\);

-- Location: LCFF_X24_Y15_N27
\ID|register_array[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[15][20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][25]~regout\);

-- Location: LCFF_X24_Y18_N25
\ID|register_array[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][25]~regout\);

-- Location: LCFF_X24_Y15_N9
\ID|register_array[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[13][7]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][25]~regout\);

-- Location: LCFF_X25_Y14_N3
\ID|register_array[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[12][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][25]~regout\);

-- Location: LCCOMB_X24_Y15_N8
\ID|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[13][25]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[12][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][25]~regout\,
	datad => \ID|register_array[12][25]~regout\,
	combout => \ID|Mux6~17_combout\);

-- Location: LCCOMB_X24_Y18_N24
\ID|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux6~17_combout\ & (\ID|register_array[15][25]~regout\)) # (!\ID|Mux6~17_combout\ & ((\ID|register_array[14][25]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \ID|register_array[15][25]~regout\,
	datac => \ID|register_array[14][25]~regout\,
	datad => \ID|Mux6~17_combout\,
	combout => \ID|Mux6~18_combout\);

-- Location: LCCOMB_X30_Y16_N4
\ID|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~11_combout\ = (\ID|Mux6~10_combout\ & ((\ID|register_array[7][25]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(22))))) # (!\ID|Mux6~10_combout\ & (((\ID|register_array[6][25]~regout\ & \IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~10_combout\,
	datab => \ID|register_array[7][25]~regout\,
	datac => \ID|register_array[6][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux6~11_combout\);

-- Location: LCCOMB_X20_Y15_N0
\ID|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][25]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux6~14_combout\);

-- Location: LCCOMB_X19_Y15_N8
\ID|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux6~14_combout\ & (\ID|register_array[3][25]~regout\)) # (!\ID|Mux6~14_combout\ & ((\ID|register_array[1][25]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (((\ID|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|register_array[3][25]~regout\,
	datac => \ID|register_array[1][25]~regout\,
	datad => \ID|Mux6~14_combout\,
	combout => \ID|Mux6~15_combout\);

-- Location: LCCOMB_X30_Y16_N16
\ID|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux6~13_combout\) # ((\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|Mux6~15_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux6~13_combout\,
	datab => \ID|Mux6~15_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux6~16_combout\);

-- Location: LCCOMB_X30_Y16_N2
\ID|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux6~16_combout\ & (\ID|Mux6~18_combout\)) # (!\ID|Mux6~16_combout\ & ((\ID|Mux6~11_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|Mux6~18_combout\,
	datac => \ID|Mux6~11_combout\,
	datad => \ID|Mux6~16_combout\,
	combout => \ID|Mux6~19_combout\);

-- Location: LCCOMB_X29_Y20_N24
\ID|Mux6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux6~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux6~9_combout\)) # (!\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datab => \ID|Mux6~9_combout\,
	datad => \ID|Mux6~19_combout\,
	combout => \ID|Mux6~20_combout\);

-- Location: LCCOMB_X20_Y16_N8
\ID|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22)) # ((\ID|register_array[13][31]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- ((\ID|register_array[12][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[13][31]~regout\,
	datad => \ID|register_array[12][31]~regout\,
	combout => \ID|Mux0~17_combout\);

-- Location: LCCOMB_X19_Y16_N22
\ID|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux0~17_combout\ & (\ID|register_array[15][31]~regout\)) # (!\ID|Mux0~17_combout\ & ((\ID|register_array[14][31]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(22) & 
-- (((\ID|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][31]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|register_array[14][31]~regout\,
	datad => \ID|Mux0~17_combout\,
	combout => \ID|Mux0~18_combout\);

-- Location: LCCOMB_X15_Y16_N0
\ID|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~13_combout\ = (\ID|Mux0~12_combout\ & ((\ID|register_array[11][31]~regout\) # ((!\IFE|inst_memory|auto_generated|q_a\(21))))) # (!\ID|Mux0~12_combout\ & (((\ID|register_array[9][31]~regout\ & \IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~12_combout\,
	datab => \ID|register_array[11][31]~regout\,
	datac => \ID|register_array[9][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \ID|Mux0~13_combout\);

-- Location: LCCOMB_X21_Y15_N26
\ID|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & ((\IFE|inst_memory|auto_generated|q_a\(21)) # (\ID|register_array[2][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \ID|register_array[2][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \ID|Mux0~14_combout\);

-- Location: LCCOMB_X21_Y15_N16
\ID|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~15_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux0~14_combout\ & ((\ID|register_array[3][31]~regout\))) # (!\ID|Mux0~14_combout\ & (\ID|register_array[1][31]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & 
-- (\ID|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux0~14_combout\,
	datac => \ID|register_array[1][31]~regout\,
	datad => \ID|register_array[3][31]~regout\,
	combout => \ID|Mux0~15_combout\);

-- Location: LCCOMB_X19_Y16_N12
\ID|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~16_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|Mux0~13_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|Mux0~13_combout\,
	datad => \ID|Mux0~15_combout\,
	combout => \ID|Mux0~16_combout\);

-- Location: LCCOMB_X19_Y16_N10
\ID|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~19_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux0~16_combout\ & ((\ID|Mux0~18_combout\))) # (!\ID|Mux0~16_combout\ & (\ID|Mux0~11_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (((\ID|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~11_combout\,
	datab => \ID|Mux0~18_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \ID|Mux0~16_combout\,
	combout => \ID|Mux0~19_combout\);

-- Location: LCFF_X16_Y13_N9
\ID|register_array[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[23][20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][31]~regout\);

-- Location: LCFF_X16_Y13_N3
\ID|register_array[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[19][31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][31]~regout\);

-- Location: LCFF_X27_Y16_N27
\ID|register_array[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[27][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][31]~regout\);

-- Location: LCCOMB_X27_Y16_N26
\ID|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~7_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (((\ID|register_array[27][31]~regout\) # (\IFE|inst_memory|auto_generated|q_a\(23))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[19][31]~regout\ & 
-- ((!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[19][31]~regout\,
	datac => \ID|register_array[27][31]~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(23),
	combout => \ID|Mux0~7_combout\);

-- Location: LCCOMB_X16_Y13_N8
\ID|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~8_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux0~7_combout\ & (\ID|register_array[31][31]~regout\)) # (!\ID|Mux0~7_combout\ & ((\ID|register_array[23][31]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][31]~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \ID|register_array[23][31]~regout\,
	datad => \ID|Mux0~7_combout\,
	combout => \ID|Mux0~8_combout\);

-- Location: LCFF_X24_Y13_N17
\ID|register_array[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[26][21]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][31]~regout\);

-- Location: LCFF_X24_Y13_N19
\ID|register_array[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[30][20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][31]~regout\);

-- Location: LCCOMB_X24_Y13_N16
\ID|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~3_combout\ = (\ID|Mux0~2_combout\ & (((\ID|register_array[30][31]~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(24)))) # (!\ID|Mux0~2_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[26][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~2_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[26][31]~regout\,
	datad => \ID|register_array[30][31]~regout\,
	combout => \ID|Mux0~3_combout\);

-- Location: LCFF_X27_Y16_N17
\ID|register_array[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[24][29]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][31]~regout\);

-- Location: LCCOMB_X26_Y16_N8
\ID|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~4_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24)) # ((\ID|register_array[20][31]~regout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (\ID|register_array[16][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[16][31]~regout\,
	datad => \ID|register_array[20][31]~regout\,
	combout => \ID|Mux0~4_combout\);

-- Location: LCCOMB_X27_Y16_N16
\ID|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|Mux0~4_combout\ & (\ID|register_array[28][31]~regout\)) # (!\ID|Mux0~4_combout\ & ((\ID|register_array[24][31]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(24) & 
-- (((\ID|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \ID|register_array[28][31]~regout\,
	datac => \ID|register_array[24][31]~regout\,
	datad => \ID|Mux0~4_combout\,
	combout => \ID|Mux0~5_combout\);

-- Location: LCCOMB_X19_Y16_N16
\ID|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\IFE|inst_memory|auto_generated|q_a\(22))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & ((\IFE|inst_memory|auto_generated|q_a\(22) & (\ID|Mux0~3_combout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & ((\ID|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \ID|Mux0~3_combout\,
	datad => \ID|Mux0~5_combout\,
	combout => \ID|Mux0~6_combout\);

-- Location: LCFF_X18_Y12_N9
\ID|register_array[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[25][18]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][31]~regout\);

-- Location: LCFF_X18_Y12_N27
\ID|register_array[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~2_combout\,
	sload => VCC,
	ena => \ID|register_array[17][20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][31]~regout\);

-- Location: LCCOMB_X18_Y12_N8
\ID|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & ((\IFE|inst_memory|auto_generated|q_a\(24) & (\ID|register_array[25][31]~regout\)) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & ((\ID|register_array[17][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \ID|register_array[25][31]~regout\,
	datad => \ID|register_array[17][31]~regout\,
	combout => \ID|Mux0~0_combout\);

-- Location: LCCOMB_X19_Y12_N8
\ID|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & ((\ID|Mux0~0_combout\ & (\ID|register_array[29][31]~regout\)) # (!\ID|Mux0~0_combout\ & ((\ID|register_array[21][31]~regout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(23) & 
-- (((\ID|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \ID|register_array[29][31]~regout\,
	datac => \ID|register_array[21][31]~regout\,
	datad => \ID|Mux0~0_combout\,
	combout => \ID|Mux0~1_combout\);

-- Location: LCCOMB_X19_Y16_N26
\ID|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & ((\ID|Mux0~6_combout\ & (\ID|Mux0~8_combout\)) # (!\ID|Mux0~6_combout\ & ((\ID|Mux0~1_combout\))))) # (!\IFE|inst_memory|auto_generated|q_a\(21) & (((\ID|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \ID|Mux0~8_combout\,
	datac => \ID|Mux0~6_combout\,
	datad => \ID|Mux0~1_combout\,
	combout => \ID|Mux0~9_combout\);

-- Location: LCCOMB_X19_Y16_N20
\ID|Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Mux0~20_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & ((\ID|Mux0~9_combout\))) # (!\IFE|inst_memory|auto_generated|q_a\(25) & (\ID|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux0~19_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \ID|Mux0~9_combout\,
	combout => \ID|Mux0~20_combout\);

-- Location: LCCOMB_X25_Y21_N28
\write_data_out~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~0_combout\ = (\CTL|Equal1~1_combout\ & ((\MEM|data_memory|auto_generated|q_a\(0)))) # (!\CTL|Equal1~1_combout\ & (\EXE|ALU_Result[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_Result[0]~0_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(0),
	datac => \CTL|Equal1~1_combout\,
	combout => \write_data_out~0_combout\);

-- Location: LCCOMB_X27_Y14_N24
\write_data_out~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~5_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(5))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(5),
	datac => \EXE|Add1~138_combout\,
	datad => \CTL|Equal1~1_combout\,
	combout => \write_data_out~5_combout\);

-- Location: LCCOMB_X27_Y14_N20
\write_data_out~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~6_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(6))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \CTL|Equal1~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(6),
	datad => \EXE|Add1~139_combout\,
	combout => \write_data_out~6_combout\);

-- Location: LCCOMB_X24_Y17_N28
\write_data_out~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~7_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(7))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(7),
	datad => \EXE|Add1~140_combout\,
	combout => \write_data_out~7_combout\);

-- Location: LCCOMB_X24_Y17_N22
\write_data_out~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~8_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(8))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & (\EXE|Add1~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \EXE|Add1~141_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(8),
	combout => \write_data_out~8_combout\);

-- Location: LCCOMB_X24_Y17_N10
\write_data_out~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~9_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(9))))) # (!\CTL|Equal1~1_combout\ & (\EXE|Add1~142_combout\ & (!\EXE|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|Add1~142_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(9),
	combout => \write_data_out~9_combout\);

-- Location: LCCOMB_X20_Y17_N4
\EXE|Add1~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~143_combout\ = (\EXE|Add1~113_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~113_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~57_combout\,
	combout => \EXE|Add1~143_combout\);

-- Location: LCCOMB_X24_Y17_N4
\write_data_out~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~10_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(10))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(10),
	datad => \EXE|Add1~143_combout\,
	combout => \write_data_out~10_combout\);

-- Location: LCCOMB_X21_Y21_N16
\write_data_out~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~11_combout\ = (\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(11))) # (!\CTL|Equal1~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(11),
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~144_combout\,
	combout => \write_data_out~11_combout\);

-- Location: LCCOMB_X23_Y20_N8
\write_data_out~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~12_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(12))))) # (!\CTL|Equal1~1_combout\ & (\EXE|Add1~145_combout\ & (!\EXE|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|Add1~145_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(12),
	combout => \write_data_out~12_combout\);

-- Location: LCCOMB_X26_Y21_N16
\write_data_out~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~13_combout\ = (\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(13))) # (!\CTL|Equal1~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(13),
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~146_combout\,
	combout => \write_data_out~13_combout\);

-- Location: LCCOMB_X22_Y21_N12
\EXE|Add1~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~147_combout\ = (\EXE|Add1~117_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~65_combout\,
	datad => \EXE|Add1~117_combout\,
	combout => \EXE|Add1~147_combout\);

-- Location: LCCOMB_X22_Y21_N30
\write_data_out~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~14_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(14))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(14),
	datad => \EXE|Add1~147_combout\,
	combout => \write_data_out~14_combout\);

-- Location: LCCOMB_X27_Y20_N4
\EXE|Add1~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~148_combout\ = (\EXE|Add1~118_combout\) # ((\EXE|Add1~67_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~67_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~118_combout\,
	combout => \EXE|Add1~148_combout\);

-- Location: LCCOMB_X22_Y21_N24
\write_data_out~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~15_combout\ = (\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(15))) # (!\CTL|Equal1~1_combout\ & (((\EXE|Add1~148_combout\ & !\EXE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(15),
	datac => \EXE|Add1~148_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \write_data_out~15_combout\);

-- Location: LCCOMB_X27_Y20_N22
\EXE|Add1~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~149_combout\ = (\EXE|Add1~119_combout\) # ((\EXE|Add1~69_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~69_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~119_combout\,
	combout => \EXE|Add1~149_combout\);

-- Location: LCCOMB_X27_Y20_N8
\write_data_out~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~16_combout\ = (\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(16))) # (!\CTL|Equal1~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(16),
	datab => \CTL|Equal1~1_combout\,
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~149_combout\,
	combout => \write_data_out~16_combout\);

-- Location: LCCOMB_X27_Y20_N18
\EXE|Add1~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~150_combout\ = (\EXE|Add1~120_combout\) # ((\EXE|Add1~71_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~71_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~120_combout\,
	combout => \EXE|Add1~150_combout\);

-- Location: LCCOMB_X27_Y20_N28
\write_data_out~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~17_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(17))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \CTL|Equal1~1_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(17),
	datad => \EXE|Add1~150_combout\,
	combout => \write_data_out~17_combout\);

-- Location: LCCOMB_X27_Y20_N14
\EXE|Add1~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~151_combout\ = (\EXE|Add1~121_combout\) # ((\EXE|Add1~73_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~73_combout\,
	datab => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~121_combout\,
	combout => \EXE|Add1~151_combout\);

-- Location: LCCOMB_X24_Y16_N12
\write_data_out~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~18_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(18))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(18),
	datad => \EXE|Add1~151_combout\,
	combout => \write_data_out~18_combout\);

-- Location: LCCOMB_X27_Y12_N16
\EXE|Add1~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~152_combout\ = (\EXE|Add1~122_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~122_combout\,
	datad => \EXE|Add1~75_combout\,
	combout => \EXE|Add1~152_combout\);

-- Location: LCCOMB_X27_Y12_N26
\write_data_out~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~19_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(19))))) # (!\CTL|Equal1~1_combout\ & (\EXE|Add1~152_combout\ & ((!\EXE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~152_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(19),
	datac => \EXE|Equal1~0_combout\,
	datad => \CTL|Equal1~1_combout\,
	combout => \write_data_out~19_combout\);

-- Location: LCCOMB_X27_Y12_N12
\EXE|Add1~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~153_combout\ = (\EXE|Add1~123_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~123_combout\,
	datad => \EXE|Add1~77_combout\,
	combout => \EXE|Add1~153_combout\);

-- Location: LCCOMB_X27_Y12_N14
\write_data_out~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~20_combout\ = (\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(20))) # (!\CTL|Equal1~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(20),
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~153_combout\,
	combout => \write_data_out~20_combout\);

-- Location: LCCOMB_X26_Y12_N8
\EXE|Add1~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~154_combout\ = (\EXE|Add1~124_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datac => \EXE|Add1~79_combout\,
	datad => \EXE|Add1~124_combout\,
	combout => \EXE|Add1~154_combout\);

-- Location: LCCOMB_X27_Y12_N8
\write_data_out~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~21_combout\ = (\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(21))) # (!\CTL|Equal1~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(21),
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~154_combout\,
	combout => \write_data_out~21_combout\);

-- Location: LCCOMB_X27_Y12_N2
\EXE|Add1~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~155_combout\ = (\EXE|Add1~125_combout\) # ((\EXE|Add1~81_combout\ & \EXE|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~81_combout\,
	datab => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~125_combout\,
	combout => \EXE|Add1~155_combout\);

-- Location: LCCOMB_X27_Y12_N20
\write_data_out~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~22_combout\ = (\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(22))) # (!\CTL|Equal1~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(22),
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~155_combout\,
	combout => \write_data_out~22_combout\);

-- Location: LCCOMB_X25_Y13_N20
\write_data_out~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~23_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(23))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & (\EXE|Add1~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \EXE|Add1~156_combout\,
	datac => \CTL|Equal1~1_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(23),
	combout => \write_data_out~23_combout\);

-- Location: LCCOMB_X25_Y13_N6
\write_data_out~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~24_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(24))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & (\EXE|Add1~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \CTL|Equal1~1_combout\,
	datac => \EXE|Add1~157_combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(24),
	combout => \write_data_out~24_combout\);

-- Location: LCCOMB_X24_Y12_N6
\EXE|Binput[25]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput[25]~90_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & ((\CTL|Equal1~0_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(15)))) # (!\CTL|Equal1~0_combout\ & (\ID|Mux38~20_combout\)))) # (!\IFE|inst_memory|auto_generated|q_a\(31) & 
-- (\ID|Mux38~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Mux38~20_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \CTL|Equal1~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(15),
	combout => \EXE|Binput[25]~90_combout\);

-- Location: LCCOMB_X23_Y12_N20
\EXE|Add1~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~128_combout\ = (\EXE|Add1~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\ & ((\ID|Mux6~20_combout\) # (\EXE|Binput[25]~90_combout\))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\ID|Mux6~20_combout\ & \EXE|Binput[25]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[0]~0_combout\,
	datab => \ID|Mux6~20_combout\,
	datac => \EXE|Add1~1_combout\,
	datad => \EXE|Binput[25]~90_combout\,
	combout => \EXE|Add1~128_combout\);

-- Location: LCCOMB_X26_Y12_N20
\EXE|Add1~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~158_combout\ = (\EXE|Add1~128_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Add1~128_combout\,
	datac => \EXE|Mux19~1_combout\,
	datad => \EXE|Add1~87_combout\,
	combout => \EXE|Add1~158_combout\);

-- Location: LCCOMB_X25_Y13_N16
\write_data_out~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~25_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(25))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(25),
	datac => \CTL|Equal1~1_combout\,
	datad => \EXE|Add1~158_combout\,
	combout => \write_data_out~25_combout\);

-- Location: LCCOMB_X25_Y13_N28
\write_data_out~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~26_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(26))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(26),
	datac => \CTL|Equal1~1_combout\,
	datad => \EXE|Add1~159_combout\,
	combout => \write_data_out~26_combout\);

-- Location: LCCOMB_X21_Y12_N22
\write_data_out~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~27_combout\ = (\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(27))) # (!\CTL|Equal1~1_combout\ & (((\EXE|Add1~160_combout\ & !\EXE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(27),
	datac => \EXE|Add1~160_combout\,
	datad => \EXE|Equal1~0_combout\,
	combout => \write_data_out~27_combout\);

-- Location: LCCOMB_X21_Y12_N24
\EXE|Add1~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~161_combout\ = (\EXE|Add1~131_combout\) # ((\EXE|Mux19~1_combout\ & \EXE|Add1~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux19~1_combout\,
	datab => \EXE|Add1~131_combout\,
	datad => \EXE|Add1~93_combout\,
	combout => \EXE|Add1~161_combout\);

-- Location: LCCOMB_X21_Y20_N8
\write_data_out~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~28_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(28))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Equal1~0_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(28),
	datac => \CTL|Equal1~1_combout\,
	datad => \EXE|Add1~161_combout\,
	combout => \write_data_out~28_combout\);

-- Location: LCCOMB_X24_Y14_N22
\write_data_out~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~29_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(29))))) # (!\CTL|Equal1~1_combout\ & (\EXE|Add1~162_combout\ & ((!\EXE|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~162_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(29),
	datac => \EXE|Equal1~0_combout\,
	datad => \CTL|Equal1~1_combout\,
	combout => \write_data_out~29_combout\);

-- Location: LCCOMB_X24_Y16_N22
\write_data_out~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~30_combout\ = (\CTL|Equal1~1_combout\ & (((\MEM|data_memory|auto_generated|q_a\(30))))) # (!\CTL|Equal1~1_combout\ & (!\EXE|Equal1~0_combout\ & ((\EXE|Add1~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \EXE|Equal1~0_combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(30),
	datad => \EXE|Add1~163_combout\,
	combout => \write_data_out~30_combout\);

-- Location: LCCOMB_X27_Y13_N30
\write_data_out~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~31_combout\ = (\CTL|Equal1~1_combout\ & (\MEM|data_memory|auto_generated|q_a\(31))) # (!\CTL|Equal1~1_combout\ & (((!\EXE|Equal1~0_combout\ & \EXE|Add1~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~1_combout\,
	datab => \MEM|data_memory|auto_generated|q_a\(31),
	datac => \EXE|Equal1~0_combout\,
	datad => \EXE|Add1~101_combout\,
	combout => \write_data_out~31_combout\);

-- Location: LCCOMB_X20_Y17_N14
\CTL|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal2~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & (\IFE|inst_memory|auto_generated|q_a\(29) & \CTL|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \IFE|inst_memory|auto_generated|q_a\(29),
	datad => \CTL|Equal1~0_combout\,
	combout => \CTL|Equal2~0_combout\);

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(0));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(1));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(2));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(3));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(4));

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(5));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(6));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(7));

-- Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(8));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(9));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(0));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(1));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(2));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(3));

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(4));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(5));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(6));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(7));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(8));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(9));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(10));

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(11));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(12));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(13));

-- Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(14));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(15));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(16));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(17));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(18));

-- Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(19));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(20));

-- Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(21));

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(22));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(23));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(24));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(25));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(26));

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(27));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(28));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(29));

-- Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(30));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|ALU_Result[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(31));

-- Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux31~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(0));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux30~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(1));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux29~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(2));

-- Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux28~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(3));

-- Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux27~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(4));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux26~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(5));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(6));

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux24~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(7));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux23~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(8));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux22~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(9));

-- Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux21~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(10));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux20~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(11));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux19~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(12));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux18~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(13));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux17~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(14));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux16~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(15));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(16));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(17));

-- Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux13~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(18));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux12~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(19));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux11~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(20));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux10~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(21));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux9~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(22));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux8~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(23));

-- Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(24));

-- Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux6~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(25));

-- Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux5~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(26));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux4~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(27));

-- Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(28));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(29));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(30));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(31));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux63~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(0));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux62~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(1));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux61~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(2));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux60~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(3));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux59~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(4));

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux58~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(5));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux57~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(6));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux56~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(7));

-- Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux55~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(8));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux54~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(9));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux53~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(10));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux52~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(11));

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux51~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(12));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux50~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(13));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux49~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(14));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux48~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(15));

-- Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux47~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(16));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux46~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(17));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux45~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(18));

-- Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux44~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(19));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux43~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(20));

-- Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux42~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(21));

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux41~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(22));

-- Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux40~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(23));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux39~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(24));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux38~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(25));

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux37~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(26));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux36~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(27));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux35~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(28));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux34~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(29));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux33~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(30));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|Mux32~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(31));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(0));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(1));

-- Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(2));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(3));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(4));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(5));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(6));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(7));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(8));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(9));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(10));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(11));

-- Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(12));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(13));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(14));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(15));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(16));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(17));

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(18));

-- Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(19));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(20));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(21));

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(22));

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(23));

-- Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(24));

-- Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(25));

-- Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(26));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(27));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(28));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(29));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(30));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(31));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(0));

-- Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(1));

-- Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(2));

-- Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(3));

-- Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(4));

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(5));

-- Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(6));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(7));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(8));

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(9));

-- Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(10));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(11));

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(12));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(13));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(14));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(15));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(16));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(17));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(18));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(19));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(20));

-- Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(21));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(22));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(23));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(24));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(25));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(26));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(27));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(28));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(29));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(30));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(31));

-- Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CTL|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_out);

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Zero_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Zero_out);

-- Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Memwrite_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CTL|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Memwrite_out);

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Regwrite_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \CTL|RegWrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Regwrite_out);
END structure;


