<?xml version="1.0" encoding="UTF-8"?>
<module id="" HW_revision="" XML_version="1" description="">
	<register id="CSI1_REVISION" acronym="CSI1_REVISION" offset="0x0" width="32" description="MODULE REVISION This register contains the IP revision code in binary coded digital. For example, we have: 0x01 = revision 0.1 and 0x21 = revision 2.1">
<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="REV" width="8" begin="7" end="0" resetval="962240502282" description="IP revision[7:4] Major revision[3:0] Minor revision" range="" rwaccess="R"></bitfield>
</register>
	<register id="CSI1_SYSCONFIG" acronym="CSI1_SYSCONFIG" offset="0x4" width="32" description="SYSTEM CONFIGURATION REGISTER This register is the CSI1 system configuration register.">
<bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="MSTANDBY_MODE" width="2" begin="13" end="12" resetval="0" description="Sets the behavior of the master port power management signals." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="10" begin="11" end="2" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="SOFT_RESET" width="1" begin="1" end="1" resetval="0" description="Software reset. Set the bit to 1 to trigger a module reset. The bit is automatically reset by the HW. During reads return 0." range="" rwaccess="RW"></bitfield>
<bitfield id="AUTO_IDLE" width="1" begin="0" end="0" resetval="1" description="Internal interface clock gating strategy." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_SYSSTATUS" acronym="CSI1_SYSSTATUS" offset="0x8" width="32" description="SYSTEM STATUS REGISTER This register provides status information about the module, excluding the interrupt status register.">
<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="RESET_DONE" width="1" begin="0" end="0" resetval="1" description="Internal reset monitoring" range="" rwaccess="R"></bitfield>
</register>
	<register id="CSI1_IRQENABLE" acronym="CSI1_IRQENABLE" offset="0xC" width="32" description="INTERRUPT ENABLE REGISTER">
<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="FS_IRQ" width="1" begin="11" end="11" resetval="0" description="Frame start sync code detection." range="" rwaccess="RW"></bitfield>
<bitfield id="LE_IRQ" width="1" begin="10" end="10" resetval="0" description="Line end sync code detection." range="" rwaccess="RW"></bitfield>
<bitfield id="LS_IRQ" width="1" begin="9" end="9" resetval="0" description="Line start sync code detection." range="" rwaccess="RW"></bitfield>
<bitfield id="FE_IRQ" width="1" begin="8" end="8" resetval="0" description="Frame end sync code detection." range="" rwaccess="RW"></bitfield>
<bitfield id="COUNT_IRQ" width="1" begin="7" end="7" resetval="0" description="Frame counter reached." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="FIFO_OVF_IRQ" width="1" begin="5" end="5" resetval="0" description="FIFO overflow error." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="FSP_IRQ" width="1" begin="3" end="3" resetval="0" description="FSP error." range="" rwaccess="RW"></bitfield>
<bitfield id="FW_IRQ" width="1" begin="2" end="2" resetval="0" description="Frame width error." range="" rwaccess="RW"></bitfield>
<bitfield id="FSC_IRQ" width="1" begin="1" end="1" resetval="0" description="False sync code error." range="" rwaccess="RW"></bitfield>
<bitfield id="SSC_IRQ" width="1" begin="0" end="0" resetval="0" description="Shifted sync code error.This interrupt cannot be triggered if the complex I/O is set in parallel mode (.IO_OUT_SEL = 1)." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_IRQSTATUS" acronym="CSI1_IRQSTATUS" offset="0x10" width="32" description="INTERRUPT STATUS REGISTER">
<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="FS_IRQ" width="1" begin="11" end="11" resetval="0" description="Frame start sync code detection status." range="" rwaccess="RW1toClr"></bitfield>
<bitfield id="LE_IRQ" width="1" begin="10" end="10" resetval="0" description="Line end sync code detection status." range="" rwaccess="RW1toClr"></bitfield>
<bitfield id="LS_IRQ" width="1" begin="9" end="9" resetval="0" description="Line start sync code detection status." range="" rwaccess="RW1toClr"></bitfield>
<bitfield id="FE_IRQ" width="1" begin="8" end="8" resetval="0" description="Frame end sync code detection status." range="" rwaccess="RW1toClr"></bitfield>
<bitfield id="COUNT_IRQ" width="1" begin="7" end="7" resetval="0" description="Frame counter reached status" range="" rwaccess="RW1toClr"></bitfield>
<bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW1toClr"></bitfield>
<bitfield id="FIFO_OVF_IRQ" width="1" begin="5" end="5" resetval="0" description="FIFO overflow error status." range="" rwaccess="RW1toClr"></bitfield>
<bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW1toClr"></bitfield>
<bitfield id="FSP_IRQ" width="1" begin="3" end="3" resetval="0" description="FSP error status." range="" rwaccess="RW1toClr"></bitfield>
<bitfield id="FW_IRQ" width="1" begin="2" end="2" resetval="0" description="Frame width error status." range="" rwaccess="RW1toClr"></bitfield>
<bitfield id="FSC_IRQ" width="1" begin="1" end="1" resetval="0" description="False sync code error status." range="" rwaccess="RW1toClr"></bitfield>
<bitfield id="SSC_IRQ" width="1" begin="0" end="0" resetval="0" description="Shifted sync code error status." range="" rwaccess="RW1toClr"></bitfield>
</register>
	<register id="CSI1_LCM_IRQENABLE" acronym="CSI1_LCM_IRQENABLE" offset="0x2C" width="32" description="INTERRUPT ENABLE REGISTER - Memory channel This register regroups all the events related to the memory channel 2. The events related to memory channel trigger SINTERRUPTN[8]. The channel must be enabled for events to be generated on that channel.">
<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="LCM_OCPERROR" width="1" begin="1" end="1" resetval="0" description="An OCP error occurred on the master read port." range="" rwaccess="RW"></bitfield>
<bitfield id="LCM_EOF" width="1" begin="0" end="0" resetval="0" description="Memory read channel - End of frame" range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_LCM_IRQSTATUS" acronym="CSI1_LCM_IRQSTATUS" offset="0x30" width="32" description="INTERRUPT STATUS REGISTER - Memory channel This register regroups all the events related to memory channel. The events related to memory channel trigger SINTERRUPTN[8]. The channel must be enabled for events to be generated on that channel.">
<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="LCM_OCPERROR" width="1" begin="1" end="1" resetval="0" description="An OCP error occurred on the master read port." range="" rwaccess="RW 1toClr"></bitfield>
<bitfield id="LCM_EOF" width="1" begin="0" end="0" resetval="0" description="Memory read channel - End of frame" range="" rwaccess="RW 1toClr"></bitfield>
</register>
	<register id="CSI1_CTRL" acronym="CSI1_CTRL" offset="0x40" width="32" description="GLOBAL CONTROL REGISTER This register controls the CSI1 RECEIVER module. This register must not be modified dynamically (except IF_EN bit field).">
<bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="VP_CLK_POL" width="1" begin="12" end="12" resetval="0" description="VP clock polarity" range="" rwaccess="RW"></bitfield>
<bitfield id="VP_ONLY_EN" width="1" begin="11" end="11" resetval="0" description="VP only enable." range="" rwaccess="RW"></bitfield>
<bitfield id="INV" width="1" begin="10" end="10" resetval="0" description="Strobe/clock inversion control signal" range="" rwaccess="RW"></bitfield>
<bitfield id="VP_OUT_CTRL" width="2" begin="9" end="8" resetval="1" description="Video port output clock control.Sets the video port output clock as a function of the interface clock (OCPCLK)." range="" rwaccess="RW"></bitfield>
<bitfield id="DBG_EN" width="1" begin="7" end="7" resetval="0" description="Enables the debug mode." range="" rwaccess="RW"></bitfield>
<bitfield id="BURST" width="2" begin="6" end="5" resetval="0" description="Forces the write burst size used by the module.The write burst size must never exceed the output FIFO size. The output FIFO size can be read with the.FIFODEPTH bit field." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="Set the modality in which IF_EN works." range="" rwaccess="RW"></bitfield>
<bitfield id="IO_OUT_SEL" width="1" begin="2" end="2" resetval="0" description="I/O cell output mode selection." range="" rwaccess="RW"></bitfield>
<bitfield id="PHY_SEL" width="1" begin="1" end="1" resetval="0" description="Physical layer protocol selection." range="" rwaccess="RW"></bitfield>
<bitfield id="IF_EN" width="1" begin="0" end="0" resetval="0" description="Enables the physical interface to the module." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_DBG" acronym="CSI1_DBG" offset="0x44" width="32" description="DEBUG REGISTER This register provides a way to debug the CSI1 RECEIVER module with no image sensor connected to the module. The debug mode is enabled by.DBG_EN. Only full 32-bit values must be written.">
<bitfield id="DBG" width="32" begin="31" end="0" resetval="0" description="32-bit input value." range="" rwaccess="W"></bitfield>
</register>
	<register id="CSI1_GNQ" acronym="CSI1_GNQ" offset="0x48" width="32" description="GENERIC PARAMETER REGISTER This register provide a way to read the generic parameters used in the design.">
<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0" description="Reads returns 0." range="" rwaccess="R"></bitfield>
<bitfield id="FIFODEPTH" width="3" begin="4" end="2" resetval="1" description="Output FIFO size in multiple of 64 bits." range="" rwaccess="R"></bitfield>
<bitfield id="RESERVED" width="2" begin="1" end="0" resetval="2" description="Read returns 2." range="" rwaccess="R"></bitfield>
</register>
	<register id="CSI1_CTRL1" acronym="CSI1_CTRL1" offset="0x50" width="32" description="CONTROL REGISTER This register is shadowed: modifications are taken into account after the next FSC sync code.">
<bitfield id="COUNT" width="8" begin="31" end="24" resetval="0" description="Sets the number of frame to acquire. Once the frame acquisition starts, the COUNT value is decremented after every frame. When COUNT reaches 0, the COUNT_IRQ interrupt is triggered and CHAN_EN is set to 0.Writes to this bit field are controlled by the COUNT_UNLOCK bit. COUNT can be overwritten dynamically with a new count value.'0: Infinite number of frames (no count).1: 1 frame to acquire...255: 255 frames to acquire." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="PING_PONG" width="1" begin="17" end="17" resetval="1" description="Indicates whether the PING or PONG destination address (or) was used to write the last frame. This bit field toggles after every FEC sync code." range="" rwaccess="R"></bitfield>
<bitfield id="COUNT_UNLOCK" width="1" begin="16" end="16" resetval="0" description="Unlock writes to the COUNT bit field." range="" rwaccess="W"></bitfield>
<bitfield id="ALPHA" width="8" begin="15" end="8" resetval="0" description="Alpha value for RGB888 and RBG444." range="" rwaccess="RW"></bitfield>
<bitfield id="FORMAT" width="5" begin="7" end="3" resetval="0" description="Data format selection." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="REGION_EN" width="1" begin="1" end="1" resetval="0" description="Enables the setting of regions of interest in the frame: SOF region, EOF region and DAT region." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="1" begin="0" end="0" resetval="1" description="Write 1 for future compatibility.Reads returns 1." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_CODE" acronym="CSI1_CODE" offset="0x54" width="32" description="CODE REGISTER This register sets the codes that are used in the 32-bit synchronization codes to recognize frame start, frame end, line start and line end codes. The default values are usually not supposed to be modified. Updating this register with new codes under a flowing serial transmission causes unexpected results.">
<bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="FEC" width="4" begin="15" end="12" resetval="3" description="End sync code identifier.The sync code identifier is located between bits 0 to 3 in the 32-bit synchronization codes." range="" rwaccess="RW"></bitfield>
<bitfield id="FSC" width="4" begin="11" end="8" resetval="2" description="Start sync code identifier.The sync code identifier is located between bits 0 to 3 in the 32-bit synchronization codes." range="" rwaccess="RW"></bitfield>
<bitfield id="LEC" width="4" begin="7" end="4" resetval="1" description="End sync code identifier.The sync code identifier is located between bits 0 to 3 in the 32-bit synchronization codes." range="" rwaccess="RW"></bitfield>
<bitfield id="LSC" width="4" begin="3" end="0" resetval="0" description="Start sync code identifier.The sync code identifier is located between bits 0 to 3 in the 32-bit synchronization codes." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_STAT_START" acronym="CSI1_STAT_START" offset="0x58" width="32" description="STATUS LINE START REGISTER This register is shadowed: modifications are taken into account after the next FSC sync code.">
<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="EOF" width="12" begin="27" end="16" resetval="0" description="Sets the vertical position of the EOF status lines in regards of the FSC sync code. From 0 to 4095." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="SOF" width="12" begin="11" end="0" resetval="0" description="Sets the vertical position of the EOF status lines in regards of the FSC sync code. Should always be 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_STAT_SIZE" acronym="CSI1_STAT_SIZE" offset="0x5C" width="32" description="STATUS LINE SIZE REGISTER This register is shadowed: modifications are taken into account after the next FSC sync code.">
<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="EOF" width="12" begin="27" end="16" resetval="0" description="Sets the number of EOF status linesFrom 0 to 4095" range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="SOF" width="12" begin="11" end="0" resetval="0" description="Sets the number of SOF status line(s)From 0 to 4095" range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_SOF_ADDR" acronym="CSI1_SOF_ADDR" offset="0x60" width="32" description="SOF STATUS LINE MEM ADDRESS REGISTER This register sets the 32-bit memory address where the SOF data are stored. Note that the 5 LSBs are ignored: the address should be aligned on a 32-byte boundary. This register is shadowed: modifications are taken into account after the next FSC sync code.">
<bitfield id="ADDR" width="27" begin="31" end="5" resetval="0" description="27 most significant bits of the 32-bit address." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0" description="5 least significant bits of the 32-bit address.Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_EOF_ADDR" acronym="CSI1_EOF_ADDR" offset="0x64" width="32" description="EOF STATUS LINE MEM ADDRESS REGISTER This register sets the 32-bit memory address where the EOF data are stored. Note that the 5 LSBs are ignored: the address should be aligned on a 32-byte boundary. This register is shadowed: modifications are taken into account after the next FSC sync code.">
<bitfield id="ADDR" width="27" begin="31" end="5" resetval="0" description="27 most significant bits of the 32-bit address." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0" description="5 least significant bits of the 32-bit address.Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_DAT_START" acronym="CSI1_DAT_START" offset="0x68" width="32" description="DATA START REGISTER This register is shadowed: modifications are taken into account after the next FSC sync code.">
<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="VERT" width="12" begin="27" end="16" resetval="0" description="Sets the vertical position of the data in regards of the FSC sync code. From 0 to 4095 lines." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_DAT_SIZE" acronym="CSI1_DAT_SIZE" offset="0x6C" width="32" description="DATA SIZE REGISTER This register is shadowed: modifications are taken into account after the next FSC sync code.">
<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="VERT" width="12" begin="27" end="16" resetval="0" description="Sets the vertical size of the data window.From 0 to 4095 lines. If VERT = '0', no data is output." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_DAT_PING_ADDR" acronym="CSI1_DAT_PING_ADDR" offset="0x70" width="32" description="DATA MEM PING ADDRESS REGISTER This register sets the 32-bit memory address where the pixel data are stored. The destination is double buffered: this register sets the PING address. Double buffering is enabled when the addressesandare different. Note that the 5 LSBs are ignored: the address should be aligned on a 32-byte boundary. This register is shadowed: modifications are taken into account after the next FSC sync code.">
<bitfield id="ADDR" width="27" begin="31" end="5" resetval="0" description="27 most significant bits of the 32-bit address." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0" description="5 least significant bits of the 32-bit address.Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_DAT_PONG_ADDR" acronym="CSI1_DAT_PONG_ADDR" offset="0x74" width="32" description="DATA MEM PONG ADDRESS REGISTER - LOG CHAN 0 This register sets the 32-bit memory address where the pixel data are stored. The destination is double buffered: this register sets the PONG address. Double buffering is enabled when the addressesandare different. Note that the 5 LSBs are ignored: the address should be aligned on a 32-byte boundary. This register is shadowed: modifications are taken into account after the next FSC sync code.">
<bitfield id="ADDR" width="27" begin="31" end="5" resetval="0" description="27 most significant bits of the 32-bit address." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0" description="5 least significant bits of the 32-bit address.Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_DAT_OFST" acronym="CSI1_DAT_OFST" offset="0x78" width="32" description="DATA MEM ADDRESS OFFSET REGISTER This register sets the offset, which is applied on the destination address after each line is written to memory. This register applies for bothand. For example, it enables to perform 2D data transfers of the pixel data into a frame buffer. In such case, the pixel data and frame buffer data must have the same data format. Note that the 5 LSBs are ignored: the offset must be a multiple of 32 bytes. The usage of this register is limited to the following data formats: YUV422 LITTLE ENDIAN, YUV422 BIG ENDIAN, RGB565, RGB444 + EXP16, RGB888 + EXP32. This register is shadowed: modifications are taken into account after the next FSC sync code.">
<bitfield id="OFST" width="27" begin="31" end="5" resetval="0" description="Line offset programmed in bytes.If OFST = 0, the data is written contiguously in memory. Otherwise, OFST sets the destination offset between the first pixel of the previous line and the first pixel of the current line." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_LCM_CTRL" acronym="CSI1_LCM_CTRL" offset="0x1D0" width="32" description="Control register for the memory channel. It defines the data format of the source frame stored in memory and how this frame is processed.">
<bitfield id="DST_PACK" width="1" begin="31" end="31" resetval="0" description="Data is packed before it's send to memory." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="DST_FORMAT" width="3" begin="26" end="24" resetval="0" description="Output format selection.Not every combination between input and output formats are possible. Check the specification for allowed modes." range="" rwaccess="RW"></bitfield>
<bitfield id="SRC_PACK" width="1" begin="23" end="23" resetval="0" description="Data stored in memory is packed and must be unpacked." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="SRC_FORMAT" width="3" begin="18" end="16" resetval="0" description="Data format of the data stored in memory.As there is no header embedded in the data sent to memory, users are responsible of choosing the proper format." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="BURST_SIZE" width="3" begin="7" end="5" resetval="0" description="Defines the burst size of the master read port" range="" rwaccess="RW"></bitfield>
<bitfield id="READ_THROTTLE" width="2" begin="4" end="3" resetval="0" description="Limit maximum data read speed for memory to memory operation" range="" rwaccess="RW"></bitfield>
<bitfield id="DST_PORT" width="1" begin="2" end="2" resetval="0" description="Select the destination port" range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="CHAN_EN" width="1" begin="0" end="0" resetval="0" description="Enables the read from memory channel.Before enabling the memory read channel SW must:- disable the physical interface using the IF_EN bit- wait until disabling of the physical interface is effective (depends on the FRAME bit)Read from memory starts as soon as this bit is set, therefore all CSI1_LCM_x registers must be configured correctly before.This bit is cleared by HW at the end of the frame." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_LCM_VSIZE" acronym="CSI1_LCM_VSIZE" offset="0x1D4" width="32" description="Memory channel vertical framing register">
<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="COUNT" width="12" begin="27" end="16" resetval="1" description="Defines the line count to be read from memory.From 1 to 4095 lines." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_LCM_HSIZE" acronym="CSI1_LCM_HSIZE" offset="0x1D8" width="32" description="Memory read channel horizontal framing register.">
<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="COUNT" width="12" begin="27" end="16" resetval="0" description="Horizontal count of pixels to output after the skipped pixels.Valid values: 1-4095." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="SKIP" width="12" begin="11" end="0" resetval="0" description="Horizontal count of pixels to skip after the start of the line.Valid values: 0-4095.0 disables pixel skipping" range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_LCM_PREFETCH" acronym="CSI1_LCM_PREFETCH" offset="0x1DC" width="32" description="This register defines the amount of data to be fetched from memory. Is must be consistent with theregister (check programing model)">
<bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
<bitfield id="HWORDS" width="11" begin="13" end="3" resetval="1" description="64 bit words to read from memory for each line of the image.Possible values 1..2047" range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_LCM_SRC_ADDR" acronym="CSI1_LCM_SRC_ADDR" offset="0x1E0" width="32" description="Memory channel source address register This register sets the 32-bit memory address where the pixel data are stored. Note that the 5 LSBs are ignored: the address should be aligned on a 32-byte boundary.">
<bitfield id="ADDR" width="27" begin="31" end="5" resetval="0" description="27 most significant bits of the 32-bit address." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0" description="5 least significant bits of the 32-bit address.Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_LCM_SRC_OFST" acronym="CSI1_LCM_SRC_OFST" offset="0x1E4" width="32" description="Memory channel source offset register. This register sets the offset, which is applied on the source address after each line is read from memory. For example, it enables to perform 2D data transfers of the pixel data from a frame buffer. In such case, the pixel data and frame buffer data must have the same data format. Note that the 5 LSBs are ignored: the offset must be a multiple of 32 bytes.">
<bitfield id="OFST" width="27" begin="31" end="5" resetval="0" description="Line offset programmed in bytes.If OFST = 0, the data is read contiguously from memory. Otherwise, OFST sets the source offset between the first pixel of the previous line and the first pixel of the current line." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_LCM_DST_ADDR" acronym="CSI1_LCM_DST_ADDR" offset="0x1E8" width="32" description="Memory channel destination address. This register sets the 32-bit memory address where the pixel data are stored. Note that the 5 LSBs are ignored: the address should be aligned on a 32-byte boundary.">
<bitfield id="ADDR" width="27" begin="31" end="5" resetval="0" description="27 most significant bits of the 32-bit address." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0" description="5 least significant bits of the 32-bit address.Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
	<register id="CSI1_LCM_DST_OFST" acronym="CSI1_LCM_DST_OFST" offset="0x1EC" width="32" description="Memory channel destination offset register. This register sets the offset, which is applied on the destination address after each line is written to memory. For example, it enables to perform 2D data transfers of the pixel data into a frame buffer. In such case, the pixel data and frame buffer data must have the same data format. Note that the 5 LSBs are ignored: the offset must be a multiple of 32 bytes.">
<bitfield id="OFST" width="27" begin="31" end="5" resetval="0" description="Line offset programmed in bytes.If OFST = 0, the data is written contiguously to memory if possible. At the end of a line only full 32 bit words are written, creating eventually gaps at the end of lines.Otherwise, OFST sets the destination offset between the first pixel of the previous line and the first pixel of the current line." range="" rwaccess="RW"></bitfield>
<bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"></bitfield>
</register>
</module>
