Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 12 21:16:46 2023
| Host         : Chenxuan-RazerBlade running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rvfpga_control_sets_placed.rpt
| Design       : rvfpga
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   621 |
|    Minimum number of control sets                        |   621 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1612 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   621 |
| >= 0 to < 4        |    29 |
| >= 4 to < 6        |   182 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    82 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     1 |
| >= 16              |   284 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             505 |          172 |
| No           | No                    | Yes                    |            3233 |         1350 |
| No           | Yes                   | No                     |             398 |          166 |
| Yes          | No                    | No                     |             985 |          285 |
| Yes          | No                    | Yes                    |           12472 |         5406 |
| Yes          | Yes                   | No                     |            1259 |          375 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                                                                                            Enable Signal                                                                                           |                                                 Set/Reset Signal                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ddr2/ldc/iodelay_clk |                                                                                                                                                                                                    |                                                                                                                  |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/rf_ram_if/rtrig1                                                                                                                                                              |                                                                                                                  |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/sdram_twtrcon_ready_i_1_n_0                                                                             |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine7_twtpcon_ready_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine6_twtpcon_ready_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine5_twtpcon_ready_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine3_twtpcon_ready_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine2_twtpcon_ready_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine1_twtpcon_ready_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  tap/idcode_tck       |                                                                                                                                                                                                    |                                                                                                                  |                1 |              1 |         1.00 |
|  ddr2/ldc/iodelay_clk |                                                                                                                                                                                                    | ddr2/xilinxasyncresetsynchronizerimpl0                                                                           |                1 |              2 |         2.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/xilinxasyncresetsynchronizerimpl0                                                                           |                1 |              2 |         2.00 |
|  dtmcs_tck            |                                                                                                                                                                                                    |                                                                                                                  |                1 |              2 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q[2][id][3]_i_1_n_0                                        | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q                                                          | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q[0][id][3]_i_1_n_0                                        | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q[1][id][3]_i_1_n_0                                        | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q[1][3]_i_1_n_0                                            | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q                                                          | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q[1][id][2]_i_1_n_0                                        | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q[2][id][2]_i_1_n_0                                        | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q[0][id][2]_i_1_n_0                                        | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q                                                          | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q[2][3]_i_1_n_0                                            | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q[0][3]_i_1__0_n_0                                         | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/E[0]                                                           | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/mem_q[1][3]_i_1__0_n_0                                         | clk_gen/AR[0]                                                                                                    |                1 |              3 |         3.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/dout[3]_i_1__249_n_0                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |                3 |              4 |         1.33 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/lcr_reg[7]_1[0]                                                                                                               | clk_gen/AR[0]                                                                                                    |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_do_read                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_do_read                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                        | clk_gen/AR[0]                                                                                                    |                2 |              4 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                 | clk_gen/AR[0]                                                                                                    |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/read_r_buffer_syncfifo_re                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/read_r_buffer_wrport_we                                                                                                                                                                   | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/sb_state_reg/dffs/dout[3]_i_1__242_n_0                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |                3 |              4 |         1.33 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/write_w_buffer_syncfifo_we                                                                                                                                                                | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/write_w_buffer_rdport_re                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/write_id_buffer_consume[3]_i_1_n_0                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_w_fifo/write_pointer_q0                                             | clk_gen/AR[0]                                                                                                    |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_phy_sink_ready1301_out                                                                                                                                                               | ddr2/ldc/uart_phy_sink_ready1                                                                                    |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_phy_rx_bitcount                                                                                                                                                                      | ddr2/ldc/uart_phy_rx_bitcount[3]_i_1_n_0                                                                         |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/subfragments_multiplexer_next_state                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_cnt_reg[3][0]                                                                                                                                                    |                                                                                                                  |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/read_id_buffer_do_read                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]_0                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[20]_1                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                3 |              4 |         1.33 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_2                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                                                                                             | clk_gen/AR[0]                                                                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/dicgo_ff/dout_reg[1]_0                                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_1                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                 | clk_gen/AR[0]                                                                                                    |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/storage_11_reg_0_15_0_5_i_1_n_0                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0                                                                                              | clk_gen/AR[0]                                                                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                                    | clk_gen/AR[0]                                                                                                    |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_time1[3]_i_1_n_0                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_1                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_do_read                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/iodelay_clk | ddr2/ldc/reset_counter[3]_i_1_n_0                                                                                                                                                                  | ddr2/ldc/SS[0]                                                                                                   |                1 |              4 |         4.00 |
|  tap/dmi_tck          | tap/dmi_1                                                                                                                                                                                          |                                                                                                                  |                2 |              4 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_demux.lock_aw_valid_q_reg_2[0]               | clk_gen/AR[0]                                                                                                    |                2 |              4 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0                                                                                                 | clk_gen/AR[0]                                                                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_3__0                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                2 |              4 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_7__0                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                2 |              4 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_5__0                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/write_pointer_q0                                       | clk_gen/AR[0]                                                                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_4__0                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                        | clk_gen/AR[0]                                                                                                    |                2 |              4 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_1__0                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_6__0                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_8__0                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_2__0                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                3 |              4 |         1.33 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                                                                                    | clk_gen/AR[0]                                                                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0                                                                                                    | clk_gen/AR[0]                                                                                                    |                2 |              4 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/rcounter16[3]_i_1_n_0                                                                                                        | clk_gen/AR[0]                                                                                                    |                2 |              4 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/E[0]                                             | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[2][0]                                        | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[2]_0[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[2]_2[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3][0]                                        | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                                                                                               | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[2]_1[0]                                      | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/counter[4]_i_1_n_0                                                                                                        | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_0[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_1[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_2[0]                                      | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[1]_0[0]                                      | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_6[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/wb_adr_is_reg[2]_0[0]                                                                                                         | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_3[0]                                      | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_4[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[0]_0[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_0[0]                                        | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[2][0]                                        | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_3[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_5[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_1[0]                                      | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[2]_0[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_0[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_2[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[2]_1[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[2]_2[0]                                      | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[1][0]                                        | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[1]_0[0]                                      | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3][0]                                        | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                             | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_3[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_4[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_4[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_3[0]  | clk_gen/AR[0]                                                                                                    |                3 |              5 |         1.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_6[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_7[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_5[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_9[0]                                        | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_14[0]                                       | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_10[0]                                       | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_8[0]                                        | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_11[0]                                       | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_12[0]                                       | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_13[0]                                       | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_15[0]                                       | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n                                           | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/read_r_buffer_level0[4]_i_1_n_0                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_full_q_reg_1[0]                        |                                                                                                                  |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                3 |              5 |         1.67 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/E[0]                                                   |                                                                                                                  |                3 |              5 |         1.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_wb_sel[3]_i_1_n_0                                                                                                                       | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector0_address_storage[12]_i_1_n_0                                                                                                                                          |                                                                                                                  |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector1_address_storage[12]_i_1_n_0                                                                                                                                          |                                                                                                                  |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_sequencer_counter[4]_i_1_n_0                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_time0[4]_i_1_n_0                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/litedramcore_csrbank2_half_sys8x_taps0_re                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_4                                         | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/rshift[4]_i_1_n_0                                                                                                            | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/fifo_rx/count[4]_i_1_n_0                                                                                                     | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_2[0]                                                                |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_demux.lock_aw_valid_q_reg                    | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/litedramcore_interface2_bank_bus_dat_r[4]_i_1_n_0                                                       |                3 |              5 |         1.67 |
|  ddr2/ldc/BUFG_1_0    | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_13[0] | clk_gen/AR[0]                                                                                                    |                3 |              5 |         1.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_6[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_9[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][1]_0[0]  | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_5[0]  | clk_gen/AR[0]                                                                                                    |                3 |              5 |         1.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_10[0] | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_4[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_8                                          | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_3                                          | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_2                                          | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_5                                          | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_4                                          | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_6                                          | clk_gen/AR[0]                                                                                                    |                3 |              5 |         1.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_7                                          | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_1                                          | clk_gen/AR[0]                                                                                                    |                3 |              5 |         1.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_1                                           | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_0                                           | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_6                                           | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_2                                           | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_3                                           | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_5                                           | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_7                                           | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_0[0]                                                                                                                                                   | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                              |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_4                                           | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_8[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_9[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_9[0]  | clk_gen/AR[0]                                                                                                    |                3 |              5 |         1.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_8[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1]_4[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_7[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1]_5[0]  | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_3[0]                                                                                                                                                   |                                                                                                                  |                1 |              5 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                             | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/rf_ram_if/wgo                                                                                                                                                                 | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                              |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_rx_fifo_level0[4]_i_1_n_0                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_tx_fifo_level0[4]_i_1_n_0                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/write_w_buffer_level0[4]_i_1_n_0                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/write_id_buffer_level[4]_i_1_n_0                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                             | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/sb_state_reg/dffs/dout_reg[2]_1                                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/write_resp_buffer_level[4]_i_1_n_0                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/read_id_buffer_level[4]_i_1_n_0                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_5                                         | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/E[0]                                                    | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[1][0]                                        | clk_gen/AR[0]                                                                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[0]_0[0]                                       | clk_gen/AR[0]                                                                                                    |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/litedramcore_csrbank3_dfii_control0_re                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              6 |         6.00 |
|  clk_core_BUFG        | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                                        | clk_gen/AR[0]                                                                                                    |                2 |              6 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_3                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              6 |         6.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[27]_1                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/state/o_init_reg_0[0]                                                                   |                2 |              6 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/sw_irq4_edge                                                                                                                                     |                                                                                                                  |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0    | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/E[0]                                                                                                                                      |                                                                                                                  |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector0_command_storage[5]_i_1_n_0                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              6 |         6.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_10                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              6 |         6.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[24]_3                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                              |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector1_command_storage[5]_i_1_n_0                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/state/E[0]                                                                                                                                                                |                                                                                                                  |                1 |              6 |         6.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout_reg[0]_1                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0    | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/wptr_q_reg[0][0]                                                                                                                          |                                                                                                                  |                1 |              6 |         6.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[2]_3                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                2 |              7 |         3.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/E[0]                                                           | clk_gen/AR[0]                                                                                                    |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/timer_reload_storage[15]_i_1_n_0                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/timer_reload_storage[7]_i_1_n_0                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG        |                                                                                                                                                                                                    |                                                                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/timer_load_storage[7]_i_1_n_0                                                                                                                                                             | ddr2/ldc/FDPE_3_0                                                                                                |                3 |              8 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/E[0]                                                                                                                      | clk_gen/AR[0]                                                                                                    |                4 |              8 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/block_cnt[7]_i_1_n_0                                                                                                                  | clk_gen/AR[0]                                                                                                    |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/timer_load_storage[31]_i_1_n_0                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/lcr_reg[7]_2[0]                                                                                                               | clk_gen/AR[0]                                                                                                    |                1 |              8 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/E[0]                                                                                                                          | clk_gen/AR[0]                                                                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/wre_reg_0[0]                                                                                                                  | clk_gen/AR[0]                                                                                                    |                1 |              8 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/wre_reg_1[0]                                                                                                                  | clk_gen/AR[0]                                                                                                    |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/litedramcore_litedramcore_adr_reg[9]_0                                                                  |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/timer_load_storage[23]_i_1_n_0                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/litedramcore_interface5_bank_bus_dat_r[7]_i_1_n_0                                                       |                3 |              8 |         2.67 |
|  clk_core_BUFG        | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/E[0]                                                                                                                                        | clk_gen/AR[0]                                                                                                    |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/storage_11_reg_0_15_0_5_i_1_n_0                                                                                                                                                           |                                                                                                                  |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                                                                           |                                                                                                                  |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/soccontroller_scratch_storage[23]_i_1_n_0                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/soccontroller_scratch_storage[31]_i_1_n_0                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/soccontroller_scratch_storage[15]_i_1_n_0                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/litedramcore_interface4_bank_bus_dat_r[7]_i_1_n_0                                                       |                5 |              8 |         1.60 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/soccontroller_scratch_storage[7]_i_1_n_0                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[15]_i_1_n_0                                                                                                                                           |                                                                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/litedramcore_interface6_bank_bus_dat_r[7]_i_1_n_0                                                       |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/litedramcore_interface3_bank_bus_dat_r[7]_i_1_n_0                                                       |                6 |              8 |         1.33 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[23]_i_1_n_0                                                                                                                                           |                                                                                                                  |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[7]_i_1_n_0                                                                                                                                            |                                                                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                                                                                                                           |                                                                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[23]_i_1_n_0                                                                                                                                           |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[7]                                                                                                                                        | clk_gen/AR[0]                                                                                                    |                3 |              8 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[31]                                                                                                                                       | clk_gen/AR[0]                                                                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[23]                                                                                                                                       | clk_gen/AR[0]                                                                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[47]                                                                                                                                       | clk_gen/AR[0]                                                                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[63]                                                                                                                                       | clk_gen/AR[0]                                                                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[15]                                                                                                                                       | clk_gen/AR[0]                                                                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[39]                                                                                                                                       | clk_gen/AR[0]                                                                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[55]                                                                                                                                       | clk_gen/AR[0]                                                                                                    |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector1_address_storage[7]_i_1_n_0                                                                                                                                           |                                                                                                                  |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                                                                                                                           |                                                                                                                  |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/a7ddrphy_bitslip0_r1[11]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[15]_i_1_n_0                                                                                                                                           |                                                                                                                  |                1 |              8 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/E[0]                                                           | clk_gen/AR[0]                                                                                                    |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[7]_i_1_n_0                                                                                                                                            |                                                                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector0_address_storage[7]_i_1_n_0                                                                                                                                           |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/E[0]                                                           | clk_gen/AR[0]                                                                                                    |                3 |              8 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/Digits_Reg[15]_i_1_n_0                                                                                                                           |                                                                                                                  |                1 |              8 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/Digits_Reg[23]_i_1_n_0                                                                                                                           |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/Digits_Reg[31]_i_1_n_0                                                                                                                           |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/Digits_Reg[7]_i_1_n_0                                                                                                                            |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/Enables_Reg[7]_i_1_n_0                                                                                                                           |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[15]_i_1_n_0                                                                                                                        |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[23]_i_1_n_0                                                                                                                        |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[31]_i_1_n_0                                                                                                                        |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[7]_i_1_n_0                                                                                                                         |                                                                                                                  |                3 |              8 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[23]_i_1_n_0                                                                                                                            |                                                                                                                  |                1 |              8 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[15]_i_1_n_0                                                                                                                            |                                                                                                                  |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[7]_i_1_n_0                                                                                                                             |                                                                                                                  |                4 |              8 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[31]_i_1_n_0                                                                                                                            |                                                                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_phy_storage[23]_i_1_n_0                                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/litedramcore_litedramcore_dat_w_next_value_ce0                                                                                                                                            |                                                                                                                  |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/E[0]                                                                                                                                                                                      | ddr2/ldc/read_beat_count[7]_i_1_n_0                                                                              |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/write_w_buffer_syncfifo_we                                                                                                                                                                | ddr2/ldc/write_beat_count[7]_i_1_n_0                                                                             |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                                                                                    |                                                                                                                  |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_phy_source_payload_data[7]_i_1_n_0                                                                                                                                                   | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_phy_storage[15]_i_1_n_0                                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_phy_storage[7]_i_1_n_0                                                                                                                                                               | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_phy_storage[31]_i_1_n_0                                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                                                                |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_phy_rx_reg                                                                                                                                                                           |                                                                                                                  |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/timer_reload_storage[23]_i_1_n_0                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/timer_load_storage[15]_i_1_n_0                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/timer_reload_storage[31]_i_1_n_0                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                |                2 |              8 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/dout_reg[9]                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                6 |              9 |         1.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/bit_counter[2]_i_1_n_0                                                                                                    | clk_gen/AR[0]                                                                                                    |                2 |              9 |         4.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg1ff/dout_reg[0]_0                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                5 |              9 |         1.80 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_4                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                5 |              9 |         1.80 |
|  dtmcs_tck            | tap/dtmcs_0                                                                                                                                                                                        | tap/dtmcs[40]_i_1_n_0                                                                                            |                2 |              9 |         4.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_1                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                3 |              9 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_4                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                7 |              9 |         1.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/dout_reg[9]_1                                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                4 |              9 |         2.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/excinfo_wb_ff/dout_reg[9]_0                                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                5 |              9 |         1.80 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/dout_reg[9]_0                                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                5 |              9 |         1.80 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                                                                           |                                                                                                                  |                2 |             10 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_6                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                9 |             10 |         1.11 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/fifo_rx/E[0]                                                                                                                 | clk_gen/AR[0]                                                                                                    |                4 |             10 |         2.50 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/sdram_timer_count1[9]_i_1_n_0                                                                           |                2 |             10 |         5.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/rf_data_in[10]_i_1_n_0                                                                                                       | clk_gen/AR[0]                                                                                                    |                3 |             11 |         3.67 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/state/litedramcore_litedramcore_adr_next_value_ce1                                                                                                                        | ddr2/ldc/FSM_onehot_litedramcore_state_reg_n_0_[1]                                                               |                2 |             11 |         5.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_3                                                                                                                                                      |                                                                                                                  |                2 |             12 |         6.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/tf_push_reg_n_0                                                                                                                       |                                                                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/read_beat_offset                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                |                3 |             12 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_0                                                                                                                                                      |                                                                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_1                                                                                                                                                      |                                                                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_4                                                                                                                                                      |                                                                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_5                                                                                                                                                      |                                                                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/write_beat_offset                                                                                                                                                                         | ddr2/ldc/FDPE_3_0                                                                                                |                3 |             12 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                                                  |                                                                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_0                                                                                                                                                     |                                                                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_1                                                                                                                                                     |                                                                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2                                                                                                                                                      |                                                                                                                  |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine0_row[12]_i_1_n_0                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine7_row[12]_i_1_n_0                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine3_row_open                                                                                                                                                               | ddr2/ldc/FDPE_3_0                                                                                                |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine6_row_col_n_addr_sel                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine4_row[12]_i_1_n_0                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine2_row_col_n_addr_sel                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                |                4 |             13 |         3.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/o_wb_adr[0]                                            | clk_gen/AR[0]                                                                                                    |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine1_row_open                                                                                                                                                               | ddr2/ldc/FDPE_3_0                                                                                                |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine5_row_open                                                                                                                                                               | ddr2/ldc/FDPE_3_0                                                                                                |                4 |             13 |         3.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_regno_reg/genblock.dff/dffs/dmi_reg_en_0                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |                6 |             15 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/illegal_inst_en                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                6 |             16 |         2.67 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                                                                                 |                                                                                                                  |                2 |             16 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/dout_reg[0]_0                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |                4 |             16 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout_reg[6]_0                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                5 |             16 |         3.20 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[21]_5                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                8 |             17 |         2.12 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                   | clk_gen/AR[0]                                                                                                    |                5 |             18 |         3.60 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                   | clk_gen/AR[0]                                                                                                    |                3 |             18 |         6.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                   | clk_gen/AR[0]                                                                                                    |                6 |             19 |         3.17 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                   | clk_gen/AR[0]                                                                                                    |                5 |             19 |         3.80 |
|  clk_core_BUFG        | tap/dmi_reg_en_0                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |               13 |             19 |         1.46 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/mem_if/litedramcore_count_reg_9_sn_1                                                                                                                                      | ddr2/ldc/serv_rf_top/cpu/state/FDPE_3                                                                            |                5 |             20 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/dout_reg[0]_2                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             21 |         1.40 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/state/en_pc_r0                                                                                                                                                            | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_1                                                                    |                5 |             21 |         4.20 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_3                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             22 |         1.47 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine6_cmd_buffer_sink_ready                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                6 |             23 |         3.83 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine2_cmd_buffer_sink_ready                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine3_cmd_buffer_sink_ready                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_ready                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                8 |             23 |         2.88 |
|  tap/dmi_tck          | tap/dmi_1                                                                                                                                                                                          | tap/dmi[3]_i_1_n_0                                                                                               |                6 |             23 |         3.83 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_ready                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_ready                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                9 |             23 |         2.56 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine1_cmd_buffer_sink_ready                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine0_cmd_buffer_sink_ready                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                9 |             23 |         2.56 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/a7ddrphy_bitslip8_value10                                                                                                                                                                 | ddr2/ldc/a7ddrphy_bitslip15_value1                                                                               |                7 |             24 |         3.43 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/a7ddrphy_bitslip0_value30                                                                                                                                                                 | ddr2/ldc/a7ddrphy_bitslip7_value1                                                                                |                7 |             24 |         3.43 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0341_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                6 |             26 |         4.33 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0296_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                4 |             26 |         6.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0356_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                8 |             26 |         3.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0294_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                8 |             26 |         3.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0292_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                9 |             26 |         2.89 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0305_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                9 |             26 |         2.89 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0347_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                9 |             26 |         2.89 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0345_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                6 |             26 |         4.33 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0340_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                6 |             26 |         4.33 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0349_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                9 |             26 |         2.89 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0302_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                8 |             26 |         3.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0350_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                8 |             26 |         3.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0307_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                8 |             26 |         3.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0300_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                8 |             26 |         3.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0312_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                8 |             26 |         3.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0303_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               11 |             26 |         2.36 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0315_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                9 |             26 |         2.89 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0352_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                9 |             26 |         2.89 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0308_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               11 |             26 |         2.36 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0301_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               10 |             26 |         2.60 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0339_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                5 |             26 |         5.20 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0311_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                7 |             26 |         3.71 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0346_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                8 |             26 |         3.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0310_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               10 |             26 |         2.60 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0351_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               11 |             26 |         2.36 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0344_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                6 |             26 |         4.33 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0354_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                6 |             26 |         4.33 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0342_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                7 |             26 |         3.71 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0306_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                7 |             26 |         3.71 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0355_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               10 |             26 |         2.60 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0361_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                9 |             26 |         2.89 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/E[0]                                                                                                                                                               |                                                                                                                  |                8 |             26 |         3.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0298_out                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |                9 |             26 |         2.89 |
|  clk_core_BUFG        |                                                                                                                                                                                                    |                                                                                                                  |               16 |             28 |         1.75 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/miss_state_ff/dffs/en0                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               10 |             28 |         2.80 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/a7ddrphy_bitslip0_value00                                                                                                                                                                 | ddr2/ldc/a7ddrphy_bitslip7_value0                                                                                |               17 |             30 |         1.76 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_2                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               14 |             30 |         2.14 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/a7ddrphy_bitslip1_value00                                                                                                                                                                 | ddr2/ldc/a7ddrphy_bitslip15_value0                                                                               |               12 |             30 |         2.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg1ff/en066_out                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               10 |             30 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/f2_wr_en                                                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               20 |             31 |         1.55 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/f0_shift_wr_en                                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               22 |             31 |         1.41 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/f1_shift_wr_en                                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               21 |             31 |         1.48 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mtvec_wb                                                                                  | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             31 |         2.38 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[58]_3                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               18 |             31 |         1.72 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/lsu_error_dc4ff/en011_out                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               14 |             31 |         2.21 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/ifc/iccrit_ff/dout_reg[0]_1[0]                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               21 |             31 |         1.48 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/e1val_ff/dout_reg[0]_0                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             31 |         1.55 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/halt_ff/en012_out                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             31 |         1.82 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout[30]_i_4__29_0                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               14 |             31 |         2.21 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/uart_phy_rx_clkphase[31]_i_1_n_0                                                                        |                8 |             32 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/buf_data_en[0]                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               25 |             32 |         1.28 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                             | clk_gen/AR[0]                                                                                                    |               15 |             32 |         2.13 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_data_en[0]                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               21 |             32 |         1.52 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dualtagff/dffs/dout_reg[1]_1                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               23 |             32 |         1.39 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/buf_data_en[0]                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               22 |             32 |         1.45 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[22]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               22 |             32 |         1.45 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu3inc_ff/mhpmc6_wr_en                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/ifu_debug_valid_ff/en023_out                                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |         2.00 |
|  dtmcs_tck            | tap/dtmcs_0                                                                                                                                                                                        |                                                                                                                  |                5 |             32 |         6.40 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu3inc_ff/mhpmc6h_wr_en                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             32 |         2.46 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_4[0]                                                                                                                                                   | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                              |                8 |             32 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[5]                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             32 |         1.68 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu2inc_ff/mhpmc5_wr_en                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               14 |             32 |         2.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[31]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |         1.60 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu2inc_ff/mhpmc5h_wr_en                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             32 |         1.88 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/decode/o_cnt_en_reg[0]                                                                                                                                                    |                                                                                                                  |                7 |             32 |         4.57 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu1inc_ff/mhpmc4h_wr_en                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               14 |             32 |         2.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu1inc_ff/mhpmc4_wr_en                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             32 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu0inc_ff/mhpmc3_wr_en                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |         2.13 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu0inc_ff/mhpmc3h_wr_en                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               11 |             32 |         2.91 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t3_wb                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               11 |             32 |         2.91 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t2_wb                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             32 |         2.46 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t1_wb                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               14 |             32 |         2.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[19]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             32 |         1.68 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t0_wb                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             32 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[13]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               18 |             32 |         1.78 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/illegal_inst_en                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |         2.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_3[0]                                                                                                                                                  |                                                                                                                  |               13 |             32 |         2.46 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[9]                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               21 |             32 |         1.52 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcyclef_cout_ff/en020_out                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             32 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[1]                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               23 |             32 |         1.39 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[7]                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             32 |         1.68 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[27]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |         1.60 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[2]                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             32 |         1.68 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[24]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               22 |             32 |         1.45 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/timer_update_value_re                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                |               10 |             32 |         3.20 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[3]                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             32 |         2.46 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[20]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               23 |             32 |         1.39 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[12]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |         1.60 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[29]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               24 |             32 |         1.33 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[14]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             32 |         1.68 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[8]                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               23 |             32 |         1.39 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb0_wb                                                                                  | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             32 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb1_wb                                                                                  | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               11 |             32 |         2.91 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mscratch_wb                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               22 |             32 |         1.45 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/en090_out                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/minstretf_cout_ff/en016_out                                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[1]                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               23 |             32 |         1.39 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/csrmiscff/dffs/csr_data_wen                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               11 |             32 |         2.91 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_ints[31]_i_1_n_0                                                                                                                            | clk_gen/AR[0]                                                                                                    |               14 |             32 |         2.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_ptrig[31]_i_1_n_0                                                                                                                           | clk_gen/AR[0]                                                                                                    |               10 |             32 |         3.20 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[0]                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               28 |             32 |         1.14 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      |                                                                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[4]                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |         1.60 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_oe[31]_i_1_n_0                                                                                                                              | clk_gen/AR[0]                                                                                                    |                7 |             32 |         4.57 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[3]                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               21 |             32 |         1.52 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/halt_ff/en022_out                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |         2.13 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[2]                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               21 |             32 |         1.52 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[30]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_aux[31]_i_1_n_0                                                                                                                             | clk_gen/AR[0]                                                                                                    |               13 |             32 |         2.46 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      |                                                                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mrac_wb                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               18 |             32 |         1.78 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_out[31]_i_1_n_0                                                                                                                             | clk_gen/AR[0]                                                                                                    |               10 |             32 |         3.20 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_inte[31]_i_1_n_0                                                                                                                            | clk_gen/AR[0]                                                                                                    |                8 |             32 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/lsu_dccm_errorff/en092_out                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             32 |         2.46 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_eclk[31]_i_1_n_0                                                                                                                            | clk_gen/AR[0]                                                                                                    |                8 |             32 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_nec[31]_i_1_n_0                                                                                                                             | clk_gen/AR[0]                                                                                                    |                8 |             32 |         4.00 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      |                                                                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[28]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               21 |             32 |         1.52 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[10]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |         2.13 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[26]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             32 |         1.88 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      |                                                                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[17]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[6]                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             32 |         1.88 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      |                                                                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[15]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             32 |         1.88 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[25]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               25 |             32 |         1.28 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_store_c1_dc1_clken                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |         2.13 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      |                                                                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[21]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             32 |         1.88 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[11]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             32 |         1.88 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/o_wb_rdt[31]_i_1_n_0                                                                                                                             |                                                                                                                  |               18 |             32 |         1.78 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      |                                                                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[4]                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |         1.60 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/exctype_wb_ff/dout_reg[7]_3                                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |         2.13 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                                                                      |                                                                                                                  |                4 |             32 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[18]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               18 |             32 |         1.78 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/exctype_wb_ff/en089_out                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             32 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[16]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             32 |         1.68 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i1_wb_data_en                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             32 |         2.46 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_wb_data_en                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/wb_rdt_low_0                                                                                                                              | clk_gen/AR[0]                                                                                                    |               11 |             32 |         2.91 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_5[23]                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               22 |             32 |         1.45 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_wb_dat[31]_i_1_n_0                                                                                                                      |                                                                                                                  |               24 |             32 |         1.33 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                             | clk_gen/AR[0]                                                                                                    |               14 |             32 |         2.29 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/soccontroller_bus_errors                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                |                8 |             32 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___47_n_0                                                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               11 |             33 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/ifu_debug_rd_en_ff/ic_debug_rd_en_ff                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               24 |             33 |         1.38 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___46_n_0                                                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             33 |         1.94 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                             | clk_gen/AR[0]                                                                                                    |               11 |             33 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                             | clk_gen/AR[0]                                                                                                    |               10 |             33 |         3.30 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                             | clk_gen/AR[0]                                                                                                    |               11 |             33 |         3.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                             | clk_gen/AR[0]                                                                                                    |                8 |             33 |         4.12 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]_0                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             34 |         2.27 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                             | clk_gen/AR[0]                                                                                                    |               10 |             35 |         3.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                             | clk_gen/AR[0]                                                                                                    |               13 |             35 |         2.69 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                             | clk_gen/AR[0]                                                                                                    |               12 |             35 |         2.92 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                             | clk_gen/AR[0]                                                                                                    |               13 |             35 |         2.69 |
|  clk_core_BUFG        | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                     |                                                                                                                  |                7 |             36 |         5.14 |
|  clk_core_BUFG        | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                        |                                                                                                                  |                5 |             36 |         7.20 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/write_aw_buffer_source_valid_reg_1[0]                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                |                9 |             36 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                   | clk_gen/AR[0]                                                                                                    |                9 |             36 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                   | clk_gen/AR[0]                                                                                                    |               10 |             36 |         3.60 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/read_ar_buffer_source_valid_reg_0[0]                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                |                8 |             36 |         4.50 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                   | clk_gen/AR[0]                                                                                                    |                9 |             36 |         4.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                   | clk_gen/AR[0]                                                                                                    |               15 |             36 |         2.40 |
|  clk_core_BUFG        | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                     |                                                                                                                  |                7 |             36 |         5.14 |
|  clk_core_BUFG        | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                        |                                                                                                                  |                8 |             36 |         4.50 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/write_aw_buffer_source_payload_id[5]_i_1_n_0                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                                                                |                7 |             37 |         5.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_3                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               22 |             37 |         1.68 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_1                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               23 |             37 |         1.61 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/mem\\.ar_ready                                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                |                7 |             37 |         5.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_2                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               20 |             37 |         1.85 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_0                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               19 |             37 |         1.95 |
|  ddr2/ldc/BUFG_1_0    | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/E[0]                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                |               12 |             38 |         3.17 |
|  ddr2/ldc/BUFG_1_0    | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/E[0]                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                |                9 |             38 |         4.22 |
|  dtmcs_tck            | tap/dtmcs_r1                                                                                                                                                                                       |                                                                                                                  |                9 |             39 |         4.33 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/serv_rf_top/cpu/bufreg/tag_port_we                                                                                                                                                        |                                                                                                                  |                5 |             40 |         8.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/en0                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             40 |         3.08 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dd[i0div]                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             40 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[0]                                                                          | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               28 |             49 |         1.75 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[3]                                                                          | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               26 |             49 |         1.88 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_wr_en[0]                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               25 |             49 |         1.96 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/buf_wr_en[0]                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               26 |             49 |         1.88 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[4]                                                                          | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               23 |             49 |         2.13 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[1]                                                                          | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               26 |             49 |         1.88 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/buf_wr_en[0]                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               28 |             49 |         1.75 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[2]                                                                          | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               25 |             49 |         1.96 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_4                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               38 |             54 |         1.42 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_1                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               41 |             54 |         1.32 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_5                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               31 |             54 |         1.74 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_2                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               39 |             54 |         1.38 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_6                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               41 |             54 |         1.32 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_0                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               38 |             54 |         1.42 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_3                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               39 |             54 |         1.38 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/p_299_in                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               40 |             54 |         1.35 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             62 |         3.65 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_e4_data_en                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               32 |             63 |         1.97 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg0ff/dffs/i1_e4_data_en                                                                                          | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               28 |             63 |         2.25 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___182_n_0                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               35 |             64 |         1.83 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___180_n_0                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               31 |             64 |         2.06 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___176_n_0                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             64 |         3.20 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dffs/dffs/lsu_store_c1_dc2_clken                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               26 |             64 |         2.46 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_1                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               28 |             64 |         2.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_0                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               29 |             64 |         2.21 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_3                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               28 |             64 |         2.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_2                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               30 |             64 |         2.13 |
|  ddr2/ldc/BUFG_1_0    | ddr2/ldc/sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                |               20 |             64 |         3.20 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/dout_reg[0]_1                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               32 |             64 |         2.00 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/dout_reg[1]_0                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               28 |             64 |         2.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___178_n_0                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               28 |             64 |         2.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[2]                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               37 |             64 |         1.73 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/o_lsu_rvalid                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               18 |             64 |         3.56 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_rdata[63]_i_1_n_0                                                                                                                       |                                                                                                                  |               17 |             64 |         3.76 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i__n_0                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               46 |             69 |         1.50 |
|  ddr2/ldc/BUFG_1_0    | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_1[0]                                                                                                                         |                                                                                                                  |               22 |             71 |         3.23 |
|  ddr2/ldc/BUFG_1_0    | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                         |                                                                                                                  |               19 |             71 |         3.74 |
|  clk_core_BUFG        | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                                        | clk_gen/AR[0]                                                                                                    |               19 |             71 |         3.74 |
|  clk_core_BUFG        | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/E[0]                                                                                                                                        | clk_gen/AR[0]                                                                                                    |               25 |             73 |         2.92 |
|  clk_core_BUFG        | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                      |                                                                                                                  |               21 |             73 |         3.48 |
|  clk_core_BUFG        | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                         |                                                                                                                  |               20 |             73 |         3.65 |
|  ddr2/ldc/BUFG_1_0    | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                |               20 |             73 |         3.65 |
|  ddr2/ldc/BUFG_1_0    | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/E[0]                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                |               29 |             75 |         2.59 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i1_data_en[0]                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               26 |             76 |         2.92 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ibuf_wr_en                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               34 |             76 |         2.24 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_5                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               46 |             78 |         1.70 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/en0                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               37 |             78 |         2.11 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc2_clken                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               32 |             81 |         2.53 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/rsenable_0                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               29 |             93 |         3.21 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[0]_1                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               42 |            106 |         2.52 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[0]                                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               54 |            121 |         2.24 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[1]                                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               44 |            122 |         2.77 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i1_ctl_en[0]                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               33 |            129 |         3.91 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/ibwrite[0]                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               35 |            135 |         3.86 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[0]                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               41 |            135 |         3.29 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[2]                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               61 |            135 |         2.21 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[1]                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               22 |            135 |         6.14 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/freeze_after_unfreeze1                                                                                          | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               57 |            137 |         2.40 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[0]                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               67 |            139 |         2.07 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i0_data_en[2]                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               53 |            139 |         2.62 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[1]                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               53 |            139 |         2.62 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i0_data_en[4]                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               48 |            145 |         3.02 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i0_data_en[3]                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               61 |            151 |         2.48 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc3_clken                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               91 |            158 |         1.74 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg1ff/dec_i1_ctl_en[0]                                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               55 |            164 |         2.98 |
|  clk_core_BUFG        |                                                                                                                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |               86 |            195 |         2.27 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_ctl_en[0]                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               63 |            215 |         3.41 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg0ff/dffs/dout_reg[2]_0                                                                                          | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               81 |            216 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/ifc/req_ff/dout_reg[4]                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               80 |            224 |         2.80 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                |               99 |            231 |         2.33 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/wrpff/wrptr_in3153_out                                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |              161 |            236 |         1.47 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/wrpff/wrptr_in3                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |              101 |            236 |         2.34 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/wrpff/qwen0                                                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |               82 |            236 |         2.88 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg0ff/dffs/dout_reg[1]_0                                                                                          | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               89 |            238 |         2.67 |
|  clk_core_BUFG        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg1ff/dout_reg[1]_0                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               91 |            258 |         2.84 |
|  ddr2/ldc/BUFG_1_0    |                                                                                                                                                                                                    |                                                                                                                  |              151 |            468 |         3.10 |
|  clk_core_BUFG        |                                                                                                                                                                                                    | clk_gen/AR[0]                                                                                                    |              265 |            704 |         2.66 |
|  clk_core_BUFG        |                                                                                                                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_1           |              451 |           1114 |         2.47 |
|  clk_core_BUFG        |                                                                                                                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |              561 |           1262 |         2.25 |
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


