// Seed: 4002068060
module module_0;
  logic id_1;
  ;
  wire id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd22,
    parameter id_7 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output wor id_8;
  inout wire _id_7;
  input logic [7:0] id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  input wire _id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire [id_7 : !  id_4  ==  1] id_9;
  logic [-1 : 1] id_10 = id_7;
  assign id_8 = id_7 ? id_5 | id_7 | id_6 | id_5 | id_6['h0] : -1;
  nor primCall (id_1, id_5, id_6);
endmodule
