{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651027214814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651027214825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 22:40:13 2022 " "Processing started: Tue Apr 26 22:40:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651027214825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1651027214825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --archive -revision project4Top -output \"C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4_sefunmi.qar\" project4 " "Command: quartus_sh --archive -revision project4Top -output \"C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4_sefunmi.qar\" project4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1651027214825 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-qar -revision project4Top -output \{C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4_sefunmi.qar\} project4 " "Quartus(args): -qar -revision project4Top -output \{C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4_sefunmi.qar\} project4" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1651027214825 ""}
{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "Shell" 0 0 1651027225167 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "Shell" 0 0 1651027226788 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "Shell" 0 0 1651027227161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1651027248334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Shell" 0 -1 1651027248335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_sefunmi " "Found entity 1: fsm_sefunmi" {  } { { "fsm_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/fsm_sefunmi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651027300061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1651027300061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_clk_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_clk_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_clk_sefunmi " "Found entity 1: counter_clk_sefunmi" {  } { { "counter_clk_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/counter_clk_sefunmi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651027300140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1651027300140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonpressed.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonpressed.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonpressed " "Found entity 1: buttonpressed" {  } { { "buttonpressed.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/buttonpressed.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651027300175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1651027300175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/hex_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651027300220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1651027300220 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 decoder4to10_sefunmi.v(18) " "Verilog HDL Expression warning at decoder4to10_sefunmi.v(18): truncated literal to match 10 bits" {  } { { "decoder4to10_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/decoder4to10_sefunmi.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Shell" 0 -1 1651027300298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to10_sefunmi.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to10_sefunmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to10_sefunmi " "Found entity 1: decoder4to10_sefunmi" {  } { { "decoder4to10_sefunmi.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/decoder4to10_sefunmi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651027300303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1651027300303 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" project4Top.v(29) " "Verilog HDL syntax error at project4Top.v(29) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Shell" 0 -1 1651027300487 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "project4Top project4Top.v(1) " "Ignored design unit \"project4Top\" at project4Top.v(1) due to previous errors" {  } { { "project4Top.v" "" { Text "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4Top.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Shell" 0 -1 1651027300490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4top.v 0 0 " "Found 0 design units, including 0 entities, in source file project4top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1651027300491 ""}
{ "Error" "0" "" "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" {  } {  } 0 0 "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" 0 0 "Shell" 0 0 1651027319754 ""}
{ "Error" "0" "" "Failed to discover source files from compiler. Check Analysis & Elaboration report." {  } {  } 0 0 "Failed to discover source files from compiler. Check Analysis & Elaboration report." 0 0 "Shell" 0 0 1651027319754 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1651027319831 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1651027319831 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1651027319831 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1651027321022 ""}
{ "Critical Warning" "0" "" "Analysis & Elaboration was not run successfully." { { "Critical Warning" "0" "" "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." {  } {  } 1 0 "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." 0 0 "0" 0 0 1651027321050 ""}  } {  } 1 0 "Analysis & Elaboration was not run successfully." 0 0 "Shell" 0 0 1651027321050 ""}
{ "Info" "0" "" "Parsing: fsm_sefunmi.v" {  } {  } 0 0 "Parsing: fsm_sefunmi.v" 0 0 "Shell" 0 0 1651027325365 ""}
{ "Info" "0" "" "Parsing: counter_clk_sefunmi.v" {  } {  } 0 0 "Parsing: counter_clk_sefunmi.v" 0 0 "Shell" 0 0 1651027325369 ""}
{ "Info" "0" "" "Parsing: buttonpressed.v" {  } {  } 0 0 "Parsing: buttonpressed.v" 0 0 "Shell" 0 0 1651027325372 ""}
{ "Info" "0" "" "Parsing: hex_display.v" {  } {  } 0 0 "Parsing: hex_display.v" 0 0 "Shell" 0 0 1651027325377 ""}
{ "Info" "0" "" "Parsing: decoder4to10_sefunmi.v" {  } {  } 0 0 "Parsing: decoder4to10_sefunmi.v" 0 0 "Shell" 0 0 1651027325380 ""}
{ "Info" "0" "" "Parsing: project4Top.v" {  } {  } 0 0 "Parsing: project4Top.v" 0 0 "Shell" 0 0 1651027325386 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1651027325421 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/ " "Using common directory C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1651027326608 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1651027326952 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1651027326952 ""}
{ "Info" "0" "" "Generated archive 'C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4_sefunmi.qar'" {  } {  } 0 0 "Generated archive 'C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 4/project4_restored/project4_sefunmi.qar'" 0 0 "Shell" 0 0 1651027326952 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1651027326953 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1651027326953 ""}
{ "Info" "0" "" "Generated report 'project4Top.archive.rpt'" {  } {  } 0 0 "Generated report 'project4Top.archive.rpt'" 0 0 "Shell" 0 0 1651027326973 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1651027327070 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 5 s 5 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651027327071 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 26 22:42:07 2022 " "Processing ended: Tue Apr 26 22:42:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651027327071 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651027327071 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651027327071 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1651027327071 ""}
