# do sequence_detector_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/bhavesh/Quartus/Quartus_prime/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/bhavesh/Quartus/eyantra/task_0/SEQ_DETECT/sequence_detector {/home/bhavesh/Quartus/eyantra/task_0/SEQ_DETECT/sequence_detector/sequence_detector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:47 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bhavesh/Quartus/eyantra/task_0/SEQ_DETECT/sequence_detector" /home/bhavesh/Quartus/eyantra/task_0/SEQ_DETECT/sequence_detector/sequence_detector.v 
# -- Compiling module sequence_detector
# 
# Top level modules:
# 	sequence_detector
# End time: 02:31:47 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/bhavesh/Quartus/eyantra/task_0/SEQ_DETECT/sequence_detector/simulation/modelsim {/home/bhavesh/Quartus/eyantra/task_0/SEQ_DETECT/sequence_detector/simulation/modelsim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:47 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/bhavesh/Quartus/eyantra/task_0/SEQ_DETECT/sequence_detector/simulation/modelsim" /home/bhavesh/Quartus/eyantra/task_0/SEQ_DETECT/sequence_detector/simulation/modelsim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 02:31:47 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 02:31:47 on Sep 04,2024
# Loading work.tb
# Loading work.sequence_detector
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 4000 ps
# Error(s) encountered, please check your design!
