@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\card_driver.v":73:0:73:5|Removing instance driver.len_count[15] because it is equivalent to instance driver.len_count[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\card_driver.v":73:0:73:5|Removing instance driver.len_count[14] because it is equivalent to instance driver.len_count[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\card_driver.v":73:0:73:5|Removing instance driver.len_count[13] because it is equivalent to instance driver.len_count[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\card_driver.v":73:0:73:5|Removing instance driver.len_count[21] because it is equivalent to instance driver.len_count[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\card_driver.v":73:0:73:5|Removing instance driver.len_count[22] because it is equivalent to instance driver.len_count[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\card_driver.v":73:0:73:5|Removing instance driver.len_count[23] because it is equivalent to instance driver.len_count[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\card_driver.v":73:0:73:5|Removing instance driver.len_count[1] because it is equivalent to instance driver.len_count[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\card_driver.v":73:0:73:5|Removing instance driver.len_count[2] because it is equivalent to instance driver.len_count[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\card_driver.v":73:0:73:5|Removing instance driver.len_count[3] because it is equivalent to instance driver.len_count[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\git\my_projects\fpga\verilog\tester_module\card_driver.v":73:0:73:5|Removing instance driver.len_count[11] because it is equivalent to instance driver.len_count[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"e:\git\my_projects\fpga\verilog\tester_module\fifo_dc.v":46:12:46:22|Blackbox FIFO8KB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock tester_module|CLOCK50 with period 1000.00ns. Please declare a user-defined clock on object "p:CLOCK50"
