Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/qsjiang/Documents/Github/MIDIGeneratorPrototype/ --output-directory=C:/Users/qsjiang/Documents/Github/MIDIGeneratorPrototype/niosII_system/ --report-file=bsf:C:/Users/qsjiang/Documents/Github/MIDIGeneratorPrototype/niosII_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/qsjiang/Documents/Github/MIDIGeneratorPrototype/niosII_system.qsys
Progress: Loading MIDIGeneratorPrototype/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding switch [altera_avalon_pio 12.1]
Progress: Parameterizing module switch
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding frequencyDivider_0 [frequencyDivider 1.0]
Progress: Parameterizing module frequencyDivider_0
Progress: Adding midiOut_0 [midiOut 1.0]
Progress: Parameterizing module midiOut_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/qsjiang/Documents/Github/MIDIGeneratorPrototype/ --output-directory=C:/Users/qsjiang/Documents/Github/MIDIGeneratorPrototype/niosII_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/qsjiang/Documents/Github/MIDIGeneratorPrototype/niosII_system.sopcinfo --report-file=html:C:/Users/qsjiang/Documents/Github/MIDIGeneratorPrototype/niosII_system.html --report-file=qip:C:/Users/qsjiang/Documents/Github/MIDIGeneratorPrototype/niosII_system/synthesis/niosII_system.qip --report-file=cmp:C:/Users/qsjiang/Documents/Github/MIDIGeneratorPrototype/niosII_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/qsjiang/Documents/Github/MIDIGeneratorPrototype/niosII_system.qsys
Progress: Loading MIDIGeneratorPrototype/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding switch [altera_avalon_pio 12.1]
Progress: Parameterizing module switch
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding timer_0 [altera_avalon_timer 12.1]
Progress: Parameterizing module timer_0
Progress: Adding frequencyDivider_0 [frequencyDivider 1.0]
Progress: Parameterizing module frequencyDivider_0
Progress: Adding midiOut_0 [midiOut 1.0]
Progress: Parameterizing module midiOut_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: niosII_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: niosII_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: niosII_system: Generating niosII_system "niosII_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 13 modules, 53 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 26 modules, 105 connections
Info: merlin_domain_transform: After transform: 52 modules, 277 connections
Info: merlin_router_transform: After transform: 65 modules, 329 connections
Info: merlin_burst_transform: After transform: 68 modules, 341 connections
Info: reset_adaptation_transform: After transform: 70 modules, 269 connections
Info: merlin_network_to_switch_transform: After transform: 95 modules, 325 connections
Info: merlin_width_transform: After transform: 101 modules, 343 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src1 and cmd_xbar_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src0 and rsp_xbar_mux.sink1
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 103 modules, 353 connections
Info: merlin_interrupt_mapper_transform: After transform: 104 modules, 356 connections
Info: nios2_qsys_0: Starting RTL generation for module 'niosII_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=niosII_system_nios2_qsys_0 --dir=C:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0001_nios2_qsys_0_gen//niosII_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2015.03.24 16:06:16 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.03.24 16:06:16 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.03.24 16:06:16 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info: nios2_qsys_0: # 2015.03.24 16:06:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.03.24 16:06:26 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.03.24 16:06:26 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.03.24 16:06:26 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.03.24 16:06:26 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.03.24 16:06:27 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.03.24 16:06:27 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.03.24 16:06:30 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'niosII_system_nios2_qsys_0'
Info: nios2_qsys_0: "niosII_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0002_sopclgen  --no_splash --refresh C:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0002_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0002_sopclgen  --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0002_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2015.03.24 16:06:34 (*) Success: sopc_builder finished.
Info: onchip_memory2_0: "niosII_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sysid_qsys_0: "niosII_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0004_sopclgen  --no_splash --refresh C:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0004_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0004_sopclgen  --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2015.03.24 16:06:39 (*) Success: sopc_builder finished.
Info: jtag_uart_0: "niosII_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: character_lcd_0: Starting Generation of Character LCD
Info: character_lcd_0: "niosII_system" instantiated altera_up_avalon_character_lcd "character_lcd_0"
Info: Starting classic module elaboration.
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0006_sopclgen  --no_splash --refresh C:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0006_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0006_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0006_sopclgen  --generate C:/Users/qsjiang/AppData/Local/Temp/alt6518_2967440268328857141.dir/0006_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2015.03.24 16:06:43 (*) Success: sopc_builder finished.
Info: switch: "niosII_system" instantiated altera_avalon_pio "switch"
Info: altpll_0: "niosII_system" instantiated altpll "altpll_0"
Error: Generation stopped, 89 or more modules remaining
Info: niosII_system: Done niosII_system" with 36 modules, 23 files, 935790 bytes
Error: ip-generate failed with exit code 1: 1 Error, 3 Warnings
Info: Stopping: Create HDL design files for synthesis
