
Recoil-Motor-Controller-B-G431B-ESC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010a64  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009f4  08010c48  08010c48  00020c48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801163c  0801163c  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  0801163c  0801163c  0002163c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011644  08011644  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011644  08011644  00021644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011648  08011648  00021648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0801164c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000584  200001fc  08011848  000301fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000780  08011848  00030780  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002849a  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048b4  00000000  00000000  000586c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f08  00000000  00000000  0005cf80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001d00  00000000  00000000  0005ee88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024bea  00000000  00000000  00060b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025180  00000000  00000000  00085772  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e89b3  00000000  00000000  000aa8f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001932a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009960  00000000  00000000  001932f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001fc 	.word	0x200001fc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010c2c 	.word	0x08010c2c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000200 	.word	0x20000200
 800021c:	08010c2c 	.word	0x08010c2c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <HAL_FDCAN_RxFifo0Callback>:
float pot_init_pos;
float motor_init_pos;
uint8_t user_input_button;
uint8_t user_output_led;

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
  CAN_Frame rx_frame;
  CAN_getRxFrame(&hfdcan1, &rx_frame);
 8000fa6:	f107 0308 	add.w	r3, r7, #8
 8000faa:	4619      	mov	r1, r3
 8000fac:	4806      	ldr	r0, [pc, #24]	; (8000fc8 <HAL_FDCAN_RxFifo0Callback+0x2c>)
 8000fae:	f000 f8e3 	bl	8001178 <CAN_getRxFrame>
  MotorController_handleCANMessage(&controller, &rx_frame);
 8000fb2:	f107 0308 	add.w	r3, r7, #8
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4804      	ldr	r0, [pc, #16]	; (8000fcc <HAL_FDCAN_RxFifo0Callback+0x30>)
 8000fba:	f002 fb79 	bl	80036b0 <MotorController_handleCANMessage>
}
 8000fbe:	bf00      	nop
 8000fc0:	3718      	adds	r7, #24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000440 	.word	0x20000440
 8000fcc:	20000218 	.word	0x20000218

08000fd0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  if (htim == &htim1) {
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4a15      	ldr	r2, [pc, #84]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d104      	bne.n	8000fea <HAL_TIM_PeriodElapsedCallback+0x1a>
    MotorController_updateCommutation(&controller, &hadc1);
 8000fe0:	4914      	ldr	r1, [pc, #80]	; (8001034 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000fe2:	4815      	ldr	r0, [pc, #84]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000fe4:	f001 ffce 	bl	8002f84 <MotorController_updateCommutation>
    }
  }
  else if (htim == &htim4) {
    MotorController_triggerPositionUpdate(&controller);
  }
}
 8000fe8:	e01d      	b.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x56>
  else if (htim == &htim2) {
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a13      	ldr	r2, [pc, #76]	; (800103c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d112      	bne.n	8001018 <HAL_TIM_PeriodElapsedCallback+0x48>
    if (controller.mode != MODE_IDLE && controller.mode != MODE_CALIBRATION) {
 8000ff2:	4b11      	ldr	r3, [pc, #68]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000ff4:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d014      	beq.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x56>
 8000ffc:	4b0e      	ldr	r3, [pc, #56]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000ffe:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8001002:	2b05      	cmp	r3, #5
 8001004:	d00f      	beq.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x56>
      MotorController_setMode(&controller, MODE_DISABLED);
 8001006:	2100      	movs	r1, #0
 8001008:	480b      	ldr	r0, [pc, #44]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800100a:	f001 fd6d 	bl	8002ae8 <MotorController_setMode>
      controller.error = ERROR_HEARTBEAT_TIMEOUT;
 800100e:	4b0a      	ldr	r3, [pc, #40]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001010:	2204      	movs	r2, #4
 8001012:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
}
 8001016:	e006      	b.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x56>
  else if (htim == &htim4) {
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4a09      	ldr	r2, [pc, #36]	; (8001040 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800101c:	4293      	cmp	r3, r2
 800101e:	d102      	bne.n	8001026 <HAL_TIM_PeriodElapsedCallback+0x56>
    MotorController_triggerPositionUpdate(&controller);
 8001020:	4805      	ldr	r0, [pc, #20]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001022:	f002 f813 	bl	800304c <MotorController_triggerPositionUpdate>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	200005a4 	.word	0x200005a4
 8001034:	20000368 	.word	0x20000368
 8001038:	20000218 	.word	0x20000218
 800103c:	200005f0 	.word	0x200005f0
 8001040:	2000063c 	.word	0x2000063c

08001044 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  MotorController_updatePositionReading(&controller);
 800104c:	4804      	ldr	r0, [pc, #16]	; (8001060 <HAL_I2C_MasterRxCpltCallback+0x1c>)
 800104e:	f002 f84f 	bl	80030f0 <MotorController_updatePositionReading>
//	  controller.position_controller.velocity_target = APP_getUserPot() * 2 * M_PI;
//  }

  /* ====== End user APP code ====== */

  MotorController_updatePositionController(&controller);
 8001052:	4803      	ldr	r0, [pc, #12]	; (8001060 <HAL_I2C_MasterRxCpltCallback+0x1c>)
 8001054:	f002 f87a 	bl	800314c <MotorController_updatePositionController>
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20000218 	.word	0x20000218

08001064 <APP_getUserButton>:

uint8_t APP_getUserButton() {
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  user_input_button = HAL_GPIO_ReadPin(GPIO_BUTTON_GPIO_Port, GPIO_BUTTON_Pin) ? 0 : 1;
 8001068:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800106c:	4807      	ldr	r0, [pc, #28]	; (800108c <APP_getUserButton+0x28>)
 800106e:	f006 fe0b 	bl	8007c88 <HAL_GPIO_ReadPin>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	bf0c      	ite	eq
 8001078:	2301      	moveq	r3, #1
 800107a:	2300      	movne	r3, #0
 800107c:	b2db      	uxtb	r3, r3
 800107e:	461a      	mov	r2, r3
 8001080:	4b03      	ldr	r3, [pc, #12]	; (8001090 <APP_getUserButton+0x2c>)
 8001082:	701a      	strb	r2, [r3, #0]
  return user_input_button;
 8001084:	4b02      	ldr	r3, [pc, #8]	; (8001090 <APP_getUserButton+0x2c>)
 8001086:	781b      	ldrb	r3, [r3, #0]
}
 8001088:	4618      	mov	r0, r3
 800108a:	bd80      	pop	{r7, pc}
 800108c:	48000800 	.word	0x48000800
 8001090:	20000364 	.word	0x20000364

08001094 <APP_init>:
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
  }
}


void APP_init() {
 8001094:	b580      	push	{r7, lr}
 8001096:	b0a0      	sub	sp, #128	; 0x80
 8001098:	af00      	add	r7, sp, #0
  MotorController_init(&controller);
 800109a:	4825      	ldr	r0, [pc, #148]	; (8001130 <APP_init+0x9c>)
 800109c:	f001 fc16 	bl	80028cc <MotorController_init>

   controller.position_controller.torque_limit_lower = -5;
 80010a0:	4b23      	ldr	r3, [pc, #140]	; (8001130 <APP_init+0x9c>)
 80010a2:	4a24      	ldr	r2, [pc, #144]	; (8001134 <APP_init+0xa0>)
 80010a4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
   controller.position_controller.torque_limit_upper = 5;
 80010a8:	4b21      	ldr	r3, [pc, #132]	; (8001130 <APP_init+0x9c>)
 80010aa:	4a23      	ldr	r2, [pc, #140]	; (8001138 <APP_init+0xa4>)
 80010ac:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

  {
    char str[128];
    sprintf(str, "motor pp: %d\r\n", controller.motor.pole_pairs);
 80010b0:	4b1f      	ldr	r3, [pc, #124]	; (8001130 <APP_init+0x9c>)
 80010b2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80010b4:	463b      	mov	r3, r7
 80010b6:	4921      	ldr	r1, [pc, #132]	; (800113c <APP_init+0xa8>)
 80010b8:	4618      	mov	r0, r3
 80010ba:	f00c fc87 	bl	800d9cc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
 80010be:	463b      	mov	r3, r7
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff f8ad 	bl	8000220 <strlen>
 80010c6:	4603      	mov	r3, r0
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	4639      	mov	r1, r7
 80010cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010d0:	481b      	ldr	r0, [pc, #108]	; (8001140 <APP_init+0xac>)
 80010d2:	f00b f9c4 	bl	800c45e <HAL_UART_Transmit>
    sprintf(str, "motor offset angle: %f\r\n", controller.motor.flux_angle_offset);
 80010d6:	4b16      	ldr	r3, [pc, #88]	; (8001130 <APP_init+0x9c>)
 80010d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fa5c 	bl	8000598 <__aeabi_f2d>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4638      	mov	r0, r7
 80010e6:	4917      	ldr	r1, [pc, #92]	; (8001144 <APP_init+0xb0>)
 80010e8:	f00c fc70 	bl	800d9cc <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
 80010ec:	463b      	mov	r3, r7
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff f896 	bl	8000220 <strlen>
 80010f4:	4603      	mov	r3, r0
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	4639      	mov	r1, r7
 80010fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010fe:	4810      	ldr	r0, [pc, #64]	; (8001140 <APP_init+0xac>)
 8001100:	f00b f9ad 	bl	800c45e <HAL_UART_Transmit>
	sprintf(str, "device id: %d\r\n", DEVICE_CAN_ID);
 8001104:	463b      	mov	r3, r7
 8001106:	2202      	movs	r2, #2
 8001108:	490f      	ldr	r1, [pc, #60]	; (8001148 <APP_init+0xb4>)
 800110a:	4618      	mov	r0, r3
 800110c:	f00c fc5e 	bl	800d9cc <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
 8001110:	463b      	mov	r3, r7
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff f884 	bl	8000220 <strlen>
 8001118:	4603      	mov	r3, r0
 800111a:	b29a      	uxth	r2, r3
 800111c:	4639      	mov	r1, r7
 800111e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001122:	4807      	ldr	r0, [pc, #28]	; (8001140 <APP_init+0xac>)
 8001124:	f00b f99b 	bl	800c45e <HAL_UART_Transmit>
  }
}
 8001128:	bf00      	nop
 800112a:	3780      	adds	r7, #128	; 0x80
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20000218 	.word	0x20000218
 8001134:	c0a00000 	.word	0xc0a00000
 8001138:	40a00000 	.word	0x40a00000
 800113c:	08010d44 	.word	0x08010d44
 8001140:	200006d4 	.word	0x200006d4
 8001144:	08010d54 	.word	0x08010d54
 8001148:	08010d70 	.word	0x08010d70

0800114c <APP_main>:


void APP_main() {
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  MotorController_updateService(&controller);
 8001150:	4808      	ldr	r0, [pc, #32]	; (8001174 <APP_main+0x28>)
 8001152:	f002 f822 	bl	800319a <MotorController_updateService>

  if (APP_getUserButton(&controller)) {
 8001156:	4807      	ldr	r0, [pc, #28]	; (8001174 <APP_main+0x28>)
 8001158:	f7ff ff84 	bl	8001064 <APP_getUserButton>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d003      	beq.n	800116a <APP_main+0x1e>
//    controller.current_controller.i_d_target = 0.;
//    controller.current_controller.i_q_target = 0.5;
//    MotorController_setMode(&controller, MODE_OPEN_IDQ);

    MotorController_setMode(&controller, MODE_CALIBRATION);
 8001162:	2105      	movs	r1, #5
 8001164:	4803      	ldr	r0, [pc, #12]	; (8001174 <APP_main+0x28>)
 8001166:	f001 fcbf 	bl	8002ae8 <MotorController_setMode>
//    sprintf(str, "vbus:%f\tvel:%f\r\n",
//        controller.powerstage.bus_voltage_measured,
//        controller.encoder.velocity);
//  HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);

  HAL_Delay(10);
 800116a:	200a      	movs	r0, #10
 800116c:	f003 ff1a 	bl	8004fa4 <HAL_Delay>

}
 8001170:	bf00      	nop
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20000218 	.word	0x20000218

08001178 <CAN_getRxFrame>:
 *      Author: TK
 */

#include "can.h"

void CAN_getRxFrame(FDCAN_HandleTypeDef *hfdcan, CAN_Frame *rx_frame) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b08c      	sub	sp, #48	; 0x30
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	6039      	str	r1, [r7, #0]
  FDCAN_RxHeaderTypeDef rx_header;
  HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rx_header, rx_frame->data);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	3308      	adds	r3, #8
 8001186:	f107 0208 	add.w	r2, r7, #8
 800118a:	2140      	movs	r1, #64	; 0x40
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f005 fd53 	bl	8006c38 <HAL_FDCAN_GetRxMessage>

  rx_frame->id = rx_header.Identifier;
 8001192:	68ba      	ldr	r2, [r7, #8]
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	601a      	str	r2, [r3, #0]
  rx_frame->id_type = (rx_header.IdType == FDCAN_STANDARD_ID) ? CAN_ID_STANDARD : CAN_ID_EXTENDED;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2b00      	cmp	r3, #0
 800119c:	bf14      	ite	ne
 800119e:	2301      	movne	r3, #1
 80011a0:	2300      	moveq	r3, #0
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	461a      	mov	r2, r3
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	711a      	strb	r2, [r3, #4]
  rx_frame->frame_type = (rx_header.RxFrameType == FDCAN_DATA_FRAME) ? CAN_FRAME_DATA : CAN_FRAME_REMOTE;
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d101      	bne.n	80011b4 <CAN_getRxFrame+0x3c>
 80011b0:	2201      	movs	r2, #1
 80011b2:	e000      	b.n	80011b6 <CAN_getRxFrame+0x3e>
 80011b4:	2200      	movs	r2, #0
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	715a      	strb	r2, [r3, #5]
  switch (rx_header.DataLength) {
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80011c0:	d04c      	beq.n	800125c <CAN_getRxFrame+0xe4>
 80011c2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80011c6:	d84d      	bhi.n	8001264 <CAN_getRxFrame+0xec>
 80011c8:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 80011cc:	d042      	beq.n	8001254 <CAN_getRxFrame+0xdc>
 80011ce:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 80011d2:	d847      	bhi.n	8001264 <CAN_getRxFrame+0xec>
 80011d4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80011d8:	d038      	beq.n	800124c <CAN_getRxFrame+0xd4>
 80011da:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80011de:	d841      	bhi.n	8001264 <CAN_getRxFrame+0xec>
 80011e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011e4:	d02e      	beq.n	8001244 <CAN_getRxFrame+0xcc>
 80011e6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011ea:	d83b      	bhi.n	8001264 <CAN_getRxFrame+0xec>
 80011ec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80011f0:	d024      	beq.n	800123c <CAN_getRxFrame+0xc4>
 80011f2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80011f6:	d835      	bhi.n	8001264 <CAN_getRxFrame+0xec>
 80011f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80011fc:	d01a      	beq.n	8001234 <CAN_getRxFrame+0xbc>
 80011fe:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001202:	d82f      	bhi.n	8001264 <CAN_getRxFrame+0xec>
 8001204:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001208:	d010      	beq.n	800122c <CAN_getRxFrame+0xb4>
 800120a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800120e:	d829      	bhi.n	8001264 <CAN_getRxFrame+0xec>
 8001210:	2b00      	cmp	r3, #0
 8001212:	d003      	beq.n	800121c <CAN_getRxFrame+0xa4>
 8001214:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001218:	d004      	beq.n	8001224 <CAN_getRxFrame+0xac>
 800121a:	e023      	b.n	8001264 <CAN_getRxFrame+0xec>
    case FDCAN_DLC_BYTES_0:
      rx_frame->size = 0; break;
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	2200      	movs	r2, #0
 8001220:	80da      	strh	r2, [r3, #6]
 8001222:	e023      	b.n	800126c <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_1:
      rx_frame->size = 1; break;
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	2201      	movs	r2, #1
 8001228:	80da      	strh	r2, [r3, #6]
 800122a:	e01f      	b.n	800126c <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_2:
      rx_frame->size = 2; break;
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	2202      	movs	r2, #2
 8001230:	80da      	strh	r2, [r3, #6]
 8001232:	e01b      	b.n	800126c <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_3:
      rx_frame->size = 3; break;
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	2203      	movs	r2, #3
 8001238:	80da      	strh	r2, [r3, #6]
 800123a:	e017      	b.n	800126c <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_4:
      rx_frame->size = 4; break;
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	2204      	movs	r2, #4
 8001240:	80da      	strh	r2, [r3, #6]
 8001242:	e013      	b.n	800126c <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_5:
      rx_frame->size = 5; break;
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	2205      	movs	r2, #5
 8001248:	80da      	strh	r2, [r3, #6]
 800124a:	e00f      	b.n	800126c <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_6:
      rx_frame->size = 6; break;
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	2206      	movs	r2, #6
 8001250:	80da      	strh	r2, [r3, #6]
 8001252:	e00b      	b.n	800126c <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_7:
      rx_frame->size = 7; break;
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	2207      	movs	r2, #7
 8001258:	80da      	strh	r2, [r3, #6]
 800125a:	e007      	b.n	800126c <CAN_getRxFrame+0xf4>
    case FDCAN_DLC_BYTES_8:
      rx_frame->size = 8; break;
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	2208      	movs	r2, #8
 8001260:	80da      	strh	r2, [r3, #6]
 8001262:	e003      	b.n	800126c <CAN_getRxFrame+0xf4>
    default:
      rx_frame->size = 0;
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	2200      	movs	r2, #0
 8001268:	80da      	strh	r2, [r3, #6]
  }
}
 800126a:	bf00      	nop
 800126c:	bf00      	nop
 800126e:	3730      	adds	r7, #48	; 0x30
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}

08001274 <CAN_putTxFrame>:

HAL_StatusTypeDef CAN_putTxFrame(FDCAN_HandleTypeDef *hfdcan, CAN_Frame *tx_frame) {
 8001274:	b580      	push	{r7, lr}
 8001276:	b08c      	sub	sp, #48	; 0x30
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  FDCAN_TxHeaderTypeDef tx_header;

  tx_header.Identifier = tx_frame->id;
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	60fb      	str	r3, [r7, #12]
  tx_header.IdType = (tx_frame->id_type == CAN_ID_STANDARD) ? FDCAN_STANDARD_ID : FDCAN_EXTENDED_ID;
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	791b      	ldrb	r3, [r3, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d101      	bne.n	8001290 <CAN_putTxFrame+0x1c>
 800128c:	2300      	movs	r3, #0
 800128e:	e001      	b.n	8001294 <CAN_putTxFrame+0x20>
 8001290:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001294:	613b      	str	r3, [r7, #16]
  tx_header.TxFrameType = (tx_frame->frame_type == CAN_FRAME_DATA) ? FDCAN_DATA_FRAME : FDCAN_REMOTE_FRAME;
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	795b      	ldrb	r3, [r3, #5]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d101      	bne.n	80012a2 <CAN_putTxFrame+0x2e>
 800129e:	2300      	movs	r3, #0
 80012a0:	e001      	b.n	80012a6 <CAN_putTxFrame+0x32>
 80012a2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80012a6:	617b      	str	r3, [r7, #20]
  switch (tx_frame->size) {
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	88db      	ldrh	r3, [r3, #6]
 80012ac:	2b08      	cmp	r3, #8
 80012ae:	d838      	bhi.n	8001322 <CAN_putTxFrame+0xae>
 80012b0:	a201      	add	r2, pc, #4	; (adr r2, 80012b8 <CAN_putTxFrame+0x44>)
 80012b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b6:	bf00      	nop
 80012b8:	080012dd 	.word	0x080012dd
 80012bc:	080012e3 	.word	0x080012e3
 80012c0:	080012eb 	.word	0x080012eb
 80012c4:	080012f3 	.word	0x080012f3
 80012c8:	080012fb 	.word	0x080012fb
 80012cc:	08001303 	.word	0x08001303
 80012d0:	0800130b 	.word	0x0800130b
 80012d4:	08001313 	.word	0x08001313
 80012d8:	0800131b 	.word	0x0800131b
    case 0:
      tx_header.DataLength = FDCAN_DLC_BYTES_0; break;
 80012dc:	2300      	movs	r3, #0
 80012de:	61bb      	str	r3, [r7, #24]
 80012e0:	e021      	b.n	8001326 <CAN_putTxFrame+0xb2>
    case 1:
      tx_header.DataLength = FDCAN_DLC_BYTES_1; break;
 80012e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012e6:	61bb      	str	r3, [r7, #24]
 80012e8:	e01d      	b.n	8001326 <CAN_putTxFrame+0xb2>
    case 2:
      tx_header.DataLength = FDCAN_DLC_BYTES_2; break;
 80012ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012ee:	61bb      	str	r3, [r7, #24]
 80012f0:	e019      	b.n	8001326 <CAN_putTxFrame+0xb2>
    case 3:
      tx_header.DataLength = FDCAN_DLC_BYTES_3; break;
 80012f2:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80012f6:	61bb      	str	r3, [r7, #24]
 80012f8:	e015      	b.n	8001326 <CAN_putTxFrame+0xb2>
    case 4:
      tx_header.DataLength = FDCAN_DLC_BYTES_4; break;
 80012fa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80012fe:	61bb      	str	r3, [r7, #24]
 8001300:	e011      	b.n	8001326 <CAN_putTxFrame+0xb2>
    case 5:
      tx_header.DataLength = FDCAN_DLC_BYTES_5; break;
 8001302:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001306:	61bb      	str	r3, [r7, #24]
 8001308:	e00d      	b.n	8001326 <CAN_putTxFrame+0xb2>
    case 6:
      tx_header.DataLength = FDCAN_DLC_BYTES_6; break;
 800130a:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 800130e:	61bb      	str	r3, [r7, #24]
 8001310:	e009      	b.n	8001326 <CAN_putTxFrame+0xb2>
    case 7:
      tx_header.DataLength = FDCAN_DLC_BYTES_7; break;
 8001312:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
 8001316:	61bb      	str	r3, [r7, #24]
 8001318:	e005      	b.n	8001326 <CAN_putTxFrame+0xb2>
    case 8:
      tx_header.DataLength = FDCAN_DLC_BYTES_8; break;
 800131a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800131e:	61bb      	str	r3, [r7, #24]
 8001320:	e001      	b.n	8001326 <CAN_putTxFrame+0xb2>
    default:
      tx_header.DataLength = FDCAN_DLC_BYTES_0;
 8001322:	2300      	movs	r3, #0
 8001324:	61bb      	str	r3, [r7, #24]
  }
  tx_header.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 8001326:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800132a:	61fb      	str	r3, [r7, #28]
  tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 800132c:	2300      	movs	r3, #0
 800132e:	623b      	str	r3, [r7, #32]
  tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 8001330:	2300      	movs	r3, #0
 8001332:	627b      	str	r3, [r7, #36]	; 0x24
  tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001334:	2300      	movs	r3, #0
 8001336:	62bb      	str	r3, [r7, #40]	; 0x28
  tx_header.MessageMarker = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	62fb      	str	r3, [r7, #44]	; 0x2c

  return HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &tx_header, tx_frame->data);
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	f103 0208 	add.w	r2, r3, #8
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	4619      	mov	r1, r3
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f005 fc31 	bl	8006bb0 <HAL_FDCAN_AddMessageToTxFifoQ>
 800134e:	4603      	mov	r3, r0
}
 8001350:	4618      	mov	r0, r3
 8001352:	3730      	adds	r7, #48	; 0x30
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <clampf>:
#define SET_BITS(REG, BIT)                    ((REG) |= (BIT))
#define CLEAR_BITS(REG, BIT)                  ((REG) &= ~(BIT))
#define READ_BITS(REG, BIT)                   ((REG) & (BIT))
#define WRITE_BITS(REG, CLEARMASK, SETMASK)   ((REG) = (((REG) & (~(CLEARMASK))) | (SETMASK)))

static inline float clampf(float value, float min, float max) {
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001362:	edc7 0a02 	vstr	s1, [r7, #8]
 8001366:	ed87 1a01 	vstr	s2, [r7, #4]
  return (value > max) ? max : ((value < min) ? min : value);
 800136a:	ed97 7a03 	vldr	s14, [r7, #12]
 800136e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001372:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137a:	dd01      	ble.n	8001380 <clampf+0x28>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	e00b      	b.n	8001398 <clampf+0x40>
 8001380:	ed97 7a03 	vldr	s14, [r7, #12]
 8001384:	edd7 7a02 	vldr	s15, [r7, #8]
 8001388:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800138c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001390:	d501      	bpl.n	8001396 <clampf+0x3e>
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	e000      	b.n	8001398 <clampf+0x40>
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	ee07 3a90 	vmov	s15, r3
}
 800139c:	eeb0 0a67 	vmov.f32	s0, s15
 80013a0:	3714      	adds	r7, #20
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
	...

080013ac <CurrentController_init>:

#include "current_controller.h"

void CurrentController_init(CurrentController *controller) {
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  controller->current_filter_alpha = 0.5;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80013ba:	601a      	str	r2, [r3, #0]

  controller->i_q_kp = 1.5;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 80013c2:	605a      	str	r2, [r3, #4]
  controller->i_q_ki = 0.0004; // 0.01
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	4a07      	ldr	r2, [pc, #28]	; (80013e4 <CurrentController_init+0x38>)
 80013c8:	609a      	str	r2, [r3, #8]

  controller->i_d_kp = 1.5;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 80013d0:	60da      	str	r2, [r3, #12]
  controller->i_d_ki = 0.0004;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a03      	ldr	r2, [pc, #12]	; (80013e4 <CurrentController_init+0x38>)
 80013d6:	611a      	str	r2, [r3, #16]

//  controller->integrator_lim = 12. / controller->i_q_ki; // v_bus / ki
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	39d1b717 	.word	0x39d1b717

080013e8 <CurrentController_update>:

void CurrentController_update(CurrentController *controller, Mode mode, float sin_theta, float cos_theta, float v_bus) {
 80013e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013ec:	b08c      	sub	sp, #48	; 0x30
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6178      	str	r0, [r7, #20]
 80013f2:	460b      	mov	r3, r1
 80013f4:	ed87 0a03 	vstr	s0, [r7, #12]
 80013f8:	edc7 0a02 	vstr	s1, [r7, #8]
 80013fc:	ed87 1a01 	vstr	s2, [r7, #4]
 8001400:	74fb      	strb	r3, [r7, #19]
  //  current_error = command_current - feedback_current
  //  current_integrator = limit(current_integrator + ki * current_error, ilimit)
  //  voltage = current_integrator + kp * current_error

  FOC_clarkTransform(
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	edd3 7a06 	vldr	s15, [r3, #24]
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	ed93 7a07 	vldr	s14, [r3, #28]
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	edd3 6a08 	vldr	s13, [r3, #32]
 8001420:	eeb0 1a66 	vmov.f32	s2, s13
 8001424:	eef0 0a47 	vmov.f32	s1, s14
 8001428:	eeb0 0a67 	vmov.f32	s0, s15
 800142c:	4610      	mov	r0, r2
 800142e:	f000 fb2f 	bl	8001a90 <FOC_clarkTransform>
    controller->i_c_measured);

  float i_q;
  float i_d;

  FOC_parkTransform(
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800143e:	f107 021c 	add.w	r2, r7, #28
 8001442:	f107 0320 	add.w	r3, r7, #32
 8001446:	edd7 1a02 	vldr	s3, [r7, #8]
 800144a:	ed97 1a03 	vldr	s2, [r7, #12]
 800144e:	eef0 0a47 	vmov.f32	s1, s14
 8001452:	eeb0 0a67 	vmov.f32	s0, s15
 8001456:	4611      	mov	r1, r2
 8001458:	4618      	mov	r0, r3
 800145a:	f000 fb7d 	bl	8001b58 <FOC_parkTransform>
    controller->i_alpha_measured,
    controller->i_beta_measured,
    sin_theta, cos_theta);

  controller->i_q_measured = (
      controller->current_filter_alpha * i_q
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	ed93 7a00 	vldr	s14, [r3]
 8001464:	edd7 7a08 	vldr	s15, [r7, #32]
 8001468:	ee67 7a27 	vmul.f32	s15, s14, s15
 800146c:	ee17 0a90 	vmov	r0, s15
 8001470:	f7ff f892 	bl	8000598 <__aeabi_f2d>
 8001474:	4604      	mov	r4, r0
 8001476:	460d      	mov	r5, r1
      + (1.-controller->current_filter_alpha) * controller->i_q_measured
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff f88b 	bl	8000598 <__aeabi_f2d>
 8001482:	4602      	mov	r2, r0
 8001484:	460b      	mov	r3, r1
 8001486:	f04f 0000 	mov.w	r0, #0
 800148a:	49bd      	ldr	r1, [pc, #756]	; (8001780 <CurrentController_update+0x398>)
 800148c:	f7fe ff24 	bl	80002d8 <__aeabi_dsub>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	4690      	mov	r8, r2
 8001496:	4699      	mov	r9, r3
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff f87b 	bl	8000598 <__aeabi_f2d>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	4640      	mov	r0, r8
 80014a8:	4649      	mov	r1, r9
 80014aa:	f7ff f8cd 	bl	8000648 <__aeabi_dmul>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4620      	mov	r0, r4
 80014b4:	4629      	mov	r1, r5
 80014b6:	f7fe ff11 	bl	80002dc <__adddf3>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	4610      	mov	r0, r2
 80014c0:	4619      	mov	r1, r3
 80014c2:	f7ff fb99 	bl	8000bf8 <__aeabi_d2f>
 80014c6:	4602      	mov	r2, r0
  controller->i_q_measured = (
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	62da      	str	r2, [r3, #44]	; 0x2c
      );

  controller->i_d_measured = (
      controller->current_filter_alpha * i_d
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	ed93 7a00 	vldr	s14, [r3]
 80014d2:	edd7 7a07 	vldr	s15, [r7, #28]
 80014d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014da:	ee17 0a90 	vmov	r0, s15
 80014de:	f7ff f85b 	bl	8000598 <__aeabi_f2d>
 80014e2:	4604      	mov	r4, r0
 80014e4:	460d      	mov	r5, r1
      + (1.-controller->current_filter_alpha) * controller->i_d_measured
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff f854 	bl	8000598 <__aeabi_f2d>
 80014f0:	4602      	mov	r2, r0
 80014f2:	460b      	mov	r3, r1
 80014f4:	f04f 0000 	mov.w	r0, #0
 80014f8:	49a1      	ldr	r1, [pc, #644]	; (8001780 <CurrentController_update+0x398>)
 80014fa:	f7fe feed 	bl	80002d8 <__aeabi_dsub>
 80014fe:	4602      	mov	r2, r0
 8001500:	460b      	mov	r3, r1
 8001502:	4690      	mov	r8, r2
 8001504:	4699      	mov	r9, r3
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff f844 	bl	8000598 <__aeabi_f2d>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	4640      	mov	r0, r8
 8001516:	4649      	mov	r1, r9
 8001518:	f7ff f896 	bl	8000648 <__aeabi_dmul>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	4620      	mov	r0, r4
 8001522:	4629      	mov	r1, r5
 8001524:	f7fe feda 	bl	80002dc <__adddf3>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	4610      	mov	r0, r2
 800152e:	4619      	mov	r1, r3
 8001530:	f7ff fb62 	bl	8000bf8 <__aeabi_d2f>
 8001534:	4602      	mov	r2, r0
  controller->i_d_measured = (
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	631a      	str	r2, [r3, #48]	; 0x30
      );


  if (mode != MODE_OPEN_IDQ) {
 800153a:	7cfb      	ldrb	r3, [r7, #19]
 800153c:	2b25      	cmp	r3, #37	; 0x25
 800153e:	d016      	beq.n	800156e <CurrentController_update+0x186>
    controller->i_q_setpoint = controller->i_q_target - controller->i_q_measured;
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800154c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
    controller->i_d_setpoint = controller->i_d_target - controller->i_d_measured;
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001562:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
 800156c:	e007      	b.n	800157e <CurrentController_update+0x196>
  }
  else {
    controller->i_q_setpoint = controller->i_q_target;
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_d_setpoint = controller->i_d_target;
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if (mode != MODE_OPEN_VDQ) {
 800157e:	7cfb      	ldrb	r3, [r7, #19]
 8001580:	2b22      	cmp	r3, #34	; 0x22
 8001582:	d054      	beq.n	800162e <CurrentController_update+0x246>
    controller->i_q_intergrator = clampf(
        controller->i_q_intergrator + controller->i_q_ki * controller->i_q_setpoint, -1, 1);
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001596:	ee66 7aa7 	vmul.f32	s15, s13, s15
    controller->i_q_intergrator = clampf(
 800159a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800159e:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80015a2:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 80015a6:	eeb0 0a67 	vmov.f32	s0, s15
 80015aa:	f7ff fed5 	bl	8001358 <clampf>
 80015ae:	eef0 7a40 	vmov.f32	s15, s0
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
    controller->i_d_intergrator = clampf(
        controller->i_d_intergrator + controller->i_d_ki * controller->i_d_setpoint, -1, 1);
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	edd3 6a04 	vldr	s13, [r3, #16]
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80015ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
    controller->i_d_intergrator = clampf(
 80015ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d2:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80015d6:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 80015da:	eeb0 0a67 	vmov.f32	s0, s15
 80015de:	f7ff febb 	bl	8001358 <clampf>
 80015e2:	eef0 7a40 	vmov.f32	s15, s0
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

    controller->v_q_setpoint =
        controller->i_q_kp * controller->i_q_setpoint + controller->i_q_intergrator;
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	ed93 7a01 	vldr	s14, [r3, #4]
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80015f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001602:	ee77 7a27 	vadd.f32	s15, s14, s15
    controller->v_q_setpoint =
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
    controller->v_d_setpoint =
        controller->i_d_kp * controller->i_d_setpoint + controller->i_d_intergrator;
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001618:	ee27 7a27 	vmul.f32	s14, s14, s15
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001622:	ee77 7a27 	vadd.f32	s15, s14, s15
    controller->v_d_setpoint =
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
 800162c:	e007      	b.n	800163e <CurrentController_update+0x256>
  }
  else {
    controller->v_q_setpoint = controller->v_q_target;
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	655a      	str	r2, [r3, #84]	; 0x54
    controller->v_d_setpoint = controller->v_d_target;
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	659a      	str	r2, [r3, #88]	; 0x58
  }

  // clamp voltage
  if (v_bus > 0) {
 800163e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001642:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164a:	dd53      	ble.n	80016f4 <CurrentController_update+0x30c>
    // CSVPWM over modulation
    float v_max_sq = v_bus * v_bus * 1.15;
 800164c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001650:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001654:	ee17 0a90 	vmov	r0, s15
 8001658:	f7fe ff9e 	bl	8000598 <__aeabi_f2d>
 800165c:	a346      	add	r3, pc, #280	; (adr r3, 8001778 <CurrentController_update+0x390>)
 800165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001662:	f7fe fff1 	bl	8000648 <__aeabi_dmul>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	f7ff fac3 	bl	8000bf8 <__aeabi_d2f>
 8001672:	4603      	mov	r3, r0
 8001674:	62fb      	str	r3, [r7, #44]	; 0x2c
    float v_norm = (
        (controller->v_q_setpoint * controller->v_q_setpoint)
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001682:	ee27 7a27 	vmul.f32	s14, s14, s15
        + (controller->v_d_setpoint * controller->v_d_setpoint)
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001692:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float v_norm = (
 8001696:	ee77 7a27 	vadd.f32	s15, s14, s15
 800169a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        );
    if (v_norm > v_max_sq) {
 800169e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80016a2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80016a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ae:	dd21      	ble.n	80016f4 <CurrentController_update+0x30c>
      float k = sqrtf(fabsf(v_norm / v_max_sq));
 80016b0:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80016b4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80016b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016bc:	eef0 7ae7 	vabs.f32	s15, s15
 80016c0:	eeb0 0a67 	vmov.f32	s0, s15
 80016c4:	f00e fcf8 	bl	80100b8 <sqrtf>
 80016c8:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
      controller->v_q_setpoint *= k;
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 80016d2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80016d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
      controller->v_d_setpoint *= k;
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 80016e6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80016ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
    }
  }

  if (mode != MODE_OPEN_VALPHABETA && mode != MODE_CALIBRATION) {
 80016f4:	7cfb      	ldrb	r3, [r7, #19]
 80016f6:	2b23      	cmp	r3, #35	; 0x23
 80016f8:	d01a      	beq.n	8001730 <CurrentController_update+0x348>
 80016fa:	7cfb      	ldrb	r3, [r7, #19]
 80016fc:	2b05      	cmp	r3, #5
 80016fe:	d017      	beq.n	8001730 <CurrentController_update+0x348>
    FOC_invParkTransform(
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	f103 0168 	add.w	r1, r3, #104	; 0x68
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001718:	edd7 1a02 	vldr	s3, [r7, #8]
 800171c:	ed97 1a03 	vldr	s2, [r7, #12]
 8001720:	eef0 0a47 	vmov.f32	s1, s14
 8001724:	eeb0 0a67 	vmov.f32	s0, s15
 8001728:	4610      	mov	r0, r2
 800172a:	f000 fa4a 	bl	8001bc2 <FOC_invParkTransform>
 800172e:	e007      	b.n	8001740 <CurrentController_update+0x358>
      controller->v_q_setpoint,
      controller->v_d_setpoint,
      sin_theta, cos_theta);
  }
  else {
    controller->v_alpha_setpoint = controller->v_alpha_target;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	665a      	str	r2, [r3, #100]	; 0x64
    controller->v_beta_setpoint = controller->v_beta_target;
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  if (mode != MODE_OPEN_VABC) {
 8001740:	7cfb      	ldrb	r3, [r7, #19]
 8001742:	2b24      	cmp	r3, #36	; 0x24
 8001744:	d01e      	beq.n	8001784 <CurrentController_update+0x39c>
    FOC_invClarkSVPWM(
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	f103 017c 	add.w	r1, r3, #124	; 0x7c
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	f103 0280 	add.w	r2, r3, #128	; 0x80
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8001764:	eef0 0a47 	vmov.f32	s1, s14
 8001768:	eeb0 0a67 	vmov.f32	s0, s15
 800176c:	f000 fa60 	bl	8001c30 <FOC_invClarkSVPWM>
  else {
    controller->v_a_setpoint = controller->v_a_target;
    controller->v_b_setpoint = controller->v_b_target;
    controller->v_c_setpoint = controller->v_c_target;
  }
}
 8001770:	e015      	b.n	800179e <CurrentController_update+0x3b6>
 8001772:	bf00      	nop
 8001774:	f3af 8000 	nop.w
 8001778:	66666666 	.word	0x66666666
 800177c:	3ff26666 	.word	0x3ff26666
 8001780:	3ff00000 	.word	0x3ff00000
    controller->v_a_setpoint = controller->v_a_target;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	679a      	str	r2, [r3, #120]	; 0x78
    controller->v_b_setpoint = controller->v_b_target;
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->v_c_setpoint = controller->v_c_target;
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 800179e:	bf00      	nop
 80017a0:	3730      	adds	r7, #48	; 0x30
 80017a2:	46bd      	mov	sp, r7
 80017a4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080017a8 <Encoder_init>:


#include "encoder.h"


void Encoder_init(Encoder *encoder, I2C_HandleTypeDef *hi2c, TIM_HandleTypeDef *htim) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af02      	add	r7, sp, #8
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
  encoder->hi2c = hi2c;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	68ba      	ldr	r2, [r7, #8]
 80017b8:	601a      	str	r2, [r3, #0]
  encoder->htim = htim;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	605a      	str	r2, [r3, #4]
  encoder->cpr = 4096;  // 12 bit precision
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017c6:	60da      	str	r2, [r3, #12]

  encoder->direction = -1;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	22ff      	movs	r2, #255	; 0xff
 80017cc:	729a      	strb	r2, [r3, #10]
  encoder->velocity_filter_alpha = 0.02;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	4a0d      	ldr	r2, [pc, #52]	; (8001808 <Encoder_init+0x60>)
 80017d2:	615a      	str	r2, [r3, #20]
  encoder->position_offset = 0;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f04f 0200 	mov.w	r2, #0
 80017da:	611a      	str	r2, [r3, #16]
  encoder->dt = 0.1;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	4a0b      	ldr	r2, [pc, #44]	; (800180c <Encoder_init+0x64>)
 80017e0:	619a      	str	r2, [r3, #24]

  encoder->n_rotations = 0;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2200      	movs	r2, #0
 80017e6:	61da      	str	r2, [r3, #28]

  HAL_I2C_Mem_Read_IT(encoder->hi2c, 0b0110110<<1, 0x0E, I2C_MEMADD_SIZE_8BIT, encoder->i2c_buffer, 2);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	6818      	ldr	r0, [r3, #0]
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	3308      	adds	r3, #8
 80017f0:	2202      	movs	r2, #2
 80017f2:	9201      	str	r2, [sp, #4]
 80017f4:	9300      	str	r3, [sp, #0]
 80017f6:	2301      	movs	r3, #1
 80017f8:	220e      	movs	r2, #14
 80017fa:	216c      	movs	r1, #108	; 0x6c
 80017fc:	f006 fb74 	bl	8007ee8 <HAL_I2C_Mem_Read_IT>
}
 8001800:	bf00      	nop
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	3ca3d70a 	.word	0x3ca3d70a
 800180c:	3dcccccd 	.word	0x3dcccccd

08001810 <Encoder_triggerUpdate>:

void Encoder_setOffset(Encoder *encoder, float offset) {
  encoder->position_offset = offset;
}

void Encoder_triggerUpdate(Encoder *encoder) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  __HAL_TIM_SET_COUNTER(encoder->htim, 0);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2200      	movs	r2, #0
 8001820:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_I2C_Master_Receive_IT(encoder->hi2c, 0b0110110<<1, encoder->i2c_buffer, 2);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6818      	ldr	r0, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f103 0208 	add.w	r2, r3, #8
 800182c:	2302      	movs	r3, #2
 800182e:	216c      	movs	r1, #108	; 0x6c
 8001830:	f006 faea 	bl	8007e08 <HAL_I2C_Master_Receive_IT>
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	0000      	movs	r0, r0
	...

08001840 <Encoder_update>:

void Encoder_update(Encoder *encoder) {
 8001840:	b5b0      	push	{r4, r5, r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  encoder->dt = (float)__HAL_TIM_GET_COUNTER(encoder->htim) / 100000.;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001850:	ee07 3a90 	vmov	s15, r3
 8001854:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001858:	ee17 0a90 	vmov	r0, s15
 800185c:	f7fe fe9c 	bl	8000598 <__aeabi_f2d>
 8001860:	a36b      	add	r3, pc, #428	; (adr r3, 8001a10 <Encoder_update+0x1d0>)
 8001862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001866:	f7ff f819 	bl	800089c <__aeabi_ddiv>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4610      	mov	r0, r2
 8001870:	4619      	mov	r1, r3
 8001872:	f7ff f9c1 	bl	8000bf8 <__aeabi_d2f>
 8001876:	4602      	mov	r2, r0
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	619a      	str	r2, [r3, #24]
//
//  float dt = 1/4000.;

  uint16_t reading = ((uint16_t)encoder->i2c_buffer[0] << 8) | encoder->i2c_buffer[1];
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	7a1b      	ldrb	r3, [r3, #8]
 8001880:	021b      	lsls	r3, r3, #8
 8001882:	b21a      	sxth	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	7a5b      	ldrb	r3, [r3, #9]
 8001888:	b21b      	sxth	r3, r3
 800188a:	4313      	orrs	r3, r2
 800188c:	b21b      	sxth	r3, r3
 800188e:	827b      	strh	r3, [r7, #18]
  float position_relative = encoder->direction * ((float)reading / (float)encoder->cpr) * (2*M_PI);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001896:	ee07 3a90 	vmov	s15, r3
 800189a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800189e:	8a7b      	ldrh	r3, [r7, #18]
 80018a0:	ee07 3a90 	vmov	s15, r3
 80018a4:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	ee07 3a90 	vmov	s15, r3
 80018b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80018b4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80018b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018bc:	ee17 0a90 	vmov	r0, s15
 80018c0:	f7fe fe6a 	bl	8000598 <__aeabi_f2d>
 80018c4:	a354      	add	r3, pc, #336	; (adr r3, 8001a18 <Encoder_update+0x1d8>)
 80018c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ca:	f7fe febd 	bl	8000648 <__aeabi_dmul>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4610      	mov	r0, r2
 80018d4:	4619      	mov	r1, r3
 80018d6:	f7ff f98f 	bl	8000bf8 <__aeabi_d2f>
 80018da:	4603      	mov	r3, r0
 80018dc:	60fb      	str	r3, [r7, #12]

  float delta_position = position_relative - encoder->position_relative;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	edd3 7a08 	vldr	s15, [r3, #32]
 80018e4:	ed97 7a03 	vldr	s14, [r7, #12]
 80018e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018ec:	edc7 7a05 	vstr	s15, [r7, #20]

  if (fabsf(delta_position) > 0.75 * (2*M_PI)) {
 80018f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80018f4:	eef0 7ae7 	vabs.f32	s15, s15
 80018f8:	ee17 0a90 	vmov	r0, s15
 80018fc:	f7fe fe4c 	bl	8000598 <__aeabi_f2d>
 8001900:	a347      	add	r3, pc, #284	; (adr r3, 8001a20 <Encoder_update+0x1e0>)
 8001902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001906:	f7ff f92f 	bl	8000b68 <__aeabi_dcmpgt>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d02c      	beq.n	800196a <Encoder_update+0x12a>
    encoder->n_rotations += (delta_position > 0) ? -1 : 1;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	69db      	ldr	r3, [r3, #28]
 8001914:	edd7 7a05 	vldr	s15, [r7, #20]
 8001918:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800191c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001920:	dd02      	ble.n	8001928 <Encoder_update+0xe8>
 8001922:	f04f 32ff 	mov.w	r2, #4294967295
 8001926:	e000      	b.n	800192a <Encoder_update+0xea>
 8001928:	2201      	movs	r2, #1
 800192a:	441a      	add	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	61da      	str	r2, [r3, #28]

    // unwrap delta pos to correct value for velocity calculation
    delta_position += (delta_position > 0) ? -2*M_PI : 2*M_PI;
 8001930:	6978      	ldr	r0, [r7, #20]
 8001932:	f7fe fe31 	bl	8000598 <__aeabi_f2d>
 8001936:	4602      	mov	r2, r0
 8001938:	460b      	mov	r3, r1
 800193a:	edd7 7a05 	vldr	s15, [r7, #20]
 800193e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001946:	dd03      	ble.n	8001950 <Encoder_update+0x110>
 8001948:	a137      	add	r1, pc, #220	; (adr r1, 8001a28 <Encoder_update+0x1e8>)
 800194a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800194e:	e002      	b.n	8001956 <Encoder_update+0x116>
 8001950:	a131      	add	r1, pc, #196	; (adr r1, 8001a18 <Encoder_update+0x1d8>)
 8001952:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001956:	f7fe fcc1 	bl	80002dc <__adddf3>
 800195a:	4602      	mov	r2, r0
 800195c:	460b      	mov	r3, r1
 800195e:	4610      	mov	r0, r2
 8001960:	4619      	mov	r1, r3
 8001962:	f7ff f949 	bl	8000bf8 <__aeabi_d2f>
 8001966:	4603      	mov	r3, r0
 8001968:	617b      	str	r3, [r7, #20]
  }

  encoder->position_relative = position_relative;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	68fa      	ldr	r2, [r7, #12]
 800196e:	621a      	str	r2, [r3, #32]
  encoder->position_raw = encoder->position_relative + (encoder->n_rotations * (2*M_PI));
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6a1b      	ldr	r3, [r3, #32]
 8001974:	4618      	mov	r0, r3
 8001976:	f7fe fe0f 	bl	8000598 <__aeabi_f2d>
 800197a:	4604      	mov	r4, r0
 800197c:	460d      	mov	r5, r1
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe fdf6 	bl	8000574 <__aeabi_i2d>
 8001988:	a323      	add	r3, pc, #140	; (adr r3, 8001a18 <Encoder_update+0x1d8>)
 800198a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198e:	f7fe fe5b 	bl	8000648 <__aeabi_dmul>
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	4620      	mov	r0, r4
 8001998:	4629      	mov	r1, r5
 800199a:	f7fe fc9f 	bl	80002dc <__adddf3>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4610      	mov	r0, r2
 80019a4:	4619      	mov	r1, r3
 80019a6:	f7ff f927 	bl	8000bf8 <__aeabi_d2f>
 80019aa:	4602      	mov	r2, r0
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	625a      	str	r2, [r3, #36]	; 0x24
  encoder->position = encoder->position_raw;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	629a      	str	r2, [r3, #40]	; 0x28
  if (encoder->dt > 0) {
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80019be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c6:	dc00      	bgt.n	80019ca <Encoder_update+0x18a>
	  encoder->velocity = (encoder->velocity_filter_alpha * delta_position / encoder->dt) + ((1 - encoder->velocity_filter_alpha) * encoder->velocity);
  }
}
 80019c8:	e01c      	b.n	8001a04 <Encoder_update+0x1c4>
	  encoder->velocity = (encoder->velocity_filter_alpha * delta_position / encoder->dt) + ((1 - encoder->velocity_filter_alpha) * encoder->velocity);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	ed93 7a05 	vldr	s14, [r3, #20]
 80019d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80019d4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	edd3 7a06 	vldr	s15, [r3, #24]
 80019de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	edd3 7a05 	vldr	s15, [r3, #20]
 80019e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80019ec:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80019f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 8001a04:	bf00      	nop
 8001a06:	3718      	adds	r7, #24
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a0c:	f3af 8000 	nop.w
 8001a10:	00000000 	.word	0x00000000
 8001a14:	40f86a00 	.word	0x40f86a00
 8001a18:	54442d18 	.word	0x54442d18
 8001a1c:	401921fb 	.word	0x401921fb
 8001a20:	7f3321d2 	.word	0x7f3321d2
 8001a24:	4012d97c 	.word	0x4012d97c
 8001a28:	54442d18 	.word	0x54442d18
 8001a2c:	c01921fb 	.word	0xc01921fb

08001a30 <Encoder_getRelativePosition>:

float Encoder_getRelativePosition(Encoder *encoder) {
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  return encoder->position_relative;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6a1b      	ldr	r3, [r3, #32]
 8001a3c:	ee07 3a90 	vmov	s15, r3
}
 8001a40:	eeb0 0a67 	vmov.f32	s0, s15
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <Encoder_getPosition>:

float Encoder_getRawPosition(Encoder *encoder) {
  return encoder->position_raw;
}

float Encoder_getPosition(Encoder *encoder) {
 8001a4e:	b480      	push	{r7}
 8001a50:	b083      	sub	sp, #12
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
  return encoder->position;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a5a:	ee07 3a90 	vmov	s15, r3
//  float dt = (float)__HAL_TIM_GET_COUNTER(encoder->htim) / 1000000.;
//  return encoder->position + encoder->velocity * dt;
}
 8001a5e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <Encoder_getVelocity>:

float Encoder_getVelocity(Encoder *encoder) {
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  return encoder->velocity;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a78:	ee07 3a90 	vmov	s15, r3
}
 8001a7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	0000      	movs	r0, r0
 8001a8c:	0000      	movs	r0, r0
	...

08001a90 <FOC_clarkTransform>:
 *      Author: TK
 */

#include "foc_math.h"

void FOC_clarkTransform(float *i_alpha, float *i_beta, float i_a, float i_b, float i_c) {
 8001a90:	b5b0      	push	{r4, r5, r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6178      	str	r0, [r7, #20]
 8001a98:	6139      	str	r1, [r7, #16]
 8001a9a:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a9e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001aa2:	ed87 1a01 	vstr	s2, [r7, #4]
//  float i_beta_raw  = sinf((2./3.) * M_PI) * i_b + sinf((4./3.) * M_PI) * i_c;
//
//  *i_alpha = i_alpha_raw * (2.f/3.f);
//  *i_beta  = i_beta_raw * (2.f/3.f);

  *i_alpha = (1. / 3.) * (2. * i_a - i_b - i_c);
 8001aa6:	68f8      	ldr	r0, [r7, #12]
 8001aa8:	f7fe fd76 	bl	8000598 <__aeabi_f2d>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	f7fe fc14 	bl	80002dc <__adddf3>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4614      	mov	r4, r2
 8001aba:	461d      	mov	r5, r3
 8001abc:	68b8      	ldr	r0, [r7, #8]
 8001abe:	f7fe fd6b 	bl	8000598 <__aeabi_f2d>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	4620      	mov	r0, r4
 8001ac8:	4629      	mov	r1, r5
 8001aca:	f7fe fc05 	bl	80002d8 <__aeabi_dsub>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	4614      	mov	r4, r2
 8001ad4:	461d      	mov	r5, r3
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7fe fd5e 	bl	8000598 <__aeabi_f2d>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4620      	mov	r0, r4
 8001ae2:	4629      	mov	r1, r5
 8001ae4:	f7fe fbf8 	bl	80002d8 <__aeabi_dsub>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	4610      	mov	r0, r2
 8001aee:	4619      	mov	r1, r3
 8001af0:	a315      	add	r3, pc, #84	; (adr r3, 8001b48 <FOC_clarkTransform+0xb8>)
 8001af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af6:	f7fe fda7 	bl	8000648 <__aeabi_dmul>
 8001afa:	4602      	mov	r2, r0
 8001afc:	460b      	mov	r3, r1
 8001afe:	4610      	mov	r0, r2
 8001b00:	4619      	mov	r1, r3
 8001b02:	f7ff f879 	bl	8000bf8 <__aeabi_d2f>
 8001b06:	4602      	mov	r2, r0
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	601a      	str	r2, [r3, #0]
  *i_beta = (1. / sqrtf(3.)) * (i_b - i_c);
 8001b0c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b10:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b18:	ee17 0a90 	vmov	r0, s15
 8001b1c:	f7fe fd3c 	bl	8000598 <__aeabi_f2d>
 8001b20:	a30b      	add	r3, pc, #44	; (adr r3, 8001b50 <FOC_clarkTransform+0xc0>)
 8001b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b26:	f7fe fd8f 	bl	8000648 <__aeabi_dmul>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	4610      	mov	r0, r2
 8001b30:	4619      	mov	r1, r3
 8001b32:	f7ff f861 	bl	8000bf8 <__aeabi_d2f>
 8001b36:	4602      	mov	r2, r0
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	601a      	str	r2, [r3, #0]
}
 8001b3c:	bf00      	nop
 8001b3e:	3718      	adds	r7, #24
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bdb0      	pop	{r4, r5, r7, pc}
 8001b44:	f3af 8000 	nop.w
 8001b48:	55555555 	.word	0x55555555
 8001b4c:	3fd55555 	.word	0x3fd55555
 8001b50:	4b20663a 	.word	0x4b20663a
 8001b54:	3fe279a7 	.word	0x3fe279a7

08001b58 <FOC_parkTransform>:


void FOC_parkTransform(float *i_q, float *i_d, float i_alpha, float i_beta, float sin_theta, float cos_theta) {
 8001b58:	b480      	push	{r7}
 8001b5a:	b087      	sub	sp, #28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6178      	str	r0, [r7, #20]
 8001b60:	6139      	str	r1, [r7, #16]
 8001b62:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b66:	edc7 0a02 	vstr	s1, [r7, #8]
 8001b6a:	ed87 1a01 	vstr	s2, [r7, #4]
 8001b6e:	edc7 1a00 	vstr	s3, [r7]
  *i_q  = -(sin_theta * i_alpha) + (cos_theta * i_beta);
 8001b72:	ed97 7a00 	vldr	s14, [r7]
 8001b76:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b7e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001b82:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	edc3 7a00 	vstr	s15, [r3]
  *i_d  =  (cos_theta * i_alpha) + (sin_theta * i_beta);
 8001b94:	ed97 7a00 	vldr	s14, [r7]
 8001b98:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ba0:	edd7 6a01 	vldr	s13, [r7, #4]
 8001ba4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ba8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	edc3 7a00 	vstr	s15, [r3]

}
 8001bb6:	bf00      	nop
 8001bb8:	371c      	adds	r7, #28
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <FOC_invParkTransform>:

void FOC_invParkTransform(float *v_alpha, float *v_beta, float v_q, float v_d, float sin_theta, float cos_theta) {
 8001bc2:	b480      	push	{r7}
 8001bc4:	b087      	sub	sp, #28
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6178      	str	r0, [r7, #20]
 8001bca:	6139      	str	r1, [r7, #16]
 8001bcc:	ed87 0a03 	vstr	s0, [r7, #12]
 8001bd0:	edc7 0a02 	vstr	s1, [r7, #8]
 8001bd4:	ed87 1a01 	vstr	s2, [r7, #4]
 8001bd8:	edc7 1a00 	vstr	s3, [r7]
  *v_alpha  = -sin_theta * v_q + cos_theta * v_d;
 8001bdc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001be0:	eeb1 7a67 	vneg.f32	s14, s15
 8001be4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001be8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bec:	edd7 6a00 	vldr	s13, [r7]
 8001bf0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bf4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	edc3 7a00 	vstr	s15, [r3]
  *v_beta   =  cos_theta * v_q + sin_theta * v_d;
 8001c02:	ed97 7a00 	vldr	s14, [r7]
 8001c06:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c0e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001c12:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	edc3 7a00 	vstr	s15, [r3]
}
 8001c24:	bf00      	nop
 8001c26:	371c      	adds	r7, #28
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <FOC_invClarkSVPWM>:


void FOC_invClarkSVPWM(float *v_a, float *v_b, float *v_c, float v_alpha, float v_beta) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	ed2d 8b02 	vpush	{d8}
 8001c36:	b08a      	sub	sp, #40	; 0x28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6178      	str	r0, [r7, #20]
 8001c3c:	6139      	str	r1, [r7, #16]
 8001c3e:	60fa      	str	r2, [r7, #12]
 8001c40:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c44:	edc7 0a01 	vstr	s1, [r7, #4]
  float v_a_phase = v_alpha;
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
  float v_b_phase = (-.5f * v_alpha) + ((sqrtf(3.f)/2.f) * v_beta);
 8001c4c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c50:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001c54:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c58:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c5c:	eddf 6a30 	vldr	s13, [pc, #192]	; 8001d20 <FOC_invClarkSVPWM+0xf0>
 8001c60:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c68:	edc7 7a08 	vstr	s15, [r7, #32]
  float v_c_phase = (-.5f * v_alpha) - ((sqrtf(3.f)/2.f) * v_beta);
 8001c6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c70:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001c74:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c78:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c7c:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001d20 <FOC_invClarkSVPWM+0xf0>
 8001c80:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c88:	edc7 7a07 	vstr	s15, [r7, #28]

  float v_neutral = .5f * (fmaxf(fmaxf(v_a_phase, v_b_phase), v_c_phase) + fminf(fminf(v_a_phase, v_b_phase), v_c_phase));
 8001c8c:	edd7 0a08 	vldr	s1, [r7, #32]
 8001c90:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8001c94:	f00e f958 	bl	800ff48 <fmaxf>
 8001c98:	eef0 7a40 	vmov.f32	s15, s0
 8001c9c:	edd7 0a07 	vldr	s1, [r7, #28]
 8001ca0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ca4:	f00e f950 	bl	800ff48 <fmaxf>
 8001ca8:	eeb0 8a40 	vmov.f32	s16, s0
 8001cac:	edd7 0a08 	vldr	s1, [r7, #32]
 8001cb0:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8001cb4:	f00e f963 	bl	800ff7e <fminf>
 8001cb8:	eef0 7a40 	vmov.f32	s15, s0
 8001cbc:	edd7 0a07 	vldr	s1, [r7, #28]
 8001cc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc4:	f00e f95b 	bl	800ff7e <fminf>
 8001cc8:	eef0 7a40 	vmov.f32	s15, s0
 8001ccc:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001cd0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001cd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cd8:	edc7 7a06 	vstr	s15, [r7, #24]

  *v_a = v_a_phase - v_neutral;
 8001cdc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001ce0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ce4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	edc3 7a00 	vstr	s15, [r3]
  *v_b = v_b_phase - v_neutral;
 8001cee:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cf2:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	edc3 7a00 	vstr	s15, [r3]
  *v_c = v_c_phase - v_neutral;
 8001d00:	ed97 7a07 	vldr	s14, [r7, #28]
 8001d04:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	edc3 7a00 	vstr	s15, [r3]
}
 8001d12:	bf00      	nop
 8001d14:	3728      	adds	r7, #40	; 0x28
 8001d16:	46bd      	mov	sp, r7
 8001d18:	ecbd 8b02 	vpop	{d8}
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	3f5db3d7 	.word	0x3f5db3d7

08001d24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d28:	f003 f8cb 	bl	8004ec2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d2c:	f000 f81f 	bl	8001d6e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d30:	f000 fc9a 	bl	8002668 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001d34:	f000 f866 	bl	8001e04 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8001d38:	f000 f98e 	bl	8002058 <MX_FDCAN1_Init>
  MX_I2C1_Init();
 8001d3c:	f000 f9d2 	bl	80020e4 <MX_I2C1_Init>
  MX_OPAMP1_Init();
 8001d40:	f000 fa10 	bl	8002164 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8001d44:	f000 fa3c 	bl	80021c0 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 8001d48:	f000 fa68 	bl	800221c <MX_OPAMP3_Init>
  MX_TIM1_Init();
 8001d4c:	f000 fa94 	bl	8002278 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001d50:	f000 fc3e 	bl	80025d0 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8001d54:	f000 f8fc 	bl	8001f50 <MX_ADC2_Init>
  MX_TIM4_Init();
 8001d58:	f000 fbb4 	bl	80024c4 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001d5c:	f000 fb64 	bl	8002428 <MX_TIM2_Init>
  MX_TIM6_Init();
 8001d60:	f000 fbfe 	bl	8002560 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  APP_init();
 8001d64:	f7ff f996 	bl	8001094 <APP_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    APP_main();
 8001d68:	f7ff f9f0 	bl	800114c <APP_main>
 8001d6c:	e7fc      	b.n	8001d68 <main+0x44>

08001d6e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b094      	sub	sp, #80	; 0x50
 8001d72:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d74:	f107 0318 	add.w	r3, r7, #24
 8001d78:	2238      	movs	r2, #56	; 0x38
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f00b f9b3 	bl	800d0e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d82:	1d3b      	adds	r3, r7, #4
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	605a      	str	r2, [r3, #4]
 8001d8a:	609a      	str	r2, [r3, #8]
 8001d8c:	60da      	str	r2, [r3, #12]
 8001d8e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001d90:	2000      	movs	r0, #0
 8001d92:	f007 fe87 	bl	8009aa4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d96:	2302      	movs	r3, #2
 8001d98:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001da0:	2340      	movs	r3, #64	; 0x40
 8001da2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001da4:	2302      	movs	r3, #2
 8001da6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001da8:	2302      	movs	r3, #2
 8001daa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001dac:	2301      	movs	r3, #1
 8001dae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001db0:	2314      	movs	r3, #20
 8001db2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001db4:	2302      	movs	r3, #2
 8001db6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001db8:	2302      	movs	r3, #2
 8001dba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dc0:	f107 0318 	add.w	r3, r7, #24
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f007 ff11 	bl	8009bec <HAL_RCC_OscConfig>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001dd0:	f000 fcc4 	bl	800275c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dd4:	230f      	movs	r3, #15
 8001dd6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001de0:	2300      	movs	r3, #0
 8001de2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001de4:	2300      	movs	r3, #0
 8001de6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001de8:	1d3b      	adds	r3, r7, #4
 8001dea:	2104      	movs	r1, #4
 8001dec:	4618      	mov	r0, r3
 8001dee:	f008 fa15 	bl	800a21c <HAL_RCC_ClockConfig>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001df8:	f000 fcb0 	bl	800275c <Error_Handler>
  }
}
 8001dfc:	bf00      	nop
 8001dfe:	3750      	adds	r7, #80	; 0x50
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b092      	sub	sp, #72	; 0x48
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001e0a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	605a      	str	r2, [r3, #4]
 8001e14:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001e16:	463b      	mov	r3, r7
 8001e18:	223c      	movs	r2, #60	; 0x3c
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f00b f963 	bl	800d0e8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001e22:	4b47      	ldr	r3, [pc, #284]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e24:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001e28:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001e2a:	4b45      	ldr	r3, [pc, #276]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e2c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001e30:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e32:	4b43      	ldr	r3, [pc, #268]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e38:	4b41      	ldr	r3, [pc, #260]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001e3e:	4b40      	ldr	r3, [pc, #256]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001e44:	4b3e      	ldr	r3, [pc, #248]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001e4a:	4b3d      	ldr	r3, [pc, #244]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e4c:	2208      	movs	r2, #8
 8001e4e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001e50:	4b3b      	ldr	r3, [pc, #236]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e56:	4b3a      	ldr	r3, [pc, #232]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001e5c:	4b38      	ldr	r3, [pc, #224]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e5e:	2201      	movs	r2, #1
 8001e60:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e62:	4b37      	ldr	r3, [pc, #220]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e6a:	4b35      	ldr	r3, [pc, #212]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001e72:	4b33      	ldr	r3, [pc, #204]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e78:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001e7a:	4b31      	ldr	r3, [pc, #196]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e82:	482f      	ldr	r0, [pc, #188]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e84:	f003 f95e 	bl	8005144 <HAL_ADC_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001e8e:	f000 fc65 	bl	800275c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001e92:	2300      	movs	r3, #0
 8001e94:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001e96:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4828      	ldr	r0, [pc, #160]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001e9e:	f004 fa83 	bl	80063a8 <HAL_ADCEx_MultiModeConfigChannel>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8001ea8:	f000 fc58 	bl	800275c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP1;
 8001eac:	4b25      	ldr	r3, [pc, #148]	; (8001f44 <MX_ADC1_Init+0x140>)
 8001eae:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001eb0:	2309      	movs	r3, #9
 8001eb2:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001eb8:	237f      	movs	r3, #127	; 0x7f
 8001eba:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001ebc:	2304      	movs	r3, #4
 8001ebe:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001eda:	2380      	movs	r3, #128	; 0x80
 8001edc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001ede:	2380      	movs	r3, #128	; 0x80
 8001ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001ee8:	463b      	mov	r3, r7
 8001eea:	4619      	mov	r1, r3
 8001eec:	4814      	ldr	r0, [pc, #80]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001eee:	f003 fd7b 	bl	80059e8 <HAL_ADCEx_InjectedConfigChannel>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8001ef8:	f000 fc30 	bl	800275c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8001efc:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <MX_ADC1_Init+0x144>)
 8001efe:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001f00:	f240 130f 	movw	r3, #271	; 0x10f
 8001f04:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001f06:	463b      	mov	r3, r7
 8001f08:	4619      	mov	r1, r3
 8001f0a:	480d      	ldr	r0, [pc, #52]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001f0c:	f003 fd6c 	bl	80059e8 <HAL_ADCEx_InjectedConfigChannel>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8001f16:	f000 fc21 	bl	800275c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_11;
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	; (8001f4c <MX_ADC1_Init+0x148>)
 8001f1c:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8001f1e:	f240 2315 	movw	r3, #533	; 0x215
 8001f22:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001f24:	463b      	mov	r3, r7
 8001f26:	4619      	mov	r1, r3
 8001f28:	4805      	ldr	r0, [pc, #20]	; (8001f40 <MX_ADC1_Init+0x13c>)
 8001f2a:	f003 fd5d 	bl	80059e8 <HAL_ADCEx_InjectedConfigChannel>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8001f34:	f000 fc12 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f38:	bf00      	nop
 8001f3a:	3748      	adds	r7, #72	; 0x48
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20000368 	.word	0x20000368
 8001f44:	b6902000 	.word	0xb6902000
 8001f48:	04300002 	.word	0x04300002
 8001f4c:	2e300800 	.word	0x2e300800

08001f50 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b090      	sub	sp, #64	; 0x40
 8001f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001f56:	1d3b      	adds	r3, r7, #4
 8001f58:	223c      	movs	r2, #60	; 0x3c
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f00b f8c3 	bl	800d0e8 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001f62:	4b39      	ldr	r3, [pc, #228]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001f64:	4a39      	ldr	r2, [pc, #228]	; (800204c <MX_ADC2_Init+0xfc>)
 8001f66:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001f68:	4b37      	ldr	r3, [pc, #220]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001f6a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001f6e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001f70:	4b35      	ldr	r3, [pc, #212]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f76:	4b34      	ldr	r3, [pc, #208]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001f7c:	4b32      	ldr	r3, [pc, #200]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001f82:	4b31      	ldr	r3, [pc, #196]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001f84:	2201      	movs	r2, #1
 8001f86:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001f88:	4b2f      	ldr	r3, [pc, #188]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001f8a:	2208      	movs	r2, #8
 8001f8c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001f8e:	4b2e      	ldr	r3, [pc, #184]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001f94:	4b2c      	ldr	r3, [pc, #176]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001f9a:	4b2b      	ldr	r3, [pc, #172]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001fa0:	4b29      	ldr	r3, [pc, #164]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001fa8:	4b27      	ldr	r3, [pc, #156]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001fb0:	4b25      	ldr	r3, [pc, #148]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001fb2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fb6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001fb8:	4b23      	ldr	r3, [pc, #140]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001fc0:	4821      	ldr	r0, [pc, #132]	; (8002048 <MX_ADC2_Init+0xf8>)
 8001fc2:	f003 f8bf 	bl	8005144 <HAL_ADC_Init>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8001fcc:	f000 fbc6 	bl	800275c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP2;
 8001fd0:	4b1f      	ldr	r3, [pc, #124]	; (8002050 <MX_ADC2_Init+0x100>)
 8001fd2:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001fd4:	2309      	movs	r3, #9
 8001fd6:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001fdc:	237f      	movs	r3, #127	; 0x7f
 8001fde:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001fe0:	2304      	movs	r3, #4
 8001fe2:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001fe8:	2302      	movs	r3, #2
 8001fea:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001ffe:	2380      	movs	r3, #128	; 0x80
 8002000:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8002002:	2380      	movs	r3, #128	; 0x80
 8002004:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8002006:	2300      	movs	r3, #0
 8002008:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800200c:	1d3b      	adds	r3, r7, #4
 800200e:	4619      	mov	r1, r3
 8002010:	480d      	ldr	r0, [pc, #52]	; (8002048 <MX_ADC2_Init+0xf8>)
 8002012:	f003 fce9 	bl	80059e8 <HAL_ADCEx_InjectedConfigChannel>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <MX_ADC2_Init+0xd0>
  {
    Error_Handler();
 800201c:	f000 fb9e 	bl	800275c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8002020:	4b0c      	ldr	r3, [pc, #48]	; (8002054 <MX_ADC2_Init+0x104>)
 8002022:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8002024:	f240 130f 	movw	r3, #271	; 0x10f
 8002028:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800202a:	1d3b      	adds	r3, r7, #4
 800202c:	4619      	mov	r1, r3
 800202e:	4806      	ldr	r0, [pc, #24]	; (8002048 <MX_ADC2_Init+0xf8>)
 8002030:	f003 fcda 	bl	80059e8 <HAL_ADCEx_InjectedConfigChannel>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_ADC2_Init+0xee>
  {
    Error_Handler();
 800203a:	f000 fb8f 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800203e:	bf00      	nop
 8002040:	3740      	adds	r7, #64	; 0x40
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	200003d4 	.word	0x200003d4
 800204c:	50000100 	.word	0x50000100
 8002050:	c3290000 	.word	0xc3290000
 8002054:	cb8c0000 	.word	0xcb8c0000

08002058 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800205c:	4b1f      	ldr	r3, [pc, #124]	; (80020dc <MX_FDCAN1_Init+0x84>)
 800205e:	4a20      	ldr	r2, [pc, #128]	; (80020e0 <MX_FDCAN1_Init+0x88>)
 8002060:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002062:	4b1e      	ldr	r3, [pc, #120]	; (80020dc <MX_FDCAN1_Init+0x84>)
 8002064:	2200      	movs	r2, #0
 8002066:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002068:	4b1c      	ldr	r3, [pc, #112]	; (80020dc <MX_FDCAN1_Init+0x84>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800206e:	4b1b      	ldr	r3, [pc, #108]	; (80020dc <MX_FDCAN1_Init+0x84>)
 8002070:	2200      	movs	r2, #0
 8002072:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002074:	4b19      	ldr	r3, [pc, #100]	; (80020dc <MX_FDCAN1_Init+0x84>)
 8002076:	2200      	movs	r2, #0
 8002078:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800207a:	4b18      	ldr	r3, [pc, #96]	; (80020dc <MX_FDCAN1_Init+0x84>)
 800207c:	2200      	movs	r2, #0
 800207e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002080:	4b16      	ldr	r3, [pc, #88]	; (80020dc <MX_FDCAN1_Init+0x84>)
 8002082:	2200      	movs	r2, #0
 8002084:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8002086:	4b15      	ldr	r3, [pc, #84]	; (80020dc <MX_FDCAN1_Init+0x84>)
 8002088:	2210      	movs	r2, #16
 800208a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800208c:	4b13      	ldr	r3, [pc, #76]	; (80020dc <MX_FDCAN1_Init+0x84>)
 800208e:	2201      	movs	r2, #1
 8002090:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 7;
 8002092:	4b12      	ldr	r3, [pc, #72]	; (80020dc <MX_FDCAN1_Init+0x84>)
 8002094:	2207      	movs	r2, #7
 8002096:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8002098:	4b10      	ldr	r3, [pc, #64]	; (80020dc <MX_FDCAN1_Init+0x84>)
 800209a:	2202      	movs	r2, #2
 800209c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800209e:	4b0f      	ldr	r3, [pc, #60]	; (80020dc <MX_FDCAN1_Init+0x84>)
 80020a0:	2201      	movs	r2, #1
 80020a2:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80020a4:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <MX_FDCAN1_Init+0x84>)
 80020a6:	2201      	movs	r2, #1
 80020a8:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80020aa:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <MX_FDCAN1_Init+0x84>)
 80020ac:	2201      	movs	r2, #1
 80020ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80020b0:	4b0a      	ldr	r3, [pc, #40]	; (80020dc <MX_FDCAN1_Init+0x84>)
 80020b2:	2201      	movs	r2, #1
 80020b4:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80020b6:	4b09      	ldr	r3, [pc, #36]	; (80020dc <MX_FDCAN1_Init+0x84>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80020bc:	4b07      	ldr	r3, [pc, #28]	; (80020dc <MX_FDCAN1_Init+0x84>)
 80020be:	2200      	movs	r2, #0
 80020c0:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80020c2:	4b06      	ldr	r3, [pc, #24]	; (80020dc <MX_FDCAN1_Init+0x84>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80020c8:	4804      	ldr	r0, [pc, #16]	; (80020dc <MX_FDCAN1_Init+0x84>)
 80020ca:	f004 fb95 	bl	80067f8 <HAL_FDCAN_Init>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80020d4:	f000 fb42 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80020d8:	bf00      	nop
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20000440 	.word	0x20000440
 80020e0:	40006400 	.word	0x40006400

080020e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020e8:	4b1b      	ldr	r3, [pc, #108]	; (8002158 <MX_I2C1_Init+0x74>)
 80020ea:	4a1c      	ldr	r2, [pc, #112]	; (800215c <MX_I2C1_Init+0x78>)
 80020ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00F07BFF;
 80020ee:	4b1a      	ldr	r3, [pc, #104]	; (8002158 <MX_I2C1_Init+0x74>)
 80020f0:	4a1b      	ldr	r2, [pc, #108]	; (8002160 <MX_I2C1_Init+0x7c>)
 80020f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80020f4:	4b18      	ldr	r3, [pc, #96]	; (8002158 <MX_I2C1_Init+0x74>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020fa:	4b17      	ldr	r3, [pc, #92]	; (8002158 <MX_I2C1_Init+0x74>)
 80020fc:	2201      	movs	r2, #1
 80020fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002100:	4b15      	ldr	r3, [pc, #84]	; (8002158 <MX_I2C1_Init+0x74>)
 8002102:	2200      	movs	r2, #0
 8002104:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002106:	4b14      	ldr	r3, [pc, #80]	; (8002158 <MX_I2C1_Init+0x74>)
 8002108:	2200      	movs	r2, #0
 800210a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800210c:	4b12      	ldr	r3, [pc, #72]	; (8002158 <MX_I2C1_Init+0x74>)
 800210e:	2200      	movs	r2, #0
 8002110:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002112:	4b11      	ldr	r3, [pc, #68]	; (8002158 <MX_I2C1_Init+0x74>)
 8002114:	2200      	movs	r2, #0
 8002116:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002118:	4b0f      	ldr	r3, [pc, #60]	; (8002158 <MX_I2C1_Init+0x74>)
 800211a:	2200      	movs	r2, #0
 800211c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800211e:	480e      	ldr	r0, [pc, #56]	; (8002158 <MX_I2C1_Init+0x74>)
 8002120:	f005 fde2 	bl	8007ce8 <HAL_I2C_Init>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800212a:	f000 fb17 	bl	800275c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800212e:	2100      	movs	r1, #0
 8002130:	4809      	ldr	r0, [pc, #36]	; (8002158 <MX_I2C1_Init+0x74>)
 8002132:	f007 fb1d 	bl	8009770 <HAL_I2CEx_ConfigAnalogFilter>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800213c:	f000 fb0e 	bl	800275c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002140:	2100      	movs	r1, #0
 8002142:	4805      	ldr	r0, [pc, #20]	; (8002158 <MX_I2C1_Init+0x74>)
 8002144:	f007 fb5f 	bl	8009806 <HAL_I2CEx_ConfigDigitalFilter>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800214e:	f000 fb05 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	200004a4 	.word	0x200004a4
 800215c:	40005400 	.word	0x40005400
 8002160:	00f07bff 	.word	0x00f07bff

08002164 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8002168:	4b13      	ldr	r3, [pc, #76]	; (80021b8 <MX_OPAMP1_Init+0x54>)
 800216a:	4a14      	ldr	r2, [pc, #80]	; (80021bc <MX_OPAMP1_Init+0x58>)
 800216c:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800216e:	4b12      	ldr	r3, [pc, #72]	; (80021b8 <MX_OPAMP1_Init+0x54>)
 8002170:	2200      	movs	r2, #0
 8002172:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8002174:	4b10      	ldr	r3, [pc, #64]	; (80021b8 <MX_OPAMP1_Init+0x54>)
 8002176:	2240      	movs	r2, #64	; 0x40
 8002178:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800217a:	4b0f      	ldr	r3, [pc, #60]	; (80021b8 <MX_OPAMP1_Init+0x54>)
 800217c:	2200      	movs	r2, #0
 800217e:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 8002180:	4b0d      	ldr	r3, [pc, #52]	; (80021b8 <MX_OPAMP1_Init+0x54>)
 8002182:	2201      	movs	r2, #1
 8002184:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002186:	4b0c      	ldr	r3, [pc, #48]	; (80021b8 <MX_OPAMP1_Init+0x54>)
 8002188:	2200      	movs	r2, #0
 800218a:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 800218c:	4b0a      	ldr	r3, [pc, #40]	; (80021b8 <MX_OPAMP1_Init+0x54>)
 800218e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002192:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8002194:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <MX_OPAMP1_Init+0x54>)
 8002196:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800219a:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800219c:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <MX_OPAMP1_Init+0x54>)
 800219e:	2200      	movs	r2, #0
 80021a0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 80021a2:	4805      	ldr	r0, [pc, #20]	; (80021b8 <MX_OPAMP1_Init+0x54>)
 80021a4:	f007 fb7c 	bl	80098a0 <HAL_OPAMP_Init>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 80021ae:	f000 fad5 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	200004f0 	.word	0x200004f0
 80021bc:	40010300 	.word	0x40010300

080021c0 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 80021c4:	4b13      	ldr	r3, [pc, #76]	; (8002214 <MX_OPAMP2_Init+0x54>)
 80021c6:	4a14      	ldr	r2, [pc, #80]	; (8002218 <MX_OPAMP2_Init+0x58>)
 80021c8:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80021ca:	4b12      	ldr	r3, [pc, #72]	; (8002214 <MX_OPAMP2_Init+0x54>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80021d0:	4b10      	ldr	r3, [pc, #64]	; (8002214 <MX_OPAMP2_Init+0x54>)
 80021d2:	2240      	movs	r2, #64	; 0x40
 80021d4:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80021d6:	4b0f      	ldr	r3, [pc, #60]	; (8002214 <MX_OPAMP2_Init+0x54>)
 80021d8:	2200      	movs	r2, #0
 80021da:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = ENABLE;
 80021dc:	4b0d      	ldr	r3, [pc, #52]	; (8002214 <MX_OPAMP2_Init+0x54>)
 80021de:	2201      	movs	r2, #1
 80021e0:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80021e2:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <MX_OPAMP2_Init+0x54>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 80021e8:	4b0a      	ldr	r3, [pc, #40]	; (8002214 <MX_OPAMP2_Init+0x54>)
 80021ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021ee:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80021f0:	4b08      	ldr	r3, [pc, #32]	; (8002214 <MX_OPAMP2_Init+0x54>)
 80021f2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80021f6:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80021f8:	4b06      	ldr	r3, [pc, #24]	; (8002214 <MX_OPAMP2_Init+0x54>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80021fe:	4805      	ldr	r0, [pc, #20]	; (8002214 <MX_OPAMP2_Init+0x54>)
 8002200:	f007 fb4e 	bl	80098a0 <HAL_OPAMP_Init>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 800220a:	f000 faa7 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	2000052c 	.word	0x2000052c
 8002218:	40010304 	.word	0x40010304

0800221c <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8002220:	4b13      	ldr	r3, [pc, #76]	; (8002270 <MX_OPAMP3_Init+0x54>)
 8002222:	4a14      	ldr	r2, [pc, #80]	; (8002274 <MX_OPAMP3_Init+0x58>)
 8002224:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8002226:	4b12      	ldr	r3, [pc, #72]	; (8002270 <MX_OPAMP3_Init+0x54>)
 8002228:	2200      	movs	r2, #0
 800222a:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 800222c:	4b10      	ldr	r3, [pc, #64]	; (8002270 <MX_OPAMP3_Init+0x54>)
 800222e:	2240      	movs	r2, #64	; 0x40
 8002230:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8002232:	4b0f      	ldr	r3, [pc, #60]	; (8002270 <MX_OPAMP3_Init+0x54>)
 8002234:	2200      	movs	r2, #0
 8002236:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 8002238:	4b0d      	ldr	r3, [pc, #52]	; (8002270 <MX_OPAMP3_Init+0x54>)
 800223a:	2201      	movs	r2, #1
 800223c:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800223e:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <MX_OPAMP3_Init+0x54>)
 8002240:	2200      	movs	r2, #0
 8002242:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8002244:	4b0a      	ldr	r3, [pc, #40]	; (8002270 <MX_OPAMP3_Init+0x54>)
 8002246:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800224a:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800224c:	4b08      	ldr	r3, [pc, #32]	; (8002270 <MX_OPAMP3_Init+0x54>)
 800224e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002252:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002254:	4b06      	ldr	r3, [pc, #24]	; (8002270 <MX_OPAMP3_Init+0x54>)
 8002256:	2200      	movs	r2, #0
 8002258:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 800225a:	4805      	ldr	r0, [pc, #20]	; (8002270 <MX_OPAMP3_Init+0x54>)
 800225c:	f007 fb20 	bl	80098a0 <HAL_OPAMP_Init>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 8002266:	f000 fa79 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20000568 	.word	0x20000568
 8002274:	40010308 	.word	0x40010308

08002278 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b09c      	sub	sp, #112	; 0x70
 800227c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800227e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	605a      	str	r2, [r3, #4]
 8002288:	609a      	str	r2, [r3, #8]
 800228a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800228c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002298:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	609a      	str	r2, [r3, #8]
 80022a4:	60da      	str	r2, [r3, #12]
 80022a6:	611a      	str	r2, [r3, #16]
 80022a8:	615a      	str	r2, [r3, #20]
 80022aa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80022ac:	1d3b      	adds	r3, r7, #4
 80022ae:	2234      	movs	r2, #52	; 0x34
 80022b0:	2100      	movs	r1, #0
 80022b2:	4618      	mov	r0, r3
 80022b4:	f00a ff18 	bl	800d0e8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80022b8:	4b59      	ldr	r3, [pc, #356]	; (8002420 <MX_TIM1_Init+0x1a8>)
 80022ba:	4a5a      	ldr	r2, [pc, #360]	; (8002424 <MX_TIM1_Init+0x1ac>)
 80022bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80022be:	4b58      	ldr	r3, [pc, #352]	; (8002420 <MX_TIM1_Init+0x1a8>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80022c4:	4b56      	ldr	r3, [pc, #344]	; (8002420 <MX_TIM1_Init+0x1a8>)
 80022c6:	2220      	movs	r2, #32
 80022c8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3999;
 80022ca:	4b55      	ldr	r3, [pc, #340]	; (8002420 <MX_TIM1_Init+0x1a8>)
 80022cc:	f640 729f 	movw	r2, #3999	; 0xf9f
 80022d0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022d2:	4b53      	ldr	r3, [pc, #332]	; (8002420 <MX_TIM1_Init+0x1a8>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 80022d8:	4b51      	ldr	r3, [pc, #324]	; (8002420 <MX_TIM1_Init+0x1a8>)
 80022da:	2201      	movs	r2, #1
 80022dc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022de:	4b50      	ldr	r3, [pc, #320]	; (8002420 <MX_TIM1_Init+0x1a8>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80022e4:	484e      	ldr	r0, [pc, #312]	; (8002420 <MX_TIM1_Init+0x1a8>)
 80022e6:	f008 fba5 	bl	800aa34 <HAL_TIM_Base_Init>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80022f0:	f000 fa34 	bl	800275c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022f8:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80022fa:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80022fe:	4619      	mov	r1, r3
 8002300:	4847      	ldr	r0, [pc, #284]	; (8002420 <MX_TIM1_Init+0x1a8>)
 8002302:	f009 f8b1 	bl	800b468 <HAL_TIM_ConfigClockSource>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800230c:	f000 fa26 	bl	800275c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002310:	4843      	ldr	r0, [pc, #268]	; (8002420 <MX_TIM1_Init+0x1a8>)
 8002312:	f008 fcb3 	bl	800ac7c <HAL_TIM_PWM_Init>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800231c:	f000 fa1e 	bl	800275c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8002320:	2370      	movs	r3, #112	; 0x70
 8002322:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002324:	2300      	movs	r3, #0
 8002326:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002328:	2300      	movs	r3, #0
 800232a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800232c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002330:	4619      	mov	r1, r3
 8002332:	483b      	ldr	r0, [pc, #236]	; (8002420 <MX_TIM1_Init+0x1a8>)
 8002334:	f009 feb6 	bl	800c0a4 <HAL_TIMEx_MasterConfigSynchronization>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800233e:	f000 fa0d 	bl	800275c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002342:	2360      	movs	r3, #96	; 0x60
 8002344:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8002346:	2300      	movs	r3, #0
 8002348:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800234a:	2300      	movs	r3, #0
 800234c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800234e:	2300      	movs	r3, #0
 8002350:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002352:	2300      	movs	r3, #0
 8002354:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002356:	2300      	movs	r3, #0
 8002358:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800235a:	2300      	movs	r3, #0
 800235c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800235e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002362:	2200      	movs	r2, #0
 8002364:	4619      	mov	r1, r3
 8002366:	482e      	ldr	r0, [pc, #184]	; (8002420 <MX_TIM1_Init+0x1a8>)
 8002368:	f008 ff6a 	bl	800b240 <HAL_TIM_PWM_ConfigChannel>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002372:	f000 f9f3 	bl	800275c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002376:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800237a:	2204      	movs	r2, #4
 800237c:	4619      	mov	r1, r3
 800237e:	4828      	ldr	r0, [pc, #160]	; (8002420 <MX_TIM1_Init+0x1a8>)
 8002380:	f008 ff5e 	bl	800b240 <HAL_TIM_PWM_ConfigChannel>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800238a:	f000 f9e7 	bl	800275c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800238e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002392:	2208      	movs	r2, #8
 8002394:	4619      	mov	r1, r3
 8002396:	4822      	ldr	r0, [pc, #136]	; (8002420 <MX_TIM1_Init+0x1a8>)
 8002398:	f008 ff52 	bl	800b240 <HAL_TIM_PWM_ConfigChannel>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80023a2:	f000 f9db 	bl	800275c <Error_Handler>
  }
  sConfigOC.Pulse = 3998;
 80023a6:	f640 739e 	movw	r3, #3998	; 0xf9e
 80023aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023ac:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80023b0:	220c      	movs	r2, #12
 80023b2:	4619      	mov	r1, r3
 80023b4:	481a      	ldr	r0, [pc, #104]	; (8002420 <MX_TIM1_Init+0x1a8>)
 80023b6:	f008 ff43 	bl	800b240 <HAL_TIM_PWM_ConfigChannel>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 80023c0:	f000 f9cc 	bl	800275c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80023c4:	2300      	movs	r3, #0
 80023c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80023c8:	2300      	movs	r3, #0
 80023ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 128;
 80023d0:	2380      	movs	r3, #128	; 0x80
 80023d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80023d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80023de:	2300      	movs	r3, #0
 80023e0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80023e2:	2300      	movs	r3, #0
 80023e4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80023e6:	2300      	movs	r3, #0
 80023e8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80023ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023ee:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80023f0:	2300      	movs	r3, #0
 80023f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80023f4:	2300      	movs	r3, #0
 80023f6:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80023f8:	2300      	movs	r3, #0
 80023fa:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80023fc:	1d3b      	adds	r3, r7, #4
 80023fe:	4619      	mov	r1, r3
 8002400:	4807      	ldr	r0, [pc, #28]	; (8002420 <MX_TIM1_Init+0x1a8>)
 8002402:	f009 fed1 	bl	800c1a8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <MX_TIM1_Init+0x198>
  {
    Error_Handler();
 800240c:	f000 f9a6 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002410:	4803      	ldr	r0, [pc, #12]	; (8002420 <MX_TIM1_Init+0x1a8>)
 8002412:	f002 fb21 	bl	8004a58 <HAL_TIM_MspPostInit>

}
 8002416:	bf00      	nop
 8002418:	3770      	adds	r7, #112	; 0x70
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	200005a4 	.word	0x200005a4
 8002424:	40012c00 	.word	0x40012c00

08002428 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b088      	sub	sp, #32
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800242e:	f107 0310 	add.w	r3, r7, #16
 8002432:	2200      	movs	r2, #0
 8002434:	601a      	str	r2, [r3, #0]
 8002436:	605a      	str	r2, [r3, #4]
 8002438:	609a      	str	r2, [r3, #8]
 800243a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800243c:	1d3b      	adds	r3, r7, #4
 800243e:	2200      	movs	r2, #0
 8002440:	601a      	str	r2, [r3, #0]
 8002442:	605a      	str	r2, [r3, #4]
 8002444:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002446:	4b1e      	ldr	r3, [pc, #120]	; (80024c0 <MX_TIM2_Init+0x98>)
 8002448:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800244c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15999;
 800244e:	4b1c      	ldr	r3, [pc, #112]	; (80024c0 <MX_TIM2_Init+0x98>)
 8002450:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8002454:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002456:	4b1a      	ldr	r3, [pc, #104]	; (80024c0 <MX_TIM2_Init+0x98>)
 8002458:	2200      	movs	r2, #0
 800245a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 800245c:	4b18      	ldr	r3, [pc, #96]	; (80024c0 <MX_TIM2_Init+0x98>)
 800245e:	f242 720f 	movw	r2, #9999	; 0x270f
 8002462:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002464:	4b16      	ldr	r3, [pc, #88]	; (80024c0 <MX_TIM2_Init+0x98>)
 8002466:	2200      	movs	r2, #0
 8002468:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800246a:	4b15      	ldr	r3, [pc, #84]	; (80024c0 <MX_TIM2_Init+0x98>)
 800246c:	2200      	movs	r2, #0
 800246e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002470:	4813      	ldr	r0, [pc, #76]	; (80024c0 <MX_TIM2_Init+0x98>)
 8002472:	f008 fadf 	bl	800aa34 <HAL_TIM_Base_Init>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800247c:	f000 f96e 	bl	800275c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002480:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002484:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002486:	f107 0310 	add.w	r3, r7, #16
 800248a:	4619      	mov	r1, r3
 800248c:	480c      	ldr	r0, [pc, #48]	; (80024c0 <MX_TIM2_Init+0x98>)
 800248e:	f008 ffeb 	bl	800b468 <HAL_TIM_ConfigClockSource>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002498:	f000 f960 	bl	800275c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800249c:	2320      	movs	r3, #32
 800249e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024a0:	2300      	movs	r3, #0
 80024a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024a4:	1d3b      	adds	r3, r7, #4
 80024a6:	4619      	mov	r1, r3
 80024a8:	4805      	ldr	r0, [pc, #20]	; (80024c0 <MX_TIM2_Init+0x98>)
 80024aa:	f009 fdfb 	bl	800c0a4 <HAL_TIMEx_MasterConfigSynchronization>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80024b4:	f000 f952 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80024b8:	bf00      	nop
 80024ba:	3720      	adds	r7, #32
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	200005f0 	.word	0x200005f0

080024c4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b088      	sub	sp, #32
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024ca:	f107 0310 	add.w	r3, r7, #16
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]
 80024d4:	609a      	str	r2, [r3, #8]
 80024d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024d8:	1d3b      	adds	r3, r7, #4
 80024da:	2200      	movs	r2, #0
 80024dc:	601a      	str	r2, [r3, #0]
 80024de:	605a      	str	r2, [r3, #4]
 80024e0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024e2:	4b1d      	ldr	r3, [pc, #116]	; (8002558 <MX_TIM4_Init+0x94>)
 80024e4:	4a1d      	ldr	r2, [pc, #116]	; (800255c <MX_TIM4_Init+0x98>)
 80024e6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 39;
 80024e8:	4b1b      	ldr	r3, [pc, #108]	; (8002558 <MX_TIM4_Init+0x94>)
 80024ea:	2227      	movs	r2, #39	; 0x27
 80024ec:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ee:	4b1a      	ldr	r3, [pc, #104]	; (8002558 <MX_TIM4_Init+0x94>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80024f4:	4b18      	ldr	r3, [pc, #96]	; (8002558 <MX_TIM4_Init+0x94>)
 80024f6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024fa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024fc:	4b16      	ldr	r3, [pc, #88]	; (8002558 <MX_TIM4_Init+0x94>)
 80024fe:	2200      	movs	r2, #0
 8002500:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002502:	4b15      	ldr	r3, [pc, #84]	; (8002558 <MX_TIM4_Init+0x94>)
 8002504:	2200      	movs	r2, #0
 8002506:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002508:	4813      	ldr	r0, [pc, #76]	; (8002558 <MX_TIM4_Init+0x94>)
 800250a:	f008 fa93 	bl	800aa34 <HAL_TIM_Base_Init>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002514:	f000 f922 	bl	800275c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002518:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800251c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800251e:	f107 0310 	add.w	r3, r7, #16
 8002522:	4619      	mov	r1, r3
 8002524:	480c      	ldr	r0, [pc, #48]	; (8002558 <MX_TIM4_Init+0x94>)
 8002526:	f008 ff9f 	bl	800b468 <HAL_TIM_ConfigClockSource>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002530:	f000 f914 	bl	800275c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002534:	2320      	movs	r3, #32
 8002536:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002538:	2300      	movs	r3, #0
 800253a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800253c:	1d3b      	adds	r3, r7, #4
 800253e:	4619      	mov	r1, r3
 8002540:	4805      	ldr	r0, [pc, #20]	; (8002558 <MX_TIM4_Init+0x94>)
 8002542:	f009 fdaf 	bl	800c0a4 <HAL_TIMEx_MasterConfigSynchronization>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800254c:	f000 f906 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002550:	bf00      	nop
 8002552:	3720      	adds	r7, #32
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	2000063c 	.word	0x2000063c
 800255c:	40000800 	.word	0x40000800

08002560 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002566:	1d3b      	adds	r3, r7, #4
 8002568:	2200      	movs	r2, #0
 800256a:	601a      	str	r2, [r3, #0]
 800256c:	605a      	str	r2, [r3, #4]
 800256e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002570:	4b15      	ldr	r3, [pc, #84]	; (80025c8 <MX_TIM6_Init+0x68>)
 8002572:	4a16      	ldr	r2, [pc, #88]	; (80025cc <MX_TIM6_Init+0x6c>)
 8002574:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1599;
 8002576:	4b14      	ldr	r3, [pc, #80]	; (80025c8 <MX_TIM6_Init+0x68>)
 8002578:	f240 623f 	movw	r2, #1599	; 0x63f
 800257c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800257e:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <MX_TIM6_Init+0x68>)
 8002580:	2200      	movs	r2, #0
 8002582:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8002584:	4b10      	ldr	r3, [pc, #64]	; (80025c8 <MX_TIM6_Init+0x68>)
 8002586:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800258a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800258c:	4b0e      	ldr	r3, [pc, #56]	; (80025c8 <MX_TIM6_Init+0x68>)
 800258e:	2200      	movs	r2, #0
 8002590:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002592:	480d      	ldr	r0, [pc, #52]	; (80025c8 <MX_TIM6_Init+0x68>)
 8002594:	f008 fa4e 	bl	800aa34 <HAL_TIM_Base_Init>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800259e:	f000 f8dd 	bl	800275c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025a2:	2300      	movs	r3, #0
 80025a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025a6:	2300      	movs	r3, #0
 80025a8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80025aa:	1d3b      	adds	r3, r7, #4
 80025ac:	4619      	mov	r1, r3
 80025ae:	4806      	ldr	r0, [pc, #24]	; (80025c8 <MX_TIM6_Init+0x68>)
 80025b0:	f009 fd78 	bl	800c0a4 <HAL_TIMEx_MasterConfigSynchronization>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80025ba:	f000 f8cf 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000688 	.word	0x20000688
 80025cc:	40001000 	.word	0x40001000

080025d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025d4:	4b22      	ldr	r3, [pc, #136]	; (8002660 <MX_USART2_UART_Init+0x90>)
 80025d6:	4a23      	ldr	r2, [pc, #140]	; (8002664 <MX_USART2_UART_Init+0x94>)
 80025d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80025da:	4b21      	ldr	r3, [pc, #132]	; (8002660 <MX_USART2_UART_Init+0x90>)
 80025dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025e2:	4b1f      	ldr	r3, [pc, #124]	; (8002660 <MX_USART2_UART_Init+0x90>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025e8:	4b1d      	ldr	r3, [pc, #116]	; (8002660 <MX_USART2_UART_Init+0x90>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025ee:	4b1c      	ldr	r3, [pc, #112]	; (8002660 <MX_USART2_UART_Init+0x90>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025f4:	4b1a      	ldr	r3, [pc, #104]	; (8002660 <MX_USART2_UART_Init+0x90>)
 80025f6:	220c      	movs	r2, #12
 80025f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025fa:	4b19      	ldr	r3, [pc, #100]	; (8002660 <MX_USART2_UART_Init+0x90>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002600:	4b17      	ldr	r3, [pc, #92]	; (8002660 <MX_USART2_UART_Init+0x90>)
 8002602:	2200      	movs	r2, #0
 8002604:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002606:	4b16      	ldr	r3, [pc, #88]	; (8002660 <MX_USART2_UART_Init+0x90>)
 8002608:	2200      	movs	r2, #0
 800260a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800260c:	4b14      	ldr	r3, [pc, #80]	; (8002660 <MX_USART2_UART_Init+0x90>)
 800260e:	2200      	movs	r2, #0
 8002610:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002612:	4b13      	ldr	r3, [pc, #76]	; (8002660 <MX_USART2_UART_Init+0x90>)
 8002614:	2200      	movs	r2, #0
 8002616:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002618:	4811      	ldr	r0, [pc, #68]	; (8002660 <MX_USART2_UART_Init+0x90>)
 800261a:	f009 fed0 	bl	800c3be <HAL_UART_Init>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002624:	f000 f89a 	bl	800275c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002628:	2100      	movs	r1, #0
 800262a:	480d      	ldr	r0, [pc, #52]	; (8002660 <MX_USART2_UART_Init+0x90>)
 800262c:	f00a fc68 	bl	800cf00 <HAL_UARTEx_SetTxFifoThreshold>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002636:	f000 f891 	bl	800275c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800263a:	2100      	movs	r1, #0
 800263c:	4808      	ldr	r0, [pc, #32]	; (8002660 <MX_USART2_UART_Init+0x90>)
 800263e:	f00a fc9d 	bl	800cf7c <HAL_UARTEx_SetRxFifoThreshold>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002648:	f000 f888 	bl	800275c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800264c:	4804      	ldr	r0, [pc, #16]	; (8002660 <MX_USART2_UART_Init+0x90>)
 800264e:	f00a fc1e 	bl	800ce8e <HAL_UARTEx_DisableFifoMode>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002658:	f000 f880 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800265c:	bf00      	nop
 800265e:	bd80      	pop	{r7, pc}
 8002660:	200006d4 	.word	0x200006d4
 8002664:	40004400 	.word	0x40004400

08002668 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b08a      	sub	sp, #40	; 0x28
 800266c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800266e:	f107 0314 	add.w	r3, r7, #20
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	605a      	str	r2, [r3, #4]
 8002678:	609a      	str	r2, [r3, #8]
 800267a:	60da      	str	r2, [r3, #12]
 800267c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800267e:	4b34      	ldr	r3, [pc, #208]	; (8002750 <MX_GPIO_Init+0xe8>)
 8002680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002682:	4a33      	ldr	r2, [pc, #204]	; (8002750 <MX_GPIO_Init+0xe8>)
 8002684:	f043 0304 	orr.w	r3, r3, #4
 8002688:	64d3      	str	r3, [r2, #76]	; 0x4c
 800268a:	4b31      	ldr	r3, [pc, #196]	; (8002750 <MX_GPIO_Init+0xe8>)
 800268c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	613b      	str	r3, [r7, #16]
 8002694:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002696:	4b2e      	ldr	r3, [pc, #184]	; (8002750 <MX_GPIO_Init+0xe8>)
 8002698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269a:	4a2d      	ldr	r2, [pc, #180]	; (8002750 <MX_GPIO_Init+0xe8>)
 800269c:	f043 0320 	orr.w	r3, r3, #32
 80026a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026a2:	4b2b      	ldr	r3, [pc, #172]	; (8002750 <MX_GPIO_Init+0xe8>)
 80026a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026a6:	f003 0320 	and.w	r3, r3, #32
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ae:	4b28      	ldr	r3, [pc, #160]	; (8002750 <MX_GPIO_Init+0xe8>)
 80026b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b2:	4a27      	ldr	r2, [pc, #156]	; (8002750 <MX_GPIO_Init+0xe8>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026ba:	4b25      	ldr	r3, [pc, #148]	; (8002750 <MX_GPIO_Init+0xe8>)
 80026bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	60bb      	str	r3, [r7, #8]
 80026c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026c6:	4b22      	ldr	r3, [pc, #136]	; (8002750 <MX_GPIO_Init+0xe8>)
 80026c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ca:	4a21      	ldr	r2, [pc, #132]	; (8002750 <MX_GPIO_Init+0xe8>)
 80026cc:	f043 0302 	orr.w	r3, r3, #2
 80026d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026d2:	4b1f      	ldr	r3, [pc, #124]	; (8002750 <MX_GPIO_Init+0xe8>)
 80026d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	607b      	str	r3, [r7, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_CAN_TERM_Pin|GPIO_STATUS_Pin, GPIO_PIN_RESET);
 80026de:	2200      	movs	r2, #0
 80026e0:	f244 0140 	movw	r1, #16448	; 0x4040
 80026e4:	481b      	ldr	r0, [pc, #108]	; (8002754 <MX_GPIO_Init+0xec>)
 80026e6:	f005 fae7 	bl	8007cb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80026ea:	2200      	movs	r2, #0
 80026ec:	2140      	movs	r1, #64	; 0x40
 80026ee:	481a      	ldr	r0, [pc, #104]	; (8002758 <MX_GPIO_Init+0xf0>)
 80026f0:	f005 fae2 	bl	8007cb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPIO_CAN_TERM_Pin GPIO_STATUS_Pin */
  GPIO_InitStruct.Pin = GPIO_CAN_TERM_Pin|GPIO_STATUS_Pin;
 80026f4:	f244 0340 	movw	r3, #16448	; 0x4040
 80026f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026fa:	2301      	movs	r3, #1
 80026fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002702:	2300      	movs	r3, #0
 8002704:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002706:	f107 0314 	add.w	r3, r7, #20
 800270a:	4619      	mov	r1, r3
 800270c:	4811      	ldr	r0, [pc, #68]	; (8002754 <MX_GPIO_Init+0xec>)
 800270e:	f005 f939 	bl	8007984 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_BUTTON_Pin */
  GPIO_InitStruct.Pin = GPIO_BUTTON_Pin;
 8002712:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002716:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002718:	2300      	movs	r3, #0
 800271a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271c:	2300      	movs	r3, #0
 800271e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002720:	f107 0314 	add.w	r3, r7, #20
 8002724:	4619      	mov	r1, r3
 8002726:	480b      	ldr	r0, [pc, #44]	; (8002754 <MX_GPIO_Init+0xec>)
 8002728:	f005 f92c 	bl	8007984 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800272c:	2340      	movs	r3, #64	; 0x40
 800272e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002730:	2301      	movs	r3, #1
 8002732:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002734:	2300      	movs	r3, #0
 8002736:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002738:	2300      	movs	r3, #0
 800273a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800273c:	f107 0314 	add.w	r3, r7, #20
 8002740:	4619      	mov	r1, r3
 8002742:	4805      	ldr	r0, [pc, #20]	; (8002758 <MX_GPIO_Init+0xf0>)
 8002744:	f005 f91e 	bl	8007984 <HAL_GPIO_Init>

}
 8002748:	bf00      	nop
 800274a:	3728      	adds	r7, #40	; 0x28
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40021000 	.word	0x40021000
 8002754:	48000800 	.word	0x48000800
 8002758:	48000400 	.word	0x48000400

0800275c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002760:	b672      	cpsid	i
}
 8002762:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002764:	e7fe      	b.n	8002764 <Error_Handler+0x8>

08002766 <float_to_uint>:
#include "math_ops.h"

int float_to_uint(float x, float x_min, float x_max, int bits){
 8002766:	b480      	push	{r7}
 8002768:	b087      	sub	sp, #28
 800276a:	af00      	add	r7, sp, #0
 800276c:	ed87 0a03 	vstr	s0, [r7, #12]
 8002770:	edc7 0a02 	vstr	s1, [r7, #8]
 8002774:	ed87 1a01 	vstr	s2, [r7, #4]
 8002778:	6038      	str	r0, [r7, #0]
    /// Converts a float to an unsigned int, given range and number of bits ///
    float span = x_max - x_min;
 800277a:	ed97 7a01 	vldr	s14, [r7, #4]
 800277e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002782:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002786:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	613b      	str	r3, [r7, #16]
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
 800278e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002792:	edd7 7a04 	vldr	s15, [r7, #16]
 8002796:	ee37 7a67 	vsub.f32	s14, s14, s15
 800279a:	2201      	movs	r2, #1
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	3b01      	subs	r3, #1
 80027a4:	ee07 3a90 	vmov	s15, r3
 80027a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ac:	ee67 6a27 	vmul.f32	s13, s14, s15
 80027b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80027b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027bc:	ee17 3a90 	vmov	r3, s15
    }
 80027c0:	4618      	mov	r0, r3
 80027c2:	371c      	adds	r7, #28
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <uint_to_float>:
    
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
 80027cc:	b480      	push	{r7}
 80027ce:	b087      	sub	sp, #28
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	ed87 0a02 	vstr	s0, [r7, #8]
 80027d8:	edc7 0a01 	vstr	s1, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
 80027de:	ed97 7a01 	vldr	s14, [r7, #4]
 80027e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80027e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027ea:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	ee07 3a90 	vmov	s15, r3
 80027f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002800:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002804:	2201      	movs	r2, #1
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	fa02 f303 	lsl.w	r3, r2, r3
 800280c:	3b01      	subs	r3, #1
 800280e:	ee07 3a90 	vmov	s15, r3
 8002812:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800281a:	edd7 7a04 	vldr	s15, [r7, #16]
 800281e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002822:	eeb0 0a67 	vmov.f32	s0, s15
 8002826:	371c      	adds	r7, #28
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <Motor_init>:
 */

#include "motor.h"


void Motor_init(Motor *motor) {
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  motor->pole_pairs = 7; // gripper: 12, tail: 7
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2207      	movs	r2, #7
 800283c:	601a      	str	r2, [r3, #0]
  motor->kv_rating = 340; // gripper: 250, tail: 340
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f44f 72aa 	mov.w	r2, #340	; 0x154
 8002844:	605a      	str	r2, [r3, #4]
  motor->kt_rating = 0.2; // tail: 0.2
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a05      	ldr	r2, [pc, #20]	; (8002860 <Motor_init+0x30>)
 800284a:	609a      	str	r2, [r3, #8]
  motor->flux_angle_offset = 3.676185; // motor 1: 5.626, motor 2: 3.670817, motor 3: 2.186690, motor 4: 3.509751
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4a05      	ldr	r2, [pc, #20]	; (8002864 <Motor_init+0x34>)
 8002850:	60da      	str	r2, [r3, #12]
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	3e4ccccd 	.word	0x3e4ccccd
 8002864:	406b469d 	.word	0x406b469d

08002868 <wrapTo2Pi>:

static inline float wrapTo2Pi(float value) {
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	ed87 0a01 	vstr	s0, [r7, #4]
  value = fmodf(value, 2*M_PI);
 8002872:	eddf 0a15 	vldr	s1, [pc, #84]	; 80028c8 <wrapTo2Pi+0x60>
 8002876:	ed97 0a01 	vldr	s0, [r7, #4]
 800287a:	f00d fbfd 	bl	8010078 <fmodf>
 800287e:	ed87 0a01 	vstr	s0, [r7, #4]
  return value >= 0.0f ? value : (value + 2*M_PI);
 8002882:	edd7 7a01 	vldr	s15, [r7, #4]
 8002886:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800288a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800288e:	db01      	blt.n	8002894 <wrapTo2Pi+0x2c>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	e00e      	b.n	80028b2 <wrapTo2Pi+0x4a>
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f7fd fe7f 	bl	8000598 <__aeabi_f2d>
 800289a:	a309      	add	r3, pc, #36	; (adr r3, 80028c0 <wrapTo2Pi+0x58>)
 800289c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a0:	f7fd fd1c 	bl	80002dc <__adddf3>
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	4610      	mov	r0, r2
 80028aa:	4619      	mov	r1, r3
 80028ac:	f7fe f9a4 	bl	8000bf8 <__aeabi_d2f>
 80028b0:	4603      	mov	r3, r0
 80028b2:	ee07 3a90 	vmov	s15, r3
}
 80028b6:	eeb0 0a67 	vmov.f32	s0, s15
 80028ba:	3708      	adds	r7, #8
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	54442d18 	.word	0x54442d18
 80028c4:	401921fb 	.word	0x401921fb
 80028c8:	40c90fdb 	.word	0x40c90fdb

080028cc <MotorController_init>:
extern TIM_HandleTypeDef htim2;
extern TIM_HandleTypeDef htim4;
extern TIM_HandleTypeDef htim6;
extern UART_HandleTypeDef huart2;

void MotorController_init(MotorController *controller) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b08a      	sub	sp, #40	; 0x28
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  controller->mode = MODE_DISABLED;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
  controller->device_id = DEVICE_CAN_ID;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2202      	movs	r2, #2
 80028e0:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
  controller->firmware_version = FIRMWARE_VERSION;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a67      	ldr	r2, [pc, #412]	; (8002a84 <MotorController_init+0x1b8>)
 80028e8:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  FDCAN_FilterTypeDef filter_config;
  filter_config.IdType = FDCAN_STANDARD_ID;
 80028ec:	2300      	movs	r3, #0
 80028ee:	60fb      	str	r3, [r7, #12]
  filter_config.FilterIndex = 0;
 80028f0:	2300      	movs	r3, #0
 80028f2:	613b      	str	r3, [r7, #16]
  filter_config.FilterType = FDCAN_FILTER_MASK;
 80028f4:	2302      	movs	r3, #2
 80028f6:	617b      	str	r3, [r7, #20]
  filter_config.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80028f8:	2301      	movs	r3, #1
 80028fa:	61bb      	str	r3, [r7, #24]
  filter_config.FilterID1 = controller->device_id;    // filter
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f893 3148 	ldrb.w	r3, [r3, #328]	; 0x148
 8002902:	61fb      	str	r3, [r7, #28]
  filter_config.FilterID2 = 0;//0b1111;                   // mask
 8002904:	2300      	movs	r3, #0
 8002906:	623b      	str	r3, [r7, #32]

  HAL_StatusTypeDef status = HAL_OK;
 8002908:	2300      	movs	r3, #0
 800290a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  status |= HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 800290e:	f107 030c 	add.w	r3, r7, #12
 8002912:	4619      	mov	r1, r3
 8002914:	485c      	ldr	r0, [pc, #368]	; (8002a88 <MotorController_init+0x1bc>)
 8002916:	f004 f8c9 	bl	8006aac <HAL_FDCAN_ConfigFilter>
 800291a:	4603      	mov	r3, r0
 800291c:	461a      	mov	r2, r3
 800291e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002922:	4313      	orrs	r3, r2
 8002924:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  status |= HAL_FDCAN_Start(&hfdcan1);
 8002928:	4857      	ldr	r0, [pc, #348]	; (8002a88 <MotorController_init+0x1bc>)
 800292a:	f004 f919 	bl	8006b60 <HAL_FDCAN_Start>
 800292e:	4603      	mov	r3, r0
 8002930:	461a      	mov	r2, r3
 8002932:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002936:	4313      	orrs	r3, r2
 8002938:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  status |= HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 800293c:	2200      	movs	r2, #0
 800293e:	2101      	movs	r1, #1
 8002940:	4851      	ldr	r0, [pc, #324]	; (8002a88 <MotorController_init+0x1bc>)
 8002942:	f004 fa53 	bl	8006dec <HAL_FDCAN_ActivateNotification>
 8002946:	4603      	mov	r3, r0
 8002948:	461a      	mov	r2, r3
 800294a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800294e:	4313      	orrs	r3, r2
 8002950:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  Encoder_init(&controller->encoder, &hi2c1, &htim6);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4a4d      	ldr	r2, [pc, #308]	; (8002a8c <MotorController_init+0x1c0>)
 8002958:	494d      	ldr	r1, [pc, #308]	; (8002a90 <MotorController_init+0x1c4>)
 800295a:	4618      	mov	r0, r3
 800295c:	f7fe ff24 	bl	80017a8 <Encoder_init>
  PowerStage_init(&controller->powerstage, &htim1, &hadc1, &hadc2);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8002966:	4b4b      	ldr	r3, [pc, #300]	; (8002a94 <MotorController_init+0x1c8>)
 8002968:	4a4b      	ldr	r2, [pc, #300]	; (8002a98 <MotorController_init+0x1cc>)
 800296a:	494c      	ldr	r1, [pc, #304]	; (8002a9c <MotorController_init+0x1d0>)
 800296c:	f001 fbf2 	bl	8004154 <PowerStage_init>
  Motor_init(&controller->motor);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	3364      	adds	r3, #100	; 0x64
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff ff5b 	bl	8002830 <Motor_init>

  CurrentController_init(&controller->current_controller);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	3374      	adds	r3, #116	; 0x74
 800297e:	4618      	mov	r0, r3
 8002980:	f7fe fd14 	bl	80013ac <CurrentController_init>
  PositionController_init(&controller->position_controller);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	33f8      	adds	r3, #248	; 0xf8
 8002988:	4618      	mov	r0, r3
 800298a:	f001 fb07 	bl	8003f9c <PositionController_init>
 */

  #if OVERWRITE_CONFIG
	MotorController_storeConfig(controller);
  #else
	MotorController_loadConfig(controller);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f998 	bl	8002cc4 <MotorController_loadConfig>
  #endif

  PowerStage_start(&controller->powerstage);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3330      	adds	r3, #48	; 0x30
 8002998:	4618      	mov	r0, r3
 800299a:	f001 fbfb 	bl	8004194 <PowerStage_start>

  status |= HAL_OPAMP_Start(&hopamp1);
 800299e:	4840      	ldr	r0, [pc, #256]	; (8002aa0 <MotorController_init+0x1d4>)
 80029a0:	f007 f84e 	bl	8009a40 <HAL_OPAMP_Start>
 80029a4:	4603      	mov	r3, r0
 80029a6:	461a      	mov	r2, r3
 80029a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029ac:	4313      	orrs	r3, r2
 80029ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  status |= HAL_OPAMP_Start(&hopamp2);
 80029b2:	483c      	ldr	r0, [pc, #240]	; (8002aa4 <MotorController_init+0x1d8>)
 80029b4:	f007 f844 	bl	8009a40 <HAL_OPAMP_Start>
 80029b8:	4603      	mov	r3, r0
 80029ba:	461a      	mov	r2, r3
 80029bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029c0:	4313      	orrs	r3, r2
 80029c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  status |= HAL_OPAMP_Start(&hopamp3);
 80029c6:	4838      	ldr	r0, [pc, #224]	; (8002aa8 <MotorController_init+0x1dc>)
 80029c8:	f007 f83a 	bl	8009a40 <HAL_OPAMP_Start>
 80029cc:	4603      	mov	r3, r0
 80029ce:	461a      	mov	r2, r3
 80029d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029d4:	4313      	orrs	r3, r2
 80029d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  status |= HAL_TIM_Base_Start_IT(&htim2);    // safety watchdog timer
 80029da:	4834      	ldr	r0, [pc, #208]	; (8002aac <MotorController_init+0x1e0>)
 80029dc:	f008 f8e4 	bl	800aba8 <HAL_TIM_Base_Start_IT>
 80029e0:	4603      	mov	r3, r0
 80029e2:	461a      	mov	r2, r3
 80029e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029e8:	4313      	orrs	r3, r2
 80029ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  status |= HAL_TIM_Base_Start_IT(&htim4);    // position update trigger timer
 80029ee:	4830      	ldr	r0, [pc, #192]	; (8002ab0 <MotorController_init+0x1e4>)
 80029f0:	f008 f8da 	bl	800aba8 <HAL_TIM_Base_Start_IT>
 80029f4:	4603      	mov	r3, r0
 80029f6:	461a      	mov	r2, r3
 80029f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029fc:	4313      	orrs	r3, r2
 80029fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  status |= HAL_TIM_Base_Start(&htim6);       // time keeper timer
 8002a02:	4822      	ldr	r0, [pc, #136]	; (8002a8c <MotorController_init+0x1c0>)
 8002a04:	f008 f86e 	bl	800aae4 <HAL_TIM_Base_Start>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a10:	4313      	orrs	r3, r2
 8002a12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  status |= HAL_ADCEx_InjectedStart(&hadc1);
 8002a16:	4820      	ldr	r0, [pc, #128]	; (8002a98 <MotorController_init+0x1cc>)
 8002a18:	f002 fefe 	bl	8005818 <HAL_ADCEx_InjectedStart>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	461a      	mov	r2, r3
 8002a20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a24:	4313      	orrs	r3, r2
 8002a26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  status |= HAL_ADCEx_InjectedStart(&hadc2);
 8002a2a:	481a      	ldr	r0, [pc, #104]	; (8002a94 <MotorController_init+0x1c8>)
 8002a2c:	f002 fef4 	bl	8005818 <HAL_ADCEx_InjectedStart>
 8002a30:	4603      	mov	r3, r0
 8002a32:	461a      	mov	r2, r3
 8002a34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status != HAL_OK) {
 8002a3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d000      	beq.n	8002a48 <MotorController_init+0x17c>
    while (1) {
 8002a46:	e7fe      	b.n	8002a46 <MotorController_init+0x17a>
      // error loop
    }
  }

  Encoder_triggerUpdate(&controller->encoder);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7fe fee0 	bl	8001810 <Encoder_triggerUpdate>

  HAL_Delay(100);
 8002a50:	2064      	movs	r0, #100	; 0x64
 8002a52:	f002 faa7 	bl	8004fa4 <HAL_Delay>
  PowerStage_calibratePhaseCurrentOffset(&controller->powerstage);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	3330      	adds	r3, #48	; 0x30
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f001 fc9c 	bl	8004398 <PowerStage_calibratePhaseCurrentOffset>

  if (controller->mode == MODE_DISABLED) {
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d107      	bne.n	8002a7a <MotorController_init+0x1ae>
    controller->mode = MODE_IDLE;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
    controller->error = ERROR_NO_ERROR;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
  }
}
 8002a7a:	bf00      	nop
 8002a7c:	3728      	adds	r7, #40	; 0x28
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	00100004 	.word	0x00100004
 8002a88:	20000440 	.word	0x20000440
 8002a8c:	20000688 	.word	0x20000688
 8002a90:	200004a4 	.word	0x200004a4
 8002a94:	200003d4 	.word	0x200003d4
 8002a98:	20000368 	.word	0x20000368
 8002a9c:	200005a4 	.word	0x200005a4
 8002aa0:	200004f0 	.word	0x200004f0
 8002aa4:	2000052c 	.word	0x2000052c
 8002aa8:	20000568 	.word	0x20000568
 8002aac:	200005f0 	.word	0x200005f0
 8002ab0:	2000063c 	.word	0x2000063c

08002ab4 <MotorController_getError>:

ErrorCode MotorController_getError(MotorController *controller) {
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  return controller->error;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f893 3141 	ldrb.w	r3, [r3, #321]	; 0x141
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr

08002ace <MotorController_getMode>:

Mode MotorController_getMode(MotorController *controller) {
 8002ace:	b480      	push	{r7}
 8002ad0:	b083      	sub	sp, #12
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  return controller->mode;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <MotorController_setMode>:

void MotorController_setMode(MotorController *controller, Mode mode) {
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	460b      	mov	r3, r1
 8002af2:	70fb      	strb	r3, [r7, #3]
  switch (mode) {
 8002af4:	78fb      	ldrb	r3, [r7, #3]
 8002af6:	2b25      	cmp	r3, #37	; 0x25
 8002af8:	dc54      	bgt.n	8002ba4 <MotorController_setMode+0xbc>
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f2c0 8084 	blt.w	8002c08 <MotorController_setMode+0x120>
 8002b00:	2b25      	cmp	r3, #37	; 0x25
 8002b02:	f200 8081 	bhi.w	8002c08 <MotorController_setMode+0x120>
 8002b06:	a201      	add	r2, pc, #4	; (adr r2, 8002b0c <MotorController_setMode+0x24>)
 8002b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b0c:	08002bab 	.word	0x08002bab
 8002b10:	08002bb7 	.word	0x08002bb7
 8002b14:	08002c09 	.word	0x08002c09
 8002b18:	08002c09 	.word	0x08002c09
 8002b1c:	08002c09 	.word	0x08002c09
 8002b20:	08002bcb 	.word	0x08002bcb
 8002b24:	08002c09 	.word	0x08002c09
 8002b28:	08002c09 	.word	0x08002c09
 8002b2c:	08002c09 	.word	0x08002c09
 8002b30:	08002c09 	.word	0x08002c09
 8002b34:	08002c09 	.word	0x08002c09
 8002b38:	08002c09 	.word	0x08002c09
 8002b3c:	08002c09 	.word	0x08002c09
 8002b40:	08002c09 	.word	0x08002c09
 8002b44:	08002c09 	.word	0x08002c09
 8002b48:	08002c09 	.word	0x08002c09
 8002b4c:	08002bd7 	.word	0x08002bd7
 8002b50:	08002bd7 	.word	0x08002bd7
 8002b54:	08002bd7 	.word	0x08002bd7
 8002b58:	08002c09 	.word	0x08002c09
 8002b5c:	08002c09 	.word	0x08002c09
 8002b60:	08002c09 	.word	0x08002c09
 8002b64:	08002c09 	.word	0x08002c09
 8002b68:	08002c09 	.word	0x08002c09
 8002b6c:	08002c09 	.word	0x08002c09
 8002b70:	08002c09 	.word	0x08002c09
 8002b74:	08002c09 	.word	0x08002c09
 8002b78:	08002c09 	.word	0x08002c09
 8002b7c:	08002c09 	.word	0x08002c09
 8002b80:	08002c09 	.word	0x08002c09
 8002b84:	08002c09 	.word	0x08002c09
 8002b88:	08002c09 	.word	0x08002c09
 8002b8c:	08002c09 	.word	0x08002c09
 8002b90:	08002c09 	.word	0x08002c09
 8002b94:	08002bd7 	.word	0x08002bd7
 8002b98:	08002bd7 	.word	0x08002bd7
 8002b9c:	08002bd7 	.word	0x08002bd7
 8002ba0:	08002bd7 	.word	0x08002bd7
 8002ba4:	2b80      	cmp	r3, #128	; 0x80
 8002ba6:	d016      	beq.n	8002bd6 <MotorController_setMode+0xee>
 8002ba8:	e02e      	b.n	8002c08 <MotorController_setMode+0x120>
    case MODE_DISABLED:
      PowerStage_disable(&controller->powerstage);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	3330      	adds	r3, #48	; 0x30
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f001 fb21 	bl	80041f6 <PowerStage_disable>
      break;
 8002bb4:	e036      	b.n	8002c24 <MotorController_setMode+0x13c>

    case MODE_IDLE:
      PowerStage_disable(&controller->powerstage);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	3330      	adds	r3, #48	; 0x30
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f001 fb1b 	bl	80041f6 <PowerStage_disable>
      controller->error = ERROR_NO_ERROR;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
      break;
 8002bc8:	e02c      	b.n	8002c24 <MotorController_setMode+0x13c>

    case MODE_CALIBRATION:
      PowerStage_enable(&controller->powerstage);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	3330      	adds	r3, #48	; 0x30
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f001 fb25 	bl	800421e <PowerStage_enable>
      break;
 8002bd4:	e026      	b.n	8002c24 <MotorController_setMode+0x13c>
    case MODE_DEBUG:
    case MODE_OPEN_VDQ:
    case MODE_OPEN_VALPHABETA:
    case MODE_OPEN_VABC:
    case MODE_OPEN_IDQ:
      if (controller->mode != MODE_IDLE) {
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d00d      	beq.n	8002bfc <MotorController_setMode+0x114>
        PowerStage_disable(&controller->powerstage);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3330      	adds	r3, #48	; 0x30
 8002be4:	4618      	mov	r0, r3
 8002be6:	f001 fb06 	bl	80041f6 <PowerStage_disable>
        controller->mode = MODE_DISABLED;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
        controller->error = ERROR_INVALID_MODE_SWITCH;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2203      	movs	r2, #3
 8002bf6:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
        return;  // return directly, do not update mode
 8002bfa:	e017      	b.n	8002c2c <MotorController_setMode+0x144>
      }
      PowerStage_enable(&controller->powerstage);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3330      	adds	r3, #48	; 0x30
 8002c00:	4618      	mov	r0, r3
 8002c02:	f001 fb0c 	bl	800421e <PowerStage_enable>
      break;
 8002c06:	e00d      	b.n	8002c24 <MotorController_setMode+0x13c>

    default:
      PowerStage_disable(&controller->powerstage);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	3330      	adds	r3, #48	; 0x30
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f001 faf2 	bl	80041f6 <PowerStage_disable>
      controller->mode = MODE_DISABLED;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
      controller->error = ERROR_INVALID_MODE;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2202      	movs	r2, #2
 8002c1e:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
      return;  // return directly, do not update mode
 8002c22:	e003      	b.n	8002c2c <MotorController_setMode+0x144>
  }
  controller->mode = mode;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	78fa      	ldrb	r2, [r7, #3]
 8002c28:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
}
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop

08002c34 <MotorController_setFluxAngle>:

void MotorController_setFluxAngle(MotorController *controller, float angle_setpoint, float voltage_setpoint) {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b08a      	sub	sp, #40	; 0x28
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c40:	edc7 0a01 	vstr	s1, [r7, #4]
  float theta = wrapTo2Pi(angle_setpoint);
 8002c44:	ed97 0a02 	vldr	s0, [r7, #8]
 8002c48:	f7ff fe0e 	bl	8002868 <wrapTo2Pi>
 8002c4c:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
  float sin_theta = sinf(theta);
 8002c50:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8002c54:	f00d f9ca 	bl	800ffec <sinf>
 8002c58:	ed87 0a08 	vstr	s0, [r7, #32]
  float cos_theta = cosf(theta);
 8002c5c:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8002c60:	f00d f92e 	bl	800fec0 <cosf>
 8002c64:	ed87 0a07 	vstr	s0, [r7, #28]
  float v_q = 0.0;
 8002c68:	f04f 0300 	mov.w	r3, #0
 8002c6c:	61bb      	str	r3, [r7, #24]
  float v_d = voltage_setpoint;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	617b      	str	r3, [r7, #20]

  controller->current_controller.v_alpha_target = -sin_theta * v_q + cos_theta * v_d;
 8002c72:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c76:	eeb1 7a67 	vneg.f32	s14, s15
 8002c7a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c82:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c86:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	edc3 7a34 	vstr	s15, [r3, #208]	; 0xd0
  controller->current_controller.v_beta_target =   cos_theta * v_q + sin_theta * v_d;
 8002c98:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ca0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ca4:	edd7 6a08 	vldr	s13, [r7, #32]
 8002ca8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
}
 8002cba:	bf00      	nop
 8002cbc:	3728      	adds	r7, #40	; 0x28
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
	...

08002cc4 <MotorController_loadConfig>:

void MotorController_loadConfig(MotorController *controller) {
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  EEPROMConfig *config = (EEPROMConfig *)FLASH_CONFIG_ADDRESS;
 8002ccc:	4b3d      	ldr	r3, [pc, #244]	; (8002dc4 <MotorController_loadConfig+0x100>)
 8002cce:	60fb      	str	r3, [r7, #12]

  controller->firmware_version                  = config->firmware_version;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
  controller->device_id                         = config->device_id;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
  controller->encoder.direction                 = config->encoder_direction;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	7a1b      	ldrb	r3, [r3, #8]
 8002cea:	b25a      	sxtb	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	729a      	strb	r2, [r3, #10]
  controller->encoder.cpr                       = config->encoder_cpr;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	68da      	ldr	r2, [r3, #12]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	60da      	str	r2, [r3, #12]
  controller->encoder.position_offset           = config->encoder_position_offset;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	691a      	ldr	r2, [r3, #16]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	611a      	str	r2, [r3, #16]
  controller->encoder.velocity_filter_alpha     = config->encoder_velocity_filter_alpha;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	695a      	ldr	r2, [r3, #20]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	615a      	str	r2, [r3, #20]
  controller->powerstage.undervoltage_threshold = config->powerstage_undervoltage_threshold;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	699a      	ldr	r2, [r3, #24]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	649a      	str	r2, [r3, #72]	; 0x48
  controller->powerstage.overvoltage_threshold  = config->powerstage_overvoltage_threshold;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	69da      	ldr	r2, [r3, #28]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	64da      	str	r2, [r3, #76]	; 0x4c
  controller->motor.pole_pairs                  = config->motor_pole_pairs;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6a1a      	ldr	r2, [r3, #32]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	665a      	str	r2, [r3, #100]	; 0x64
  controller->motor.kv_rating                   = config->motor_kv_rating;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	669a      	str	r2, [r3, #104]	; 0x68
  controller->motor.flux_angle_offset           = config->motor_flux_angle_offset;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	671a      	str	r2, [r3, #112]	; 0x70

  controller->current_controller.current_filter_alpha   =   config->current_controller_current_filter_alpha;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	675a      	str	r2, [r3, #116]	; 0x74
  controller->current_controller.i_q_kp         = config->current_controller_i_q_kp;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	679a      	str	r2, [r3, #120]	; 0x78
  controller->current_controller.i_q_ki         = config->current_controller_i_q_ki;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	67da      	str	r2, [r3, #124]	; 0x7c
  controller->current_controller.i_d_kp         = config->current_controller_i_d_kp;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  controller->current_controller.i_d_ki         = config->current_controller_i_d_ki;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  controller->position_controller.position_kp   = config->position_controller_position_kp;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
  controller->position_controller.position_ki   = config->position_controller_position_ki;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  controller->position_controller.position_kd   = config->position_controller_position_kd;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

  controller->position_controller.torque_limit_upper    = config->position_controller_torque_limit_upper;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  controller->position_controller.torque_limit_lower    = config->position_controller_torque_limit_lower;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  controller->position_controller.velocity_limit_upper  = config->position_controller_velocity_limit_upper;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  controller->position_controller.velocity_limit_lower  = config->position_controller_velocity_limit_lower;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  controller->position_controller.position_limit_upper  = config->position_controller_position_limit_upper;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  controller->position_controller.position_limit_lower  = config->position_controller_position_limit_lower;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 8002db6:	bf00      	nop
 8002db8:	3714      	adds	r7, #20
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	0801f800 	.word	0x0801f800

08002dc8 <MotorController_storeConfig>:

uint32_t MotorController_storeConfig(MotorController *controller) {
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b0a6      	sub	sp, #152	; 0x98
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  EEPROMConfig config;

  config.firmware_version                     = controller->firmware_version;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8002dd6:	623b      	str	r3, [r7, #32]
  config.device_id                            = controller->device_id;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f893 3148 	ldrb.w	r3, [r3, #328]	; 0x148
 8002dde:	627b      	str	r3, [r7, #36]	; 0x24
  config.encoder_direction                    = controller->encoder.direction;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  config.encoder_cpr                          = controller->encoder.cpr;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	62fb      	str	r3, [r7, #44]	; 0x2c
  config.encoder_position_offset              = controller->encoder.position_offset;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	633b      	str	r3, [r7, #48]	; 0x30
  config.encoder_velocity_filter_alpha        = controller->encoder.velocity_filter_alpha;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	695b      	ldr	r3, [r3, #20]
 8002dfc:	637b      	str	r3, [r7, #52]	; 0x34
  config.powerstage_undervoltage_threshold    = controller->powerstage.undervoltage_threshold;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e02:	63bb      	str	r3, [r7, #56]	; 0x38
  config.powerstage_overvoltage_threshold     = controller->powerstage.overvoltage_threshold;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e08:	63fb      	str	r3, [r7, #60]	; 0x3c
  config.motor_pole_pairs                     = controller->motor.pole_pairs;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e0e:	643b      	str	r3, [r7, #64]	; 0x40
  config.motor_kv_rating                      = controller->motor.kv_rating;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e14:	647b      	str	r3, [r7, #68]	; 0x44
  config.motor_flux_angle_offset              = controller->motor.flux_angle_offset;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e1a:	64bb      	str	r3, [r7, #72]	; 0x48

  config.current_controller_current_filter_alpha  = controller->current_controller.current_filter_alpha;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e20:	64fb      	str	r3, [r7, #76]	; 0x4c
  config.current_controller_i_q_kp            = controller->current_controller.i_q_kp;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e26:	653b      	str	r3, [r7, #80]	; 0x50
  config.current_controller_i_q_ki            = controller->current_controller.i_q_ki;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e2c:	657b      	str	r3, [r7, #84]	; 0x54
  config.current_controller_i_d_kp            = controller->current_controller.i_d_kp;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e34:	65bb      	str	r3, [r7, #88]	; 0x58
  config.current_controller_i_d_ki            = controller->current_controller.i_d_ki;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e3c:	65fb      	str	r3, [r7, #92]	; 0x5c

  config.position_controller_position_kp      = controller->position_controller.position_kp;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8002e44:	663b      	str	r3, [r7, #96]	; 0x60
  config.position_controller_position_ki      = controller->position_controller.position_ki;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8002e4c:	667b      	str	r3, [r7, #100]	; 0x64
  config.position_controller_position_kd      = controller->position_controller.position_kd;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002e54:	66bb      	str	r3, [r7, #104]	; 0x68

  config.position_controller_torque_limit_upper       = controller->position_controller.torque_limit_upper;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002e5c:	66fb      	str	r3, [r7, #108]	; 0x6c
  config.position_controller_torque_limit_upper       = controller->position_controller.torque_limit_lower;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002e64:	66fb      	str	r3, [r7, #108]	; 0x6c
  config.position_controller_velocity_limit_upper     = controller->position_controller.velocity_limit_upper;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8002e6c:	677b      	str	r3, [r7, #116]	; 0x74
  config.position_controller_velocity_limit_lower     = controller->position_controller.velocity_limit_lower;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002e74:	67bb      	str	r3, [r7, #120]	; 0x78
  config.position_controller_position_limit_upper     = controller->position_controller.position_limit_upper;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002e7c:	67fb      	str	r3, [r7, #124]	; 0x7c
  config.position_controller_position_limit_lower     = controller->position_controller.position_limit_lower;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002e84:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

  FLASH_EraseInitTypeDef erase_init_struct;
  uint32_t page_error;

  /* Unlock the Flash to enable the flash control register access *************/
  HAL_FLASH_Unlock();
 8002e88:	f004 fb60 	bl	800754c <HAL_FLASH_Unlock>

  /* Erase the user Flash area */
  erase_init_struct.TypeErase = FLASH_TYPEERASE_PAGES;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	613b      	str	r3, [r7, #16]
  erase_init_struct.Banks = FLASH_CONFIG_BANK;
 8002e90:	2301      	movs	r3, #1
 8002e92:	617b      	str	r3, [r7, #20]
  erase_init_struct.Page = FLASH_CONFIG_PAGE;
 8002e94:	233f      	movs	r3, #63	; 0x3f
 8002e96:	61bb      	str	r3, [r7, #24]
  erase_init_struct.NbPages = 1;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	61fb      	str	r3, [r7, #28]

  if (HAL_FLASHEx_Erase(&erase_init_struct, &page_error) != HAL_OK) {
 8002e9c:	f107 020c 	add.w	r2, r7, #12
 8002ea0:	f107 0310 	add.w	r3, r7, #16
 8002ea4:	4611      	mov	r1, r2
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f004 fc48 	bl	800773c <HAL_FLASHEx_Erase>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d003      	beq.n	8002eba <MotorController_storeConfig+0xf2>
    /*Error occurred while page erase.*/
    return HAL_FLASH_GetError();
 8002eb2:	f004 fb87 	bl	80075c4 <HAL_FLASH_GetError>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	e030      	b.n	8002f1c <MotorController_storeConfig+0x154>
  }

  /* Program the user Flash area word by word*/
  for (uint16_t i=0; i<FLASH_CONFIG_SIZE; i+=1) {
 8002eba:	2300      	movs	r3, #0
 8002ebc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 8002ec0:	e025      	b.n	8002f0e <MotorController_storeConfig+0x146>
    uint64_t buf = (uint64_t)*(((uint64_t *)(&config)) + i);
 8002ec2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8002ec6:	00db      	lsls	r3, r3, #3
 8002ec8:	f107 0220 	add.w	r2, r7, #32
 8002ecc:	4413      	add	r3, r2
 8002ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ed2:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88

    uint32_t target_address = FLASH_CONFIG_ADDRESS + i*8;
 8002ed6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8002eda:	00db      	lsls	r3, r3, #3
 8002edc:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8002ee0:	f503 33fc 	add.w	r3, r3, #129024	; 0x1f800
 8002ee4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, target_address, buf) != HAL_OK) {
 8002ee8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002eec:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8002ef0:	2000      	movs	r0, #0
 8002ef2:	f004 fad5 	bl	80074a0 <HAL_FLASH_Program>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d003      	beq.n	8002f04 <MotorController_storeConfig+0x13c>
      return HAL_FLASH_GetError();
 8002efc:	f004 fb62 	bl	80075c4 <HAL_FLASH_GetError>
 8002f00:	4603      	mov	r3, r0
 8002f02:	e00b      	b.n	8002f1c <MotorController_storeConfig+0x154>
  for (uint16_t i=0; i<FLASH_CONFIG_SIZE; i+=1) {
 8002f04:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8002f08:	3301      	adds	r3, #1
 8002f0a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 8002f0e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8002f12:	2b1f      	cmp	r3, #31
 8002f14:	d9d5      	bls.n	8002ec2 <MotorController_storeConfig+0xfa>
    }
  }

  /* Lock the Flash to disable the flash control register access (recommended
    to protect the FLASH memory against possible unwanted operation) *********/
  HAL_FLASH_Lock();
 8002f16:	f004 fb3b 	bl	8007590 <HAL_FLASH_Lock>

  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3798      	adds	r7, #152	; 0x98
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <MotorController_getTorque>:

float MotorController_getTorque(MotorController *controller) {
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  return controller->position_controller.torque_measured;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002f32:	ee07 3a90 	vmov	s15, r3
}
 8002f36:	eeb0 0a67 	vmov.f32	s0, s15
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <MotorController_getVelocity>:

float MotorController_getVelocity(MotorController *controller) {
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  return controller->position_controller.velocity_measured;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8002f52:	ee07 3a90 	vmov	s15, r3
}
 8002f56:	eeb0 0a67 	vmov.f32	s0, s15
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr

08002f64 <MotorController_getPosition>:

float MotorController_getPosition(MotorController *controller) {
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  return controller->position_controller.position_measured;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8002f72:	ee07 3a90 	vmov	s15, r3
}
 8002f76:	eeb0 0a67 	vmov.f32	s0, s15
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <MotorController_updateCommutation>:

void MotorController_updateCommutation(MotorController *controller, ADC_HandleTypeDef *hadc) {
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  float position_measured = Encoder_getRelativePosition(&controller->encoder);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7fe fd4d 	bl	8001a30 <Encoder_getRelativePosition>
 8002f96:	ed87 0a05 	vstr	s0, [r7, #20]

  float theta = wrapTo2Pi((position_measured * (float)controller->motor.pole_pairs) - controller->motor.flux_angle_offset);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f9e:	ee07 3a90 	vmov	s15, r3
 8002fa2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002fa6:	edd7 7a05 	vldr	s15, [r7, #20]
 8002faa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8002fb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fb8:	eeb0 0a67 	vmov.f32	s0, s15
 8002fbc:	f7ff fc54 	bl	8002868 <wrapTo2Pi>
 8002fc0:	ed87 0a04 	vstr	s0, [r7, #16]
  float sin_theta = sinf(theta);
 8002fc4:	ed97 0a04 	vldr	s0, [r7, #16]
 8002fc8:	f00d f810 	bl	800ffec <sinf>
 8002fcc:	ed87 0a03 	vstr	s0, [r7, #12]
  float cos_theta = cosf(theta);
 8002fd0:	ed97 0a04 	vldr	s0, [r7, #16]
 8002fd4:	f00c ff74 	bl	800fec0 <cosf>
 8002fd8:	ed87 0a02 	vstr	s0, [r7, #8]

  PowerStage_getPhaseCurrent(&controller->powerstage,
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f103 018c 	add.w	r1, r3, #140	; 0x8c
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	3394      	adds	r3, #148	; 0x94
 8002ff2:	f001 fa21 	bl	8004438 <PowerStage_getPhaseCurrent>
    &controller->current_controller.i_a_measured,
    &controller->current_controller.i_b_measured,
    &controller->current_controller.i_c_measured);

  CurrentController_update(&controller->current_controller,
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f103 0274 	add.w	r2, r3, #116	; 0x74
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f893 1140 	ldrb.w	r1, [r3, #320]	; 0x140
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003008:	eeb0 1a67 	vmov.f32	s2, s15
 800300c:	edd7 0a02 	vldr	s1, [r7, #8]
 8003010:	ed97 0a03 	vldr	s0, [r7, #12]
 8003014:	4610      	mov	r0, r2
 8003016:	f7fe f9e7 	bl	80013e8 <CurrentController_update>
      controller->mode,
      sin_theta,
      cos_theta,
      controller->powerstage.bus_voltage_measured);

  PowerStage_setBridgeOutput(&controller->powerstage,
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	edd3 6a3d 	vldr	s13, [r3, #244]	; 0xf4
 8003032:	eeb0 1a66 	vmov.f32	s2, s13
 8003036:	eef0 0a47 	vmov.f32	s1, s14
 800303a:	eeb0 0a67 	vmov.f32	s0, s15
 800303e:	4610      	mov	r0, r2
 8003040:	f001 f902 	bl	8004248 <PowerStage_setBridgeOutput>
    controller->current_controller.v_a_setpoint,
    controller->current_controller.v_b_setpoint,
    controller->current_controller.v_c_setpoint);
}
 8003044:	bf00      	nop
 8003046:	3718      	adds	r7, #24
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <MotorController_triggerPositionUpdate>:

void MotorController_triggerPositionUpdate(MotorController *controller) {
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  if (controller->mode == MODE_DISABLED
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800305a:	2b00      	cmp	r3, #0
 800305c:	d004      	beq.n	8003068 <MotorController_triggerPositionUpdate+0x1c>
      || controller->mode == MODE_IDLE) {
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8003064:	2b01      	cmp	r3, #1
 8003066:	d105      	bne.n	8003074 <MotorController_triggerPositionUpdate+0x28>
    PowerStage_disable(&controller->powerstage);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	3330      	adds	r3, #48	; 0x30
 800306c:	4618      	mov	r0, r3
 800306e:	f001 f8c2 	bl	80041f6 <PowerStage_disable>
 8003072:	e035      	b.n	80030e0 <MotorController_triggerPositionUpdate+0x94>
  }
  else if (controller->mode == MODE_CALIBRATION
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800307a:	2b05      	cmp	r3, #5
 800307c:	d022      	beq.n	80030c4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_TORQUE
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8003084:	2b10      	cmp	r3, #16
 8003086:	d01d      	beq.n	80030c4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_VELOCITY
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800308e:	2b11      	cmp	r3, #17
 8003090:	d018      	beq.n	80030c4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_POSITION
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8003098:	2b12      	cmp	r3, #18
 800309a:	d013      	beq.n	80030c4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_OPEN_VDQ
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 80030a2:	2b22      	cmp	r3, #34	; 0x22
 80030a4:	d00e      	beq.n	80030c4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_OPEN_VALPHABETA
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 80030ac:	2b23      	cmp	r3, #35	; 0x23
 80030ae:	d009      	beq.n	80030c4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_OPEN_VABC
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 80030b6:	2b24      	cmp	r3, #36	; 0x24
 80030b8:	d004      	beq.n	80030c4 <MotorController_triggerPositionUpdate+0x78>
      || controller->mode == MODE_OPEN_IDQ) {
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 80030c0:	2b25      	cmp	r3, #37	; 0x25
 80030c2:	d105      	bne.n	80030d0 <MotorController_triggerPositionUpdate+0x84>
    PowerStage_enable(&controller->powerstage);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3330      	adds	r3, #48	; 0x30
 80030c8:	4618      	mov	r0, r3
 80030ca:	f001 f8a8 	bl	800421e <PowerStage_enable>
 80030ce:	e007      	b.n	80030e0 <MotorController_triggerPositionUpdate+0x94>
  }
  else {
    MotorController_setMode(controller, MODE_DISABLED);
 80030d0:	2100      	movs	r1, #0
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7ff fd08 	bl	8002ae8 <MotorController_setMode>
    controller->error = ERROR_INVALID_MODE;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2202      	movs	r2, #2
 80030dc:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
  }

  Encoder_triggerUpdate(&controller->encoder);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7fe fb94 	bl	8001810 <Encoder_triggerUpdate>
}
 80030e8:	bf00      	nop
 80030ea:	3708      	adds	r7, #8
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <MotorController_updatePositionReading>:

void MotorController_updatePositionReading(MotorController *controller) {
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  Encoder_update(&controller->encoder);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7fe fba0 	bl	8001840 <Encoder_update>

  PowerStage_getBusVoltage(&controller->powerstage);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	3330      	adds	r3, #48	; 0x30
 8003104:	4618      	mov	r0, r3
 8003106:	f001 f96f 	bl	80043e8 <PowerStage_getBusVoltage>

  controller->position_controller.position_measured = Encoder_getPosition(&controller->encoder);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4618      	mov	r0, r3
 800310e:	f7fe fc9e 	bl	8001a4e <Encoder_getPosition>
 8003112:	eef0 7a40 	vmov.f32	s15, s0
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	edc3 7a4d 	vstr	s15, [r3, #308]	; 0x134
  controller->position_controller.velocity_measured = Encoder_getVelocity(&controller->encoder);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4618      	mov	r0, r3
 8003120:	f7fe fca4 	bl	8001a6c <Encoder_getVelocity>
 8003124:	eef0 7a40 	vmov.f32	s15, s0
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	edc3 7a4a 	vstr	s15, [r3, #296]	; 0x128
  controller->position_controller.torque_measured = controller->motor.kt_rating * controller->current_controller.i_q_measured; // before gear ratio
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 800313a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	edc3 7a47 	vstr	s15, [r3, #284]	; 0x11c
}
 8003144:	bf00      	nop
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <MotorController_updatePositionController>:

void MotorController_updatePositionController(MotorController *controller) {
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  PositionController_update(&controller->position_controller, controller->mode);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f103 02f8 	add.w	r2, r3, #248	; 0xf8
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8003160:	4619      	mov	r1, r3
 8003162:	4610      	mov	r0, r2
 8003164:	f000 ff50 	bl	8004008 <PositionController_update>

  if (controller->mode != MODE_OPEN_IDQ) {
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800316e:	2b25      	cmp	r3, #37	; 0x25
 8003170:	d00f      	beq.n	8003192 <MotorController_updatePositionController+0x46>
    controller->current_controller.i_q_target = controller->position_controller.torque_setpoint / controller->motor.kt_rating; // before gear ratio
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	edd3 6a49 	vldr	s13, [r3, #292]	; 0x124
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 800317e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
    controller->current_controller.i_d_target = 0;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f04f 0200 	mov.w	r2, #0
 800318e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  }
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <MotorController_updateService>:

void MotorController_updateService(MotorController *controller) {
 800319a:	b580      	push	{r7, lr}
 800319c:	b082      	sub	sp, #8
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  if (controller->mode == MODE_CALIBRATION) {
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 80031a8:	2b05      	cmp	r3, #5
 80031aa:	d103      	bne.n	80031b4 <MotorController_updateService+0x1a>
    MotorController_runCalibrationSequence(controller);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f000 f807 	bl	80031c0 <MotorController_runCalibrationSequence>
    return;
 80031b2:	bf00      	nop
  }
}
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	0000      	movs	r0, r0
 80031bc:	0000      	movs	r0, r0
	...

080031c0 <MotorController_runCalibrationSequence>:

void MotorController_runCalibrationSequence(MotorController *controller) {
 80031c0:	b5b0      	push	{r4, r5, r7, lr}
 80031c2:	b0ae      	sub	sp, #184	; 0xb8
 80031c4:	af02      	add	r7, sp, #8
 80031c6:	6078      	str	r0, [r7, #4]
  MotorController_setMode(controller, MODE_CALIBRATION);
 80031c8:	2105      	movs	r1, #5
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7ff fc8c 	bl	8002ae8 <MotorController_setMode>

  // open loop calibration
  float prev_v_alpha_target = controller->current_controller.v_alpha_target;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80031d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  float prev_v_beta_target = controller->current_controller.v_beta_target;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80031e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  float flux_angle_setpoint = 0;
 80031e4:	f04f 0300 	mov.w	r3, #0
 80031e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  float voltage_setpoint = 0.2;
 80031ec:	4b7c      	ldr	r3, [pc, #496]	; (80033e0 <MotorController_runCalibrationSequence+0x220>)
 80031ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

  MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 80031f2:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 80031f6:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f7ff fd1a 	bl	8002c34 <MotorController_setFluxAngle>
  HAL_Delay(100);
 8003200:	2064      	movs	r0, #100	; 0x64
 8003202:	f001 fecf 	bl	8004fa4 <HAL_Delay>
  PowerStage_enable(&controller->powerstage);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	3330      	adds	r3, #48	; 0x30
 800320a:	4618      	mov	r0, r3
 800320c:	f001 f807 	bl	800421e <PowerStage_enable>
  HAL_Delay(500);
 8003210:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003214:	f001 fec6 	bl	8004fa4 <HAL_Delay>

  float phase_current = 0;
 8003218:	f04f 0300 	mov.w	r3, #0
 800321c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  while (phase_current < MAX_CALIBRATION_CURRENT) {
 8003220:	e07c      	b.n	800331c <MotorController_runCalibrationSequence+0x15c>
    HAL_Delay(100);
 8003222:	2064      	movs	r0, #100	; 0x64
 8003224:	f001 febe 	bl	8004fa4 <HAL_Delay>
    MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 8003228:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 800322c:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f7ff fcff 	bl	8002c34 <MotorController_setFluxAngle>

    voltage_setpoint += 0.1;
 8003236:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 800323a:	f7fd f9ad 	bl	8000598 <__aeabi_f2d>
 800323e:	a362      	add	r3, pc, #392	; (adr r3, 80033c8 <MotorController_runCalibrationSequence+0x208>)
 8003240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003244:	f7fd f84a 	bl	80002dc <__adddf3>
 8003248:	4602      	mov	r2, r0
 800324a:	460b      	mov	r3, r1
 800324c:	4610      	mov	r0, r2
 800324e:	4619      	mov	r1, r3
 8003250:	f7fd fcd2 	bl	8000bf8 <__aeabi_d2f>
 8003254:	4603      	mov	r3, r0
 8003256:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    phase_current = 1./3. * (fabs(controller->current_controller.i_a_measured) + fabs(controller->current_controller.i_b_measured) + fabs(controller->current_controller.i_c_measured));
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003260:	eef0 7ae7 	vabs.f32	s15, s15
 8003264:	ee17 0a90 	vmov	r0, s15
 8003268:	f7fd f996 	bl	8000598 <__aeabi_f2d>
 800326c:	4604      	mov	r4, r0
 800326e:	460d      	mov	r5, r1
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8003276:	eef0 7ae7 	vabs.f32	s15, s15
 800327a:	ee17 0a90 	vmov	r0, s15
 800327e:	f7fd f98b 	bl	8000598 <__aeabi_f2d>
 8003282:	4602      	mov	r2, r0
 8003284:	460b      	mov	r3, r1
 8003286:	4620      	mov	r0, r4
 8003288:	4629      	mov	r1, r5
 800328a:	f7fd f827 	bl	80002dc <__adddf3>
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	4614      	mov	r4, r2
 8003294:	461d      	mov	r5, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 800329c:	eef0 7ae7 	vabs.f32	s15, s15
 80032a0:	ee17 0a90 	vmov	r0, s15
 80032a4:	f7fd f978 	bl	8000598 <__aeabi_f2d>
 80032a8:	4602      	mov	r2, r0
 80032aa:	460b      	mov	r3, r1
 80032ac:	4620      	mov	r0, r4
 80032ae:	4629      	mov	r1, r5
 80032b0:	f7fd f814 	bl	80002dc <__adddf3>
 80032b4:	4602      	mov	r2, r0
 80032b6:	460b      	mov	r3, r1
 80032b8:	4610      	mov	r0, r2
 80032ba:	4619      	mov	r1, r3
 80032bc:	a344      	add	r3, pc, #272	; (adr r3, 80033d0 <MotorController_runCalibrationSequence+0x210>)
 80032be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c2:	f7fd f9c1 	bl	8000648 <__aeabi_dmul>
 80032c6:	4602      	mov	r2, r0
 80032c8:	460b      	mov	r3, r1
 80032ca:	4610      	mov	r0, r2
 80032cc:	4619      	mov	r1, r3
 80032ce:	f7fd fc93 	bl	8000bf8 <__aeabi_d2f>
 80032d2:	4603      	mov	r3, r0
 80032d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    {
      char str[128];
      sprintf(str, "voltage: %f\tphase current: %f\r\n", voltage_setpoint, phase_current);
 80032d8:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 80032dc:	f7fd f95c 	bl	8000598 <__aeabi_f2d>
 80032e0:	4604      	mov	r4, r0
 80032e2:	460d      	mov	r5, r1
 80032e4:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 80032e8:	f7fd f956 	bl	8000598 <__aeabi_f2d>
 80032ec:	4602      	mov	r2, r0
 80032ee:	460b      	mov	r3, r1
 80032f0:	f107 000c 	add.w	r0, r7, #12
 80032f4:	e9cd 2300 	strd	r2, r3, [sp]
 80032f8:	4622      	mov	r2, r4
 80032fa:	462b      	mov	r3, r5
 80032fc:	4939      	ldr	r1, [pc, #228]	; (80033e4 <MotorController_runCalibrationSequence+0x224>)
 80032fe:	f00a fb65 	bl	800d9cc <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 8003302:	f107 030c 	add.w	r3, r7, #12
 8003306:	4618      	mov	r0, r3
 8003308:	f7fc ff8a 	bl	8000220 <strlen>
 800330c:	4603      	mov	r3, r0
 800330e:	b29a      	uxth	r2, r3
 8003310:	f107 010c 	add.w	r1, r7, #12
 8003314:	230a      	movs	r3, #10
 8003316:	4834      	ldr	r0, [pc, #208]	; (80033e8 <MotorController_runCalibrationSequence+0x228>)
 8003318:	f009 f8a1 	bl	800c45e <HAL_UART_Transmit>
  while (phase_current < MAX_CALIBRATION_CURRENT) {
 800331c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003320:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 8003324:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800332c:	f53f af79 	bmi.w	8003222 <MotorController_runCalibrationSequence+0x62>
    }
  }


  float start_position = Encoder_getPosition(&controller->encoder);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4618      	mov	r0, r3
 8003334:	f7fe fb8b 	bl	8001a4e <Encoder_getPosition>
 8003338:	ed87 0a25 	vstr	s0, [r7, #148]	; 0x94

  // move one electrical revolution forward
  for (int16_t i=0; i<=500; i+=1) {
 800333c:	2300      	movs	r3, #0
 800333e:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 8003342:	e02b      	b.n	800339c <MotorController_runCalibrationSequence+0x1dc>
    flux_angle_setpoint = (i / 500.0f) * (2*M_PI);
 8003344:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	; 0xa6
 8003348:	ee07 3a90 	vmov	s15, r3
 800334c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003350:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80033ec <MotorController_runCalibrationSequence+0x22c>
 8003354:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003358:	ee16 0a90 	vmov	r0, s13
 800335c:	f7fd f91c 	bl	8000598 <__aeabi_f2d>
 8003360:	a31d      	add	r3, pc, #116	; (adr r3, 80033d8 <MotorController_runCalibrationSequence+0x218>)
 8003362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003366:	f7fd f96f 	bl	8000648 <__aeabi_dmul>
 800336a:	4602      	mov	r2, r0
 800336c:	460b      	mov	r3, r1
 800336e:	4610      	mov	r0, r2
 8003370:	4619      	mov	r1, r3
 8003372:	f7fd fc41 	bl	8000bf8 <__aeabi_d2f>
 8003376:	4603      	mov	r3, r0
 8003378:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 800337c:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 8003380:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f7ff fc55 	bl	8002c34 <MotorController_setFluxAngle>
    HAL_Delay(2);
 800338a:	2002      	movs	r0, #2
 800338c:	f001 fe0a 	bl	8004fa4 <HAL_Delay>
  for (int16_t i=0; i<=500; i+=1) {
 8003390:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8003394:	3301      	adds	r3, #1
 8003396:	b29b      	uxth	r3, r3
 8003398:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 800339c:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	; 0xa6
 80033a0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80033a4:	ddce      	ble.n	8003344 <MotorController_runCalibrationSequence+0x184>
  }
  HAL_Delay(500);
 80033a6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80033aa:	f001 fdfb 	bl	8004fa4 <HAL_Delay>

  float end_position = Encoder_getPosition(&controller->encoder);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4618      	mov	r0, r3
 80033b2:	f7fe fb4c 	bl	8001a4e <Encoder_getPosition>
 80033b6:	ed87 0a24 	vstr	s0, [r7, #144]	; 0x90

  for (int16_t i=500; i>=0; i-=1) {
 80033ba:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80033be:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 80033c2:	e041      	b.n	8003448 <MotorController_runCalibrationSequence+0x288>
 80033c4:	f3af 8000 	nop.w
 80033c8:	9999999a 	.word	0x9999999a
 80033cc:	3fb99999 	.word	0x3fb99999
 80033d0:	55555555 	.word	0x55555555
 80033d4:	3fd55555 	.word	0x3fd55555
 80033d8:	54442d18 	.word	0x54442d18
 80033dc:	401921fb 	.word	0x401921fb
 80033e0:	3e4ccccd 	.word	0x3e4ccccd
 80033e4:	08010d80 	.word	0x08010d80
 80033e8:	200006d4 	.word	0x200006d4
 80033ec:	43fa0000 	.word	0x43fa0000
    flux_angle_setpoint = (i / 500.0f) * (2*M_PI);
 80033f0:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	; 0xa4
 80033f4:	ee07 3a90 	vmov	s15, r3
 80033f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033fc:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 80033ec <MotorController_runCalibrationSequence+0x22c>
 8003400:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003404:	ee16 0a90 	vmov	r0, s13
 8003408:	f7fd f8c6 	bl	8000598 <__aeabi_f2d>
 800340c:	a39e      	add	r3, pc, #632	; (adr r3, 8003688 <MotorController_runCalibrationSequence+0x4c8>)
 800340e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003412:	f7fd f919 	bl	8000648 <__aeabi_dmul>
 8003416:	4602      	mov	r2, r0
 8003418:	460b      	mov	r3, r1
 800341a:	4610      	mov	r0, r2
 800341c:	4619      	mov	r1, r3
 800341e:	f7fd fbeb 	bl	8000bf8 <__aeabi_d2f>
 8003422:	4603      	mov	r3, r0
 8003424:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 8003428:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 800342c:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f7ff fbff 	bl	8002c34 <MotorController_setFluxAngle>
    HAL_Delay(2);
 8003436:	2002      	movs	r0, #2
 8003438:	f001 fdb4 	bl	8004fa4 <HAL_Delay>
  for (int16_t i=500; i>=0; i-=1) {
 800343c:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8003440:	3b01      	subs	r3, #1
 8003442:	b29b      	uxth	r3, r3
 8003444:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 8003448:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	; 0xa4
 800344c:	2b00      	cmp	r3, #0
 800344e:	dacf      	bge.n	80033f0 <MotorController_runCalibrationSequence+0x230>
  }

  flux_angle_setpoint = 0;
 8003450:	f04f 0300 	mov.w	r3, #0
 8003454:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 8003458:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 800345c:	ed97 0a26 	vldr	s0, [r7, #152]	; 0x98
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f7ff fbe7 	bl	8002c34 <MotorController_setFluxAngle>
  HAL_Delay(500);
 8003466:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800346a:	f001 fd9b 	bl	8004fa4 <HAL_Delay>

  start_position = 0.5 * Encoder_getPosition(&controller->encoder) + 0.5 * start_position;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4618      	mov	r0, r3
 8003472:	f7fe faec 	bl	8001a4e <Encoder_getPosition>
 8003476:	ee10 3a10 	vmov	r3, s0
 800347a:	4618      	mov	r0, r3
 800347c:	f7fd f88c 	bl	8000598 <__aeabi_f2d>
 8003480:	f04f 0200 	mov.w	r2, #0
 8003484:	4b82      	ldr	r3, [pc, #520]	; (8003690 <MotorController_runCalibrationSequence+0x4d0>)
 8003486:	f7fd f8df 	bl	8000648 <__aeabi_dmul>
 800348a:	4602      	mov	r2, r0
 800348c:	460b      	mov	r3, r1
 800348e:	4614      	mov	r4, r2
 8003490:	461d      	mov	r5, r3
 8003492:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8003496:	f7fd f87f 	bl	8000598 <__aeabi_f2d>
 800349a:	f04f 0200 	mov.w	r2, #0
 800349e:	4b7c      	ldr	r3, [pc, #496]	; (8003690 <MotorController_runCalibrationSequence+0x4d0>)
 80034a0:	f7fd f8d2 	bl	8000648 <__aeabi_dmul>
 80034a4:	4602      	mov	r2, r0
 80034a6:	460b      	mov	r3, r1
 80034a8:	4620      	mov	r0, r4
 80034aa:	4629      	mov	r1, r5
 80034ac:	f7fc ff16 	bl	80002dc <__adddf3>
 80034b0:	4602      	mov	r2, r0
 80034b2:	460b      	mov	r3, r1
 80034b4:	4610      	mov	r0, r2
 80034b6:	4619      	mov	r1, r3
 80034b8:	f7fd fb9e 	bl	8000bf8 <__aeabi_d2f>
 80034bc:	4603      	mov	r3, r0
 80034be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HAL_Delay(500);
 80034c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80034c6:	f001 fd6d 	bl	8004fa4 <HAL_Delay>

  // release motor
  PowerStage_disable(&controller->powerstage);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	3330      	adds	r3, #48	; 0x30
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 fe91 	bl	80041f6 <PowerStage_disable>

  controller->current_controller.v_alpha_target = prev_v_alpha_target;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80034da:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  controller->current_controller.v_beta_target = prev_v_beta_target;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80034e4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

  float delta_position = end_position - start_position;
 80034e8:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 80034ec:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80034f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034f4:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c

  {
    char str[128];
    sprintf(str, "initial encoder angle: %f\r\n", start_position);
 80034f8:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80034fc:	f7fd f84c 	bl	8000598 <__aeabi_f2d>
 8003500:	4602      	mov	r2, r0
 8003502:	460b      	mov	r3, r1
 8003504:	f107 000c 	add.w	r0, r7, #12
 8003508:	4962      	ldr	r1, [pc, #392]	; (8003694 <MotorController_runCalibrationSequence+0x4d4>)
 800350a:	f00a fa5f 	bl	800d9cc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 800350e:	f107 030c 	add.w	r3, r7, #12
 8003512:	4618      	mov	r0, r3
 8003514:	f7fc fe84 	bl	8000220 <strlen>
 8003518:	4603      	mov	r3, r0
 800351a:	b29a      	uxth	r2, r3
 800351c:	f107 010c 	add.w	r1, r7, #12
 8003520:	230a      	movs	r3, #10
 8003522:	485d      	ldr	r0, [pc, #372]	; (8003698 <MotorController_runCalibrationSequence+0x4d8>)
 8003524:	f008 ff9b 	bl	800c45e <HAL_UART_Transmit>
    sprintf(str, "end encoder angle: %f\r\n", end_position);
 8003528:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800352c:	f7fd f834 	bl	8000598 <__aeabi_f2d>
 8003530:	4602      	mov	r2, r0
 8003532:	460b      	mov	r3, r1
 8003534:	f107 000c 	add.w	r0, r7, #12
 8003538:	4958      	ldr	r1, [pc, #352]	; (800369c <MotorController_runCalibrationSequence+0x4dc>)
 800353a:	f00a fa47 	bl	800d9cc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 800353e:	f107 030c 	add.w	r3, r7, #12
 8003542:	4618      	mov	r0, r3
 8003544:	f7fc fe6c 	bl	8000220 <strlen>
 8003548:	4603      	mov	r3, r0
 800354a:	b29a      	uxth	r2, r3
 800354c:	f107 010c 	add.w	r1, r7, #12
 8003550:	230a      	movs	r3, #10
 8003552:	4851      	ldr	r0, [pc, #324]	; (8003698 <MotorController_runCalibrationSequence+0x4d8>)
 8003554:	f008 ff83 	bl	800c45e <HAL_UART_Transmit>
    sprintf(str, "delta angle: %f\r\n", delta_position);
 8003558:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800355c:	f7fd f81c 	bl	8000598 <__aeabi_f2d>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	f107 000c 	add.w	r0, r7, #12
 8003568:	494d      	ldr	r1, [pc, #308]	; (80036a0 <MotorController_runCalibrationSequence+0x4e0>)
 800356a:	f00a fa2f 	bl	800d9cc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 800356e:	f107 030c 	add.w	r3, r7, #12
 8003572:	4618      	mov	r0, r3
 8003574:	f7fc fe54 	bl	8000220 <strlen>
 8003578:	4603      	mov	r3, r0
 800357a:	b29a      	uxth	r2, r3
 800357c:	f107 010c 	add.w	r1, r7, #12
 8003580:	230a      	movs	r3, #10
 8003582:	4845      	ldr	r0, [pc, #276]	; (8003698 <MotorController_runCalibrationSequence+0x4d8>)
 8003584:	f008 ff6b 	bl	800c45e <HAL_UART_Transmit>
  }


  if (fabsf(delta_position) < 0.1) {
 8003588:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800358c:	eef0 7ae7 	vabs.f32	s15, s15
 8003590:	ee17 0a90 	vmov	r0, s15
 8003594:	f7fd f800 	bl	8000598 <__aeabi_f2d>
 8003598:	a339      	add	r3, pc, #228	; (adr r3, 8003680 <MotorController_runCalibrationSequence+0x4c0>)
 800359a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359e:	f7fd fac5 	bl	8000b2c <__aeabi_dcmplt>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d005      	beq.n	80035b4 <MotorController_runCalibrationSequence+0x3f4>
    // motor did not rotate
    HAL_UART_Transmit(&huart2, (uint8_t *)"ERROR: motor not rotating\r\n", strlen("ERROR: motor not rotating\r\n"), 10);
 80035a8:	230a      	movs	r3, #10
 80035aa:	221b      	movs	r2, #27
 80035ac:	493d      	ldr	r1, [pc, #244]	; (80036a4 <MotorController_runCalibrationSequence+0x4e4>)
 80035ae:	483a      	ldr	r0, [pc, #232]	; (8003698 <MotorController_runCalibrationSequence+0x4d8>)
 80035b0:	f008 ff55 	bl	800c45e <HAL_UART_Transmit>
  }

  if (fabsf(fabsf(delta_position)*controller->motor.pole_pairs-(2*M_PI)) > 0.5f) {
 80035b4:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80035b8:	eeb0 7ae7 	vabs.f32	s14, s15
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035c0:	ee07 3a90 	vmov	s15, r3
 80035c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035cc:	ee17 0a90 	vmov	r0, s15
 80035d0:	f7fc ffe2 	bl	8000598 <__aeabi_f2d>
 80035d4:	a32c      	add	r3, pc, #176	; (adr r3, 8003688 <MotorController_runCalibrationSequence+0x4c8>)
 80035d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035da:	f7fc fe7d 	bl	80002d8 <__aeabi_dsub>
 80035de:	4602      	mov	r2, r0
 80035e0:	460b      	mov	r3, r1
 80035e2:	4610      	mov	r0, r2
 80035e4:	4619      	mov	r1, r3
 80035e6:	f7fd fb07 	bl	8000bf8 <__aeabi_d2f>
 80035ea:	ee07 0a90 	vmov	s15, r0
 80035ee:	eef0 7ae7 	vabs.f32	s15, s15
 80035f2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80035f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035fe:	dd05      	ble.n	800360c <MotorController_runCalibrationSequence+0x44c>
    HAL_UART_Transmit(&huart2, (uint8_t *)"ERROR: motor pole pair mismatch\r\n", strlen("ERROR: motor pole pair mismatch\r\n"), 10);
 8003600:	230a      	movs	r3, #10
 8003602:	2221      	movs	r2, #33	; 0x21
 8003604:	4928      	ldr	r1, [pc, #160]	; (80036a8 <MotorController_runCalibrationSequence+0x4e8>)
 8003606:	4824      	ldr	r0, [pc, #144]	; (8003698 <MotorController_runCalibrationSequence+0x4d8>)
 8003608:	f008 ff29 	bl	800c45e <HAL_UART_Transmit>
  }


  // set electrical angle
  controller->motor.flux_angle_offset = wrapTo2Pi(start_position * controller->motor.pole_pairs);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003610:	ee07 3a90 	vmov	s15, r3
 8003614:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003618:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800361c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003620:	eeb0 0a67 	vmov.f32	s0, s15
 8003624:	f7ff f920 	bl	8002868 <wrapTo2Pi>
 8003628:	eef0 7a40 	vmov.f32	s15, s0
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70

  {
    char str[128];
    sprintf(str, "offset angle: %f\r\n", controller->motor.flux_angle_offset);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003636:	4618      	mov	r0, r3
 8003638:	f7fc ffae 	bl	8000598 <__aeabi_f2d>
 800363c:	4602      	mov	r2, r0
 800363e:	460b      	mov	r3, r1
 8003640:	f107 000c 	add.w	r0, r7, #12
 8003644:	4919      	ldr	r1, [pc, #100]	; (80036ac <MotorController_runCalibrationSequence+0x4ec>)
 8003646:	f00a f9c1 	bl	800d9cc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 10);
 800364a:	f107 030c 	add.w	r3, r7, #12
 800364e:	4618      	mov	r0, r3
 8003650:	f7fc fde6 	bl	8000220 <strlen>
 8003654:	4603      	mov	r3, r0
 8003656:	b29a      	uxth	r2, r3
 8003658:	f107 010c 	add.w	r1, r7, #12
 800365c:	230a      	movs	r3, #10
 800365e:	480e      	ldr	r0, [pc, #56]	; (8003698 <MotorController_runCalibrationSequence+0x4d8>)
 8003660:	f008 fefd 	bl	800c45e <HAL_UART_Transmit>
  }

  HAL_Delay(1000);
 8003664:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003668:	f001 fc9c 	bl	8004fa4 <HAL_Delay>

  MotorController_setMode(controller, MODE_IDLE);
 800366c:	2101      	movs	r1, #1
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f7ff fa3a 	bl	8002ae8 <MotorController_setMode>
}
 8003674:	bf00      	nop
 8003676:	37b0      	adds	r7, #176	; 0xb0
 8003678:	46bd      	mov	sp, r7
 800367a:	bdb0      	pop	{r4, r5, r7, pc}
 800367c:	f3af 8000 	nop.w
 8003680:	9999999a 	.word	0x9999999a
 8003684:	3fb99999 	.word	0x3fb99999
 8003688:	54442d18 	.word	0x54442d18
 800368c:	401921fb 	.word	0x401921fb
 8003690:	3fe00000 	.word	0x3fe00000
 8003694:	08010da0 	.word	0x08010da0
 8003698:	200006d4 	.word	0x200006d4
 800369c:	08010dbc 	.word	0x08010dbc
 80036a0:	08010dd4 	.word	0x08010dd4
 80036a4:	08010de8 	.word	0x08010de8
 80036a8:	08010e04 	.word	0x08010e04
 80036ac:	08010e28 	.word	0x08010e28

080036b0 <MotorController_handleCANMessage>:

void MotorController_handleCANMessage(MotorController *controller, CAN_Frame *rx_frame) {
 80036b0:	b590      	push	{r4, r7, lr}
 80036b2:	b091      	sub	sp, #68	; 0x44
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  uint16_t device_id = (rx_frame->id) & 0b1111;
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	b29b      	uxth	r3, r3
 80036c0:	f003 030f 	and.w	r3, r3, #15
 80036c4:	87fb      	strh	r3, [r7, #62]	; 0x3e
  if (device_id && device_id != controller->device_id) {
 80036c6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d007      	beq.n	80036dc <MotorController_handleCANMessage+0x2c>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f893 3148 	ldrb.w	r3, [r3, #328]	; 0x148
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80036d6:	429a      	cmp	r2, r3
 80036d8:	f040 842f 	bne.w	8003f3a <MotorController_handleCANMessage+0x88a>
    return;
  }

  uint16_t func_id = (rx_frame->id) >> 4;
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	091b      	lsrs	r3, r3, #4
 80036e2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  uint8_t is_get_request = rx_frame->frame_type == CAN_FRAME_REMOTE || rx_frame->size == 0;
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	795b      	ldrb	r3, [r3, #5]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d003      	beq.n	80036f4 <MotorController_handleCANMessage+0x44>
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	88db      	ldrh	r3, [r3, #6]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d101      	bne.n	80036f8 <MotorController_handleCANMessage+0x48>
 80036f4:	2301      	movs	r3, #1
 80036f6:	e000      	b.n	80036fa <MotorController_handleCANMessage+0x4a>
 80036f8:	2300      	movs	r3, #0
 80036fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

  CAN_Frame tx_frame;

  tx_frame.id = rx_frame->id;
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	60bb      	str	r3, [r7, #8]
  tx_frame.id_type = CAN_ID_STANDARD;
 8003704:	2300      	movs	r3, #0
 8003706:	733b      	strb	r3, [r7, #12]
  tx_frame.frame_type = CAN_FRAME_DATA;
 8003708:	2301      	movs	r3, #1
 800370a:	737b      	strb	r3, [r7, #13]
  tx_frame.size = 8;
 800370c:	2308      	movs	r3, #8
 800370e:	81fb      	strh	r3, [r7, #14]

  switch (func_id) {
 8003710:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003712:	2b7f      	cmp	r3, #127	; 0x7f
 8003714:	f200 8406 	bhi.w	8003f24 <MotorController_handleCANMessage+0x874>
 8003718:	a201      	add	r2, pc, #4	; (adr r2, 8003720 <MotorController_handleCANMessage+0x70>)
 800371a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371e:	bf00      	nop
 8003720:	08003ae3 	.word	0x08003ae3
 8003724:	08003af5 	.word	0x08003af5
 8003728:	08003f25 	.word	0x08003f25
 800372c:	08003f25 	.word	0x08003f25
 8003730:	08003b17 	.word	0x08003b17
 8003734:	08003921 	.word	0x08003921
 8003738:	08003f25 	.word	0x08003f25
 800373c:	08003f25 	.word	0x08003f25
 8003740:	08003f25 	.word	0x08003f25
 8003744:	08003f25 	.word	0x08003f25
 8003748:	08003f25 	.word	0x08003f25
 800374c:	08003f25 	.word	0x08003f25
 8003750:	08003f25 	.word	0x08003f25
 8003754:	08003f25 	.word	0x08003f25
 8003758:	08003f25 	.word	0x08003f25
 800375c:	08003f25 	.word	0x08003f25
 8003760:	08003b21 	.word	0x08003b21
 8003764:	08003b51 	.word	0x08003b51
 8003768:	08003f25 	.word	0x08003f25
 800376c:	08003f25 	.word	0x08003f25
 8003770:	08003f25 	.word	0x08003f25
 8003774:	08003f25 	.word	0x08003f25
 8003778:	08003f25 	.word	0x08003f25
 800377c:	08003f25 	.word	0x08003f25
 8003780:	08003f25 	.word	0x08003f25
 8003784:	08003f25 	.word	0x08003f25
 8003788:	08003f25 	.word	0x08003f25
 800378c:	08003f25 	.word	0x08003f25
 8003790:	08003f25 	.word	0x08003f25
 8003794:	08003f25 	.word	0x08003f25
 8003798:	08003f25 	.word	0x08003f25
 800379c:	08003f25 	.word	0x08003f25
 80037a0:	08003ccb 	.word	0x08003ccb
 80037a4:	08003ce7 	.word	0x08003ce7
 80037a8:	08003c85 	.word	0x08003c85
 80037ac:	08003ca1 	.word	0x08003ca1
 80037b0:	08003c3f 	.word	0x08003c3f
 80037b4:	08003c5b 	.word	0x08003c5b
 80037b8:	08003d11 	.word	0x08003d11
 80037bc:	08003d61 	.word	0x08003d61
 80037c0:	08003d8b 	.word	0x08003d8b
 80037c4:	08003dcb 	.word	0x08003dcb
 80037c8:	08003f25 	.word	0x08003f25
 80037cc:	08003f25 	.word	0x08003f25
 80037d0:	08003f25 	.word	0x08003f25
 80037d4:	08003f25 	.word	0x08003f25
 80037d8:	08003f25 	.word	0x08003f25
 80037dc:	08003f25 	.word	0x08003f25
 80037e0:	08003def 	.word	0x08003def
 80037e4:	08003b67 	.word	0x08003b67
 80037e8:	08003baf 	.word	0x08003baf
 80037ec:	08003bf7 	.word	0x08003bf7
 80037f0:	08003f25 	.word	0x08003f25
 80037f4:	08003f25 	.word	0x08003f25
 80037f8:	08003f25 	.word	0x08003f25
 80037fc:	08003f25 	.word	0x08003f25
 8003800:	08003f25 	.word	0x08003f25
 8003804:	08003f25 	.word	0x08003f25
 8003808:	08003f25 	.word	0x08003f25
 800380c:	08003f25 	.word	0x08003f25
 8003810:	08003f25 	.word	0x08003f25
 8003814:	08003f25 	.word	0x08003f25
 8003818:	08003f25 	.word	0x08003f25
 800381c:	08003f25 	.word	0x08003f25
 8003820:	08003e01 	.word	0x08003e01
 8003824:	08003f25 	.word	0x08003f25
 8003828:	08003e41 	.word	0x08003e41
 800382c:	08003f25 	.word	0x08003f25
 8003830:	08003f25 	.word	0x08003f25
 8003834:	08003f25 	.word	0x08003f25
 8003838:	08003f25 	.word	0x08003f25
 800383c:	08003f25 	.word	0x08003f25
 8003840:	08003f25 	.word	0x08003f25
 8003844:	08003f25 	.word	0x08003f25
 8003848:	08003f25 	.word	0x08003f25
 800384c:	08003f25 	.word	0x08003f25
 8003850:	08003f25 	.word	0x08003f25
 8003854:	08003f25 	.word	0x08003f25
 8003858:	08003f25 	.word	0x08003f25
 800385c:	08003f25 	.word	0x08003f25
 8003860:	08003e4f 	.word	0x08003e4f
 8003864:	08003e89 	.word	0x08003e89
 8003868:	08003ec3 	.word	0x08003ec3
 800386c:	08003eed 	.word	0x08003eed
 8003870:	08003f25 	.word	0x08003f25
 8003874:	08003f25 	.word	0x08003f25
 8003878:	08003f25 	.word	0x08003f25
 800387c:	08003f25 	.word	0x08003f25
 8003880:	08003f25 	.word	0x08003f25
 8003884:	08003f25 	.word	0x08003f25
 8003888:	08003f25 	.word	0x08003f25
 800388c:	08003f25 	.word	0x08003f25
 8003890:	08003f25 	.word	0x08003f25
 8003894:	08003f25 	.word	0x08003f25
 8003898:	08003f25 	.word	0x08003f25
 800389c:	08003f25 	.word	0x08003f25
 80038a0:	08003f25 	.word	0x08003f25
 80038a4:	08003f25 	.word	0x08003f25
 80038a8:	08003f25 	.word	0x08003f25
 80038ac:	08003f25 	.word	0x08003f25
 80038b0:	08003f25 	.word	0x08003f25
 80038b4:	08003f25 	.word	0x08003f25
 80038b8:	08003f25 	.word	0x08003f25
 80038bc:	08003f25 	.word	0x08003f25
 80038c0:	08003f25 	.word	0x08003f25
 80038c4:	08003f25 	.word	0x08003f25
 80038c8:	08003f25 	.word	0x08003f25
 80038cc:	08003f25 	.word	0x08003f25
 80038d0:	08003f25 	.word	0x08003f25
 80038d4:	08003f25 	.word	0x08003f25
 80038d8:	08003f25 	.word	0x08003f25
 80038dc:	08003f25 	.word	0x08003f25
 80038e0:	08003f25 	.word	0x08003f25
 80038e4:	08003f25 	.word	0x08003f25
 80038e8:	08003f25 	.word	0x08003f25
 80038ec:	08003f25 	.word	0x08003f25
 80038f0:	08003f25 	.word	0x08003f25
 80038f4:	08003f25 	.word	0x08003f25
 80038f8:	08003f25 	.word	0x08003f25
 80038fc:	08003f25 	.word	0x08003f25
 8003900:	08003f25 	.word	0x08003f25
 8003904:	08003f25 	.word	0x08003f25
 8003908:	08003f25 	.word	0x08003f25
 800390c:	08003f25 	.word	0x08003f25
 8003910:	08003f25 	.word	0x08003f25
 8003914:	08003f25 	.word	0x08003f25
 8003918:	08003f25 	.word	0x08003f25
 800391c:	08003f17 	.word	0x08003f17
    case CAN_ID_GENERAL:
      if (is_get_request) {
 8003920:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003924:	2b00      	cmp	r3, #0
 8003926:	d05e      	beq.n	80039e6 <MotorController_handleCANMessage+0x336>
        tx_frame.size = 5;
 8003928:	2305      	movs	r3, #5
 800392a:	81fb      	strh	r3, [r7, #14]
        // 16-bit position, 12-bit velocity, 12-bit torque [little endian]
        int position = float_to_uint(MotorController_getPosition(controller), controller->position_controller.position_limit_lower, controller->position_controller.position_limit_upper, 16);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7ff fb19 	bl	8002f64 <MotorController_getPosition>
 8003932:	eef0 6a40 	vmov.f32	s13, s0
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	edd3 7a46 	vldr	s15, [r3, #280]	; 0x118
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	ed93 7a45 	vldr	s14, [r3, #276]	; 0x114
 8003942:	2010      	movs	r0, #16
 8003944:	eeb0 1a47 	vmov.f32	s2, s14
 8003948:	eef0 0a67 	vmov.f32	s1, s15
 800394c:	eeb0 0a66 	vmov.f32	s0, s13
 8003950:	f7fe ff09 	bl	8002766 <float_to_uint>
 8003954:	6238      	str	r0, [r7, #32]
        int velocity = float_to_uint(MotorController_getVelocity(controller), controller->position_controller.velocity_limit_lower, controller->position_controller.velocity_limit_upper, 12);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f7ff faf4 	bl	8002f44 <MotorController_getVelocity>
 800395c:	eef0 6a40 	vmov.f32	s13, s0
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	ed93 7a43 	vldr	s14, [r3, #268]	; 0x10c
 800396c:	200c      	movs	r0, #12
 800396e:	eeb0 1a47 	vmov.f32	s2, s14
 8003972:	eef0 0a67 	vmov.f32	s1, s15
 8003976:	eeb0 0a66 	vmov.f32	s0, s13
 800397a:	f7fe fef4 	bl	8002766 <float_to_uint>
 800397e:	61f8      	str	r0, [r7, #28]
        int torque = float_to_uint(MotorController_getTorque(controller), controller->position_controller.torque_limit_lower, controller->position_controller.torque_limit_upper, 12);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f7ff facf 	bl	8002f24 <MotorController_getTorque>
 8003986:	eef0 6a40 	vmov.f32	s13, s0
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	edd3 7a42 	vldr	s15, [r3, #264]	; 0x108
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	ed93 7a41 	vldr	s14, [r3, #260]	; 0x104
 8003996:	200c      	movs	r0, #12
 8003998:	eeb0 1a47 	vmov.f32	s2, s14
 800399c:	eef0 0a67 	vmov.f32	s1, s15
 80039a0:	eeb0 0a66 	vmov.f32	s0, s13
 80039a4:	f7fe fedf 	bl	8002766 <float_to_uint>
 80039a8:	61b8      	str	r0, [r7, #24]
        tx_frame.data[0] = position&0xFF;
 80039aa:	6a3b      	ldr	r3, [r7, #32]
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	743b      	strb	r3, [r7, #16]
        tx_frame.data[1] = position>>8;
 80039b0:	6a3b      	ldr	r3, [r7, #32]
 80039b2:	121b      	asrs	r3, r3, #8
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	747b      	strb	r3, [r7, #17]
        tx_frame.data[2] = velocity&0xFF;
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	74bb      	strb	r3, [r7, #18]
        tx_frame.data[3] = ((velocity>>4)&0xF0)|(torque&0xF);
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	111b      	asrs	r3, r3, #4
 80039c2:	b25b      	sxtb	r3, r3
 80039c4:	f023 030f 	bic.w	r3, r3, #15
 80039c8:	b25a      	sxtb	r2, r3
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	b25b      	sxtb	r3, r3
 80039ce:	f003 030f 	and.w	r3, r3, #15
 80039d2:	b25b      	sxtb	r3, r3
 80039d4:	4313      	orrs	r3, r2
 80039d6:	b25b      	sxtb	r3, r3
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	74fb      	strb	r3, [r7, #19]
        tx_frame.data[4] = (torque>>4)&0xFF;
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	111b      	asrs	r3, r3, #4
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	753b      	strb	r3, [r7, #20]
        // tx_frame.data[1] = p>>8;
        // tx_frame.data[2] = v&0xFF;
        // tx_frame.data[3] = v>>8;
        // tx_frame.data[4] = t&0XFF;
        // tx_frame.data[5] = t>>8;
        break;
 80039e4:	e29e      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
      }
      else {
        // 16-bit position, 12-bit velocity, 12-bit torque, 12-bit position_kp, 12-bit position_kd, 12-bit feedforward torque [little endian]
       int position = (*(rx_frame->data + 1)<<8)|(*(rx_frame->data));
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	7a5b      	ldrb	r3, [r3, #9]
 80039ea:	021b      	lsls	r3, r3, #8
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	7a12      	ldrb	r2, [r2, #8]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	637b      	str	r3, [r7, #52]	; 0x34
       int velocity = (*(rx_frame->data + 3)<<4)|(*(rx_frame->data + 2)>>4);
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	7adb      	ldrb	r3, [r3, #11]
 80039f8:	011b      	lsls	r3, r3, #4
 80039fa:	683a      	ldr	r2, [r7, #0]
 80039fc:	7a92      	ldrb	r2, [r2, #10]
 80039fe:	0912      	lsrs	r2, r2, #4
 8003a00:	b2d2      	uxtb	r2, r2
 8003a02:	4313      	orrs	r3, r2
 8003a04:	633b      	str	r3, [r7, #48]	; 0x30
       int position_kp = ((*(rx_frame->data + 4)&0xF)<<8)|(*(rx_frame->data + 3));
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	7b1b      	ldrb	r3, [r3, #12]
 8003a0a:	021b      	lsls	r3, r3, #8
 8003a0c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	7ad2      	ldrb	r2, [r2, #11]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	62fb      	str	r3, [r7, #44]	; 0x2c
       int position_kd = (*(rx_frame->data + 6)<<4)|(*(rx_frame->data + 5)>>4);
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	7b9b      	ldrb	r3, [r3, #14]
 8003a1c:	011b      	lsls	r3, r3, #4
 8003a1e:	683a      	ldr	r2, [r7, #0]
 8003a20:	7b52      	ldrb	r2, [r2, #13]
 8003a22:	0912      	lsrs	r2, r2, #4
 8003a24:	b2d2      	uxtb	r2, r2
 8003a26:	4313      	orrs	r3, r2
 8003a28:	62bb      	str	r3, [r7, #40]	; 0x28
       int torque = ((*(rx_frame->data + 7)&0xF)<<8)|(*(rx_frame->data + 6));
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	7bdb      	ldrb	r3, [r3, #15]
 8003a2e:	021b      	lsls	r3, r3, #8
 8003a30:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	7b92      	ldrb	r2, [r2, #14]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	627b      	str	r3, [r7, #36]	; 0x24

       controller->position_controller.position_target = uint_to_float(position, controller->position_controller.position_limit_lower, controller->position_controller.position_limit_upper, 16);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	edd3 7a46 	vldr	s15, [r3, #280]	; 0x118
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	ed93 7a45 	vldr	s14, [r3, #276]	; 0x114
 8003a48:	2110      	movs	r1, #16
 8003a4a:	eef0 0a47 	vmov.f32	s1, s14
 8003a4e:	eeb0 0a67 	vmov.f32	s0, s15
 8003a52:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003a54:	f7fe feba 	bl	80027cc <uint_to_float>
 8003a58:	eef0 7a40 	vmov.f32	s15, s0
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	edc3 7a4e 	vstr	s15, [r3, #312]	; 0x138
       controller->position_controller.velocity_target = uint_to_float(velocity, controller->position_controller.velocity_limit_lower, controller->position_controller.velocity_limit_upper, 12);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	ed93 7a43 	vldr	s14, [r3, #268]	; 0x10c
 8003a6e:	210c      	movs	r1, #12
 8003a70:	eef0 0a47 	vmov.f32	s1, s14
 8003a74:	eeb0 0a67 	vmov.f32	s0, s15
 8003a78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a7a:	f7fe fea7 	bl	80027cc <uint_to_float>
 8003a7e:	eef0 7a40 	vmov.f32	s15, s0
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	edc3 7a4b 	vstr	s15, [r3, #300]	; 0x12c
       controller->position_controller.position_kp = uint_to_float(position_kp, 0, 5, 12);
 8003a88:	210c      	movs	r1, #12
 8003a8a:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8003a8e:	ed9f 0ab2 	vldr	s0, [pc, #712]	; 8003d58 <MotorController_handleCANMessage+0x6a8>
 8003a92:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003a94:	f7fe fe9a 	bl	80027cc <uint_to_float>
 8003a98:	eef0 7a40 	vmov.f32	s15, s0
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	edc3 7a3e 	vstr	s15, [r3, #248]	; 0xf8
       controller->position_controller.position_kd = uint_to_float(position_kd, 0, 1, 12);
 8003aa2:	210c      	movs	r1, #12
 8003aa4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003aa8:	ed9f 0aab 	vldr	s0, [pc, #684]	; 8003d58 <MotorController_handleCANMessage+0x6a8>
 8003aac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003aae:	f7fe fe8d 	bl	80027cc <uint_to_float>
 8003ab2:	eef0 7a40 	vmov.f32	s15, s0
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	edc3 7a40 	vstr	s15, [r3, #256]	; 0x100
       controller->position_controller.torque_target = uint_to_float(torque, controller->position_controller.torque_limit_lower, controller->position_controller.torque_limit_upper, 12);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	edd3 7a42 	vldr	s15, [r3, #264]	; 0x108
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	ed93 7a41 	vldr	s14, [r3, #260]	; 0x104
 8003ac8:	210c      	movs	r1, #12
 8003aca:	eef0 0a47 	vmov.f32	s1, s14
 8003ace:	eeb0 0a67 	vmov.f32	s0, s15
 8003ad2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ad4:	f7fe fe7a 	bl	80027cc <uint_to_float>
 8003ad8:	eef0 7a40 	vmov.f32	s15, s0
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	edc3 7a48 	vstr	s15, [r3, #288]	; 0x120
       // controller->position_controller.velocity_target = uint_to_float(velocity, controller->position_controller.velocity_limit_lower, controller->position_controller.velocity_limit_upper, 16);
       // controller->position_controller.torque_target = uint_to_float(torque, controller->position_controller.torque_limit_lower, controller->position_controller.torque_limit_upper, 16);
      }
    
    case CAN_ID_ESTOP:  // 0x00
      MotorController_setMode(controller, MODE_DISABLED);
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f7fe ffff 	bl	8002ae8 <MotorController_setMode>
      tx_frame.size = 1;
 8003aea:	2301      	movs	r3, #1
 8003aec:	81fb      	strh	r3, [r7, #14]
      *((uint8_t *)tx_frame.data) = 0xDA;
 8003aee:	23da      	movs	r3, #218	; 0xda
 8003af0:	743b      	strb	r3, [r7, #16]
      break;
 8003af2:	e217      	b.n	8003f24 <MotorController_handleCANMessage+0x874>

    case CAN_ID_ID:   // 0x01
      if (is_get_request) {
 8003af4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d006      	beq.n	8003b0a <MotorController_handleCANMessage+0x45a>
        tx_frame.size = 1;
 8003afc:	2301      	movs	r3, #1
 8003afe:	81fb      	strh	r3, [r7, #14]
        *((uint8_t *)tx_frame.data) = controller->device_id;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f893 3148 	ldrb.w	r3, [r3, #328]	; 0x148
 8003b06:	743b      	strb	r3, [r7, #16]
      }
      else {
        controller->device_id = *((uint8_t *)rx_frame->data);
      }
      break;
 8003b08:	e20c      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
        controller->device_id = *((uint8_t *)rx_frame->data);
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	7a1a      	ldrb	r2, [r3, #8]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
      break;
 8003b14:	e206      	b.n	8003f24 <MotorController_handleCANMessage+0x874>

    case CAN_ID_HEARTBEAT:  // 0x04
      __HAL_TIM_SET_COUNTER(&htim2, 0);
 8003b16:	4b91      	ldr	r3, [pc, #580]	; (8003d5c <MotorController_handleCANMessage+0x6ac>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	625a      	str	r2, [r3, #36]	; 0x24
      break;
 8003b1e:	e201      	b.n	8003f24 <MotorController_handleCANMessage+0x874>

    case CAN_ID_MODE:  // 0x10
      if (is_get_request) {
 8003b20:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00c      	beq.n	8003b42 <MotorController_handleCANMessage+0x492>
        tx_frame.size = 2;
 8003b28:	2302      	movs	r3, #2
 8003b2a:	81fb      	strh	r3, [r7, #14]
        *((uint8_t *)tx_frame.data) = MotorController_getMode(controller);
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f7fe ffce 	bl	8002ace <MotorController_getMode>
 8003b32:	4603      	mov	r3, r0
 8003b34:	743b      	strb	r3, [r7, #16]
        *((uint8_t *)tx_frame.data + 1) = MotorController_getError(controller);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7fe ffbc 	bl	8002ab4 <MotorController_getError>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	747b      	strb	r3, [r7, #17]
      }
      else {
        MotorController_setMode(controller, *((uint8_t *)rx_frame->data));
      }
      break;
 8003b40:	e1f0      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
        MotorController_setMode(controller, *((uint8_t *)rx_frame->data));
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	7a1b      	ldrb	r3, [r3, #8]
 8003b46:	4619      	mov	r1, r3
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7fe ffcd 	bl	8002ae8 <MotorController_setMode>
      break;
 8003b4e:	e1e9      	b.n	8003f24 <MotorController_handleCANMessage+0x874>

    case CAN_ID_FLASH:    // 0x11
      if (*((uint8_t *)rx_frame->data)) {
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	7a1b      	ldrb	r3, [r3, #8]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <MotorController_handleCANMessage+0x4b0>
        MotorController_storeConfig(controller);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f7ff f935 	bl	8002dc8 <MotorController_storeConfig>
 8003b5e:	e002      	b.n	8003b66 <MotorController_handleCANMessage+0x4b6>
      }
      else {
        MotorController_loadConfig(controller);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f7ff f8af 	bl	8002cc4 <MotorController_loadConfig>
      }
    case CAN_ID_POSITION_LIMIT:
    	if (is_get_request) {
 8003b66:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d011      	beq.n	8003b92 <MotorController_handleCANMessage+0x4e2>
    		tx_frame.size = 8;
 8003b6e:	2308      	movs	r3, #8
 8003b70:	81fb      	strh	r3, [r7, #14]
    		*((float *)tx_frame.data) = controller->position_controller.position_limit_lower;
 8003b72:	f107 0308 	add.w	r3, r7, #8
 8003b76:	3308      	adds	r3, #8
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 8003b7e:	601a      	str	r2, [r3, #0]
    		*((float *)tx_frame.data + 1) = controller->position_controller.position_limit_upper;
 8003b80:	f107 0308 	add.w	r3, r7, #8
 8003b84:	3308      	adds	r3, #8
 8003b86:	3304      	adds	r3, #4
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	f8d2 2114 	ldr.w	r2, [r2, #276]	; 0x114
 8003b8e:	601a      	str	r2, [r3, #0]
    	}
    	else {
    		controller->position_controller.position_limit_lower = *((float *)rx_frame->data);
    		controller->position_controller.position_limit_upper = *((float *)rx_frame->data + 1);
    	}
    	break;
 8003b90:	e1c8      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    		controller->position_controller.position_limit_lower = *((float *)rx_frame->data);
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	3308      	adds	r3, #8
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    		controller->position_controller.position_limit_upper = *((float *)rx_frame->data + 1);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	3308      	adds	r3, #8
 8003ba2:	3304      	adds	r3, #4
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    	break;
 8003bac:	e1ba      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_VELOCITY_LIMIT:
    	if (is_get_request) {
 8003bae:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d011      	beq.n	8003bda <MotorController_handleCANMessage+0x52a>
    		tx_frame.size = 8;
 8003bb6:	2308      	movs	r3, #8
 8003bb8:	81fb      	strh	r3, [r7, #14]
    		*((float *)tx_frame.data) = controller->position_controller.velocity_limit_lower;
 8003bba:	f107 0308 	add.w	r3, r7, #8
 8003bbe:	3308      	adds	r3, #8
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
 8003bc6:	601a      	str	r2, [r3, #0]
    		*((float *)tx_frame.data + 1) = controller->position_controller.velocity_limit_upper;
 8003bc8:	f107 0308 	add.w	r3, r7, #8
 8003bcc:	3308      	adds	r3, #8
 8003bce:	3304      	adds	r3, #4
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8003bd6:	601a      	str	r2, [r3, #0]
    	}
    	else {
    		controller->position_controller.velocity_limit_lower = *((float *)rx_frame->data);
    		controller->position_controller.velocity_limit_upper = *((float *)rx_frame->data + 1);
    	}
    	break;
 8003bd8:	e1a4      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    		controller->position_controller.velocity_limit_lower = *((float *)rx_frame->data);
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	3308      	adds	r3, #8
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    		controller->position_controller.velocity_limit_upper = *((float *)rx_frame->data + 1);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	3308      	adds	r3, #8
 8003bea:	3304      	adds	r3, #4
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    	break;
 8003bf4:	e196      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_TORQUE_LIMIT:
    	if (is_get_request) {
 8003bf6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d011      	beq.n	8003c22 <MotorController_handleCANMessage+0x572>
    		tx_frame.size = 8;
 8003bfe:	2308      	movs	r3, #8
 8003c00:	81fb      	strh	r3, [r7, #14]
    		*((float *)tx_frame.data) = controller->position_controller.torque_limit_lower;
 8003c02:	f107 0308 	add.w	r3, r7, #8
 8003c06:	3308      	adds	r3, #8
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8003c0e:	601a      	str	r2, [r3, #0]
    		*((float *)tx_frame.data + 1) = controller->position_controller.torque_limit_upper;
 8003c10:	f107 0308 	add.w	r3, r7, #8
 8003c14:	3308      	adds	r3, #8
 8003c16:	3304      	adds	r3, #4
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
 8003c1e:	601a      	str	r2, [r3, #0]
    	}
    	else {
    		controller->position_controller.torque_limit_lower = *((float *)rx_frame->data);
    		controller->position_controller.torque_limit_upper = *((float *)rx_frame->data + 1);
    	}
    	break;
 8003c20:	e180      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    		controller->position_controller.torque_limit_lower = *((float *)rx_frame->data);
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	3308      	adds	r3, #8
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    		controller->position_controller.torque_limit_upper = *((float *)rx_frame->data + 1);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	3308      	adds	r3, #8
 8003c32:	3304      	adds	r3, #4
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    	break;
 8003c3c:	e172      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_POSITION_MEASURED:  // 0x11
      tx_frame.size = 4;
 8003c3e:	2304      	movs	r3, #4
 8003c40:	81fb      	strh	r3, [r7, #14]
      *((float *)tx_frame.data) = MotorController_getPosition(controller);
 8003c42:	f107 0308 	add.w	r3, r7, #8
 8003c46:	f103 0408 	add.w	r4, r3, #8
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7ff f98a 	bl	8002f64 <MotorController_getPosition>
 8003c50:	eef0 7a40 	vmov.f32	s15, s0
 8003c54:	edc4 7a00 	vstr	s15, [r4]
      break;
 8003c58:	e164      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_POSITION_TARGET:  // 0x11
      if (is_get_request) {
 8003c5a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d009      	beq.n	8003c76 <MotorController_handleCANMessage+0x5c6>
        tx_frame.size = 4;
 8003c62:	2304      	movs	r3, #4
 8003c64:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.position_target;
 8003c66:	f107 0308 	add.w	r3, r7, #8
 8003c6a:	3308      	adds	r3, #8
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	f8d2 2138 	ldr.w	r2, [r2, #312]	; 0x138
 8003c72:	601a      	str	r2, [r3, #0]
      }
      else {
        controller->position_controller.position_target = *((float *)rx_frame->data);
      }
      break;
 8003c74:	e156      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
        controller->position_controller.position_target = *((float *)rx_frame->data);
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	3308      	adds	r3, #8
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
      break;
 8003c82:	e14f      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_VELOCITY_MEASURED:  // 0x12
      tx_frame.size = 4;
 8003c84:	2304      	movs	r3, #4
 8003c86:	81fb      	strh	r3, [r7, #14]
      *((float *)tx_frame.data) = MotorController_getVelocity(controller);
 8003c88:	f107 0308 	add.w	r3, r7, #8
 8003c8c:	f103 0408 	add.w	r4, r3, #8
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f7ff f957 	bl	8002f44 <MotorController_getVelocity>
 8003c96:	eef0 7a40 	vmov.f32	s15, s0
 8003c9a:	edc4 7a00 	vstr	s15, [r4]
      break;
 8003c9e:	e141      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_VELOCITY_TARGET:  // 0x13
          if (is_get_request) {
 8003ca0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d009      	beq.n	8003cbc <MotorController_handleCANMessage+0x60c>
            tx_frame.size = 4;
 8003ca8:	2304      	movs	r3, #4
 8003caa:	81fb      	strh	r3, [r7, #14]
            *((float *)tx_frame.data) = controller->position_controller.velocity_target;
 8003cac:	f107 0308 	add.w	r3, r7, #8
 8003cb0:	3308      	adds	r3, #8
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	f8d2 212c 	ldr.w	r2, [r2, #300]	; 0x12c
 8003cb8:	601a      	str	r2, [r3, #0]
          }
          else {
        	controller->position_controller.velocity_target = *((float *)rx_frame->data);
          }
          break;
 8003cba:	e133      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
        	controller->position_controller.velocity_target = *((float *)rx_frame->data);
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	3308      	adds	r3, #8
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
          break;
 8003cc8:	e12c      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_TORQUE_MEASURED:  // 0x13
      tx_frame.size = 4;
 8003cca:	2304      	movs	r3, #4
 8003ccc:	81fb      	strh	r3, [r7, #14]
      *((float *)tx_frame.data) = MotorController_getTorque(controller);
 8003cce:	f107 0308 	add.w	r3, r7, #8
 8003cd2:	f103 0408 	add.w	r4, r3, #8
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7ff f924 	bl	8002f24 <MotorController_getTorque>
 8003cdc:	eef0 7a40 	vmov.f32	s15, s0
 8003ce0:	edc4 7a00 	vstr	s15, [r4]
      break;
 8003ce4:	e11e      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_TORQUE_TARGET:  // 0x13
      if (is_get_request) {
 8003ce6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d009      	beq.n	8003d02 <MotorController_handleCANMessage+0x652>
        tx_frame.size = 4;
 8003cee:	2304      	movs	r3, #4
 8003cf0:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->position_controller.torque_target;
 8003cf2:	f107 0308 	add.w	r3, r7, #8
 8003cf6:	3308      	adds	r3, #8
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	f8d2 2120 	ldr.w	r2, [r2, #288]	; 0x120
 8003cfe:	601a      	str	r2, [r3, #0]
      }
      else {
    	controller->position_controller.torque_target = *((float *)rx_frame->data);
      }
      break;
 8003d00:	e110      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    	controller->position_controller.torque_target = *((float *)rx_frame->data);
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	3308      	adds	r3, #8
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
      break;
 8003d0e:	e109      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_POSITION_KP_KD:  // 0x20
      if (is_get_request) {
 8003d10:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d011      	beq.n	8003d3c <MotorController_handleCANMessage+0x68c>
		 tx_frame.size = 8;
 8003d18:	2308      	movs	r3, #8
 8003d1a:	81fb      	strh	r3, [r7, #14]
		 *((float *)tx_frame.data) = controller->position_controller.position_kp;
 8003d1c:	f107 0308 	add.w	r3, r7, #8
 8003d20:	3308      	adds	r3, #8
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	f8d2 20f8 	ldr.w	r2, [r2, #248]	; 0xf8
 8003d28:	601a      	str	r2, [r3, #0]
		 *((float *)tx_frame.data + 1) = controller->position_controller.position_kd;
 8003d2a:	f107 0308 	add.w	r3, r7, #8
 8003d2e:	3308      	adds	r3, #8
 8003d30:	3304      	adds	r3, #4
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
 8003d38:	601a      	str	r2, [r3, #0]
      }
      else {
    	  controller->position_controller.position_kp = *((float *)rx_frame->data);
    	  controller->position_controller.position_kd = *((float *)rx_frame->data + 1);
      }
      break;
 8003d3a:	e0f3      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    	  controller->position_controller.position_kp = *((float *)rx_frame->data);
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	3308      	adds	r3, #8
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    	  controller->position_controller.position_kd = *((float *)rx_frame->data + 1);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	3308      	adds	r3, #8
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
      break;
 8003d56:	e0e5      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
 8003d58:	00000000 	.word	0x00000000
 8003d5c:	200005f0 	.word	0x200005f0
    case CAN_ID_POSITION_KI:  // 0x21
      if (is_get_request) {
 8003d60:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d009      	beq.n	8003d7c <MotorController_handleCANMessage+0x6cc>
    	  tx_frame.size = 4;
 8003d68:	2304      	movs	r3, #4
 8003d6a:	81fb      	strh	r3, [r7, #14]
    	  *((float *)tx_frame.data) = controller->position_controller.position_ki;
 8003d6c:	f107 0308 	add.w	r3, r7, #8
 8003d70:	3308      	adds	r3, #8
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	f8d2 20fc 	ldr.w	r2, [r2, #252]	; 0xfc
 8003d78:	601a      	str	r2, [r3, #0]
      }
      else {
    	  controller->position_controller.position_ki = *((float *)rx_frame->data);
      }
      break;
 8003d7a:	e0d3      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    	  controller->position_controller.position_ki = *((float *)rx_frame->data);
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	3308      	adds	r3, #8
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
      break;
 8003d88:	e0cc      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_IQ_KP_KI:  // 0x22
      if (is_get_request) {
 8003d8a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d00f      	beq.n	8003db2 <MotorController_handleCANMessage+0x702>
		  tx_frame.size = 8;
 8003d92:	2308      	movs	r3, #8
 8003d94:	81fb      	strh	r3, [r7, #14]
		  *((float *)tx_frame.data) = controller->current_controller.i_q_kp;
 8003d96:	f107 0308 	add.w	r3, r7, #8
 8003d9a:	3308      	adds	r3, #8
 8003d9c:	687a      	ldr	r2, [r7, #4]
 8003d9e:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8003da0:	601a      	str	r2, [r3, #0]
		  *((float *)tx_frame.data + 1) = controller->current_controller.i_q_ki;
 8003da2:	f107 0308 	add.w	r3, r7, #8
 8003da6:	3308      	adds	r3, #8
 8003da8:	3304      	adds	r3, #4
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8003dae:	601a      	str	r2, [r3, #0]
      }
      else {
    	  controller->current_controller.i_q_kp = *((float *)rx_frame->data);
    	  controller->current_controller.i_q_ki = *((float *)rx_frame->data + 1);
      }
      break;
 8003db0:	e0b8      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    	  controller->current_controller.i_q_kp = *((float *)rx_frame->data);
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	3308      	adds	r3, #8
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	679a      	str	r2, [r3, #120]	; 0x78
    	  controller->current_controller.i_q_ki = *((float *)rx_frame->data + 1);
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	3308      	adds	r3, #8
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	67da      	str	r2, [r3, #124]	; 0x7c
      break;
 8003dc8:	e0ac      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_ID_KP_KI:  // 0x23
      tx_frame.size = 8;
 8003dca:	2308      	movs	r3, #8
 8003dcc:	81fb      	strh	r3, [r7, #14]
      *((float *)tx_frame.data) = controller->current_controller.i_d_kp;
 8003dce:	f107 0308 	add.w	r3, r7, #8
 8003dd2:	3308      	adds	r3, #8
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8003dda:	601a      	str	r2, [r3, #0]
      *((float *)tx_frame.data + 1) = controller->current_controller.i_d_ki;
 8003ddc:	f107 0308 	add.w	r3, r7, #8
 8003de0:	3308      	adds	r3, #8
 8003de2:	3304      	adds	r3, #4
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	f8d2 2084 	ldr.w	r2, [r2, #132]	; 0x84
 8003dea:	601a      	str	r2, [r3, #0]
      break;
 8003dec:	e09a      	b.n	8003f24 <MotorController_handleCANMessage+0x874>

    case CAN_ID_BUS_VOLTAGE:  // 0x30
      tx_frame.size = 4;
 8003dee:	2304      	movs	r3, #4
 8003df0:	81fb      	strh	r3, [r7, #14]
      *((float *)tx_frame.data) = controller->powerstage.bus_voltage_measured;
 8003df2:	f107 0308 	add.w	r3, r7, #8
 8003df6:	3308      	adds	r3, #8
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003dfc:	601a      	str	r2, [r3, #0]
      break;
 8003dfe:	e091      	b.n	8003f24 <MotorController_handleCANMessage+0x874>

    case CAN_ID_MOTOR_SPEC:  // 0x40
      if (is_get_request) {
 8003e00:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00f      	beq.n	8003e28 <MotorController_handleCANMessage+0x778>
        tx_frame.size = 8;
 8003e08:	2308      	movs	r3, #8
 8003e0a:	81fb      	strh	r3, [r7, #14]
        *((uint32_t *)tx_frame.data) = controller->motor.pole_pairs;
 8003e0c:	f107 0308 	add.w	r3, r7, #8
 8003e10:	3308      	adds	r3, #8
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8003e16:	601a      	str	r2, [r3, #0]
        *((uint32_t *)tx_frame.data + 1) = controller->motor.kv_rating;
 8003e18:	f107 0308 	add.w	r3, r7, #8
 8003e1c:	3308      	adds	r3, #8
 8003e1e:	3304      	adds	r3, #4
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003e24:	601a      	str	r2, [r3, #0]
      }
      else {
        controller->motor.pole_pairs = *((uint32_t *)rx_frame->data);
        controller->motor.kv_rating = *((uint32_t *)rx_frame->data + 1);
      }
      break;
 8003e26:	e07d      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
        controller->motor.pole_pairs = *((uint32_t *)rx_frame->data);
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	3308      	adds	r3, #8
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	665a      	str	r2, [r3, #100]	; 0x64
        controller->motor.kv_rating = *((uint32_t *)rx_frame->data + 1);
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	3308      	adds	r3, #8
 8003e36:	3304      	adds	r3, #4
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8003e3e:	e071      	b.n	8003f24 <MotorController_handleCANMessage+0x874>

    case CAN_ID_MOTOR_FLUX_OFFSET:
      break;

    case CAN_ID_ENCODER_N_ROTATION:
      controller->encoder.n_rotations = *((uint32_t *)rx_frame->data);
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	3308      	adds	r3, #8
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	461a      	mov	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	61da      	str	r2, [r3, #28]

    case CAN_ID_CURRENT_DQ:  // 0x41
      break;
 8003e4c:	e06a      	b.n	8003f24 <MotorController_handleCANMessage+0x874>

    case CAN_ID_CURRENT_AB:  // 0x43
      break;

    case CAN_ID_CURRENTCONTROLLER_IQ:  // 0x50 [i_q_target, i_q_measured]
      if (is_get_request) {
 8003e4e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d011      	beq.n	8003e7a <MotorController_handleCANMessage+0x7ca>
        tx_frame.size = 8;
 8003e56:	2308      	movs	r3, #8
 8003e58:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.i_q_target;
 8003e5a:	f107 0308 	add.w	r3, r7, #8
 8003e5e:	3308      	adds	r3, #8
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 8003e66:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_q_measured;
 8003e68:	f107 0308 	add.w	r3, r7, #8
 8003e6c:	3308      	adds	r3, #8
 8003e6e:	3304      	adds	r3, #4
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8003e76:	601a      	str	r2, [r3, #0]
      }
      else {
        controller->current_controller.i_q_target = *((float *)rx_frame->data);
      }
      break;
 8003e78:	e054      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
        controller->current_controller.i_q_target = *((float *)rx_frame->data);
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	3308      	adds	r3, #8
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      break;
 8003e86:	e04d      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_CURRENTCONTROLLER_ID:  // 0x51 [i_d_target, i_d_measured]
      if (is_get_request) {
 8003e88:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d011      	beq.n	8003eb4 <MotorController_handleCANMessage+0x804>
        tx_frame.size = 8;
 8003e90:	2308      	movs	r3, #8
 8003e92:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.i_d_target;
 8003e94:	f107 0308 	add.w	r3, r7, #8
 8003e98:	3308      	adds	r3, #8
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	f8d2 20ac 	ldr.w	r2, [r2, #172]	; 0xac
 8003ea0:	601a      	str	r2, [r3, #0]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_measured;
 8003ea2:	f107 0308 	add.w	r3, r7, #8
 8003ea6:	3308      	adds	r3, #8
 8003ea8:	3304      	adds	r3, #4
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8003eb0:	601a      	str	r2, [r3, #0]
      }
      else {
        controller->current_controller.i_d_target = *((float *)rx_frame->data);
      }
      break;
 8003eb2:	e037      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
        controller->current_controller.i_d_target = *((float *)rx_frame->data);
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	3308      	adds	r3, #8
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
      break;
 8003ec0:	e030      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_CURRENTCONTROLLER_VQ:  // 0x52 [v_q_target]
      if (is_get_request) {
 8003ec2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d009      	beq.n	8003ede <MotorController_handleCANMessage+0x82e>
        tx_frame.size = 4;
 8003eca:	2304      	movs	r3, #4
 8003ecc:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_q_target;
 8003ece:	f107 0308 	add.w	r3, r7, #8
 8003ed2:	3308      	adds	r3, #8
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	f8d2 20c0 	ldr.w	r2, [r2, #192]	; 0xc0
 8003eda:	601a      	str	r2, [r3, #0]
      }
      else {
        controller->current_controller.v_q_target = *((float *)rx_frame->data);
      }
      break;
 8003edc:	e022      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
        controller->current_controller.v_q_target = *((float *)rx_frame->data);
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	3308      	adds	r3, #8
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
      break;
 8003eea:	e01b      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_CURRENTCONTROLLER_VD:  // 0x53 [v_d_target]
      if (is_get_request) {
 8003eec:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d009      	beq.n	8003f08 <MotorController_handleCANMessage+0x858>
        tx_frame.size = 4;
 8003ef4:	2304      	movs	r3, #4
 8003ef6:	81fb      	strh	r3, [r7, #14]
        *((float *)tx_frame.data) = controller->current_controller.v_d_target;
 8003ef8:	f107 0308 	add.w	r3, r7, #8
 8003efc:	3308      	adds	r3, #8
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
 8003f04:	601a      	str	r2, [r3, #0]
      }
      else {
        controller->current_controller.v_d_target = *((float *)rx_frame->data);
      }
      break;
 8003f06:	e00d      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
        controller->current_controller.v_d_target = *((float *)rx_frame->data);
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	3308      	adds	r3, #8
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      break;
 8003f14:	e006      	b.n	8003f24 <MotorController_handleCANMessage+0x874>
    case CAN_ID_PING:  // 0x7F
      tx_frame.size = 4;
 8003f16:	2304      	movs	r3, #4
 8003f18:	81fb      	strh	r3, [r7, #14]
      *((uint8_t *)tx_frame.data) = controller->device_id;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 3148 	ldrb.w	r3, [r3, #328]	; 0x148
 8003f20:	743b      	strb	r3, [r7, #16]
      break;
 8003f22:	bf00      	nop

  }

  if (is_get_request) {
 8003f24:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d007      	beq.n	8003f3c <MotorController_handleCANMessage+0x88c>
    CAN_putTxFrame(&hfdcan1, &tx_frame);
 8003f2c:	f107 0308 	add.w	r3, r7, #8
 8003f30:	4619      	mov	r1, r3
 8003f32:	4804      	ldr	r0, [pc, #16]	; (8003f44 <MotorController_handleCANMessage+0x894>)
 8003f34:	f7fd f99e 	bl	8001274 <CAN_putTxFrame>
 8003f38:	e000      	b.n	8003f3c <MotorController_handleCANMessage+0x88c>
    return;
 8003f3a:	bf00      	nop
  }
}
 8003f3c:	3744      	adds	r7, #68	; 0x44
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd90      	pop	{r4, r7, pc}
 8003f42:	bf00      	nop
 8003f44:	20000440 	.word	0x20000440

08003f48 <clampf>:
static inline float clampf(float value, float min, float max) {
 8003f48:	b480      	push	{r7}
 8003f4a:	b085      	sub	sp, #20
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	ed87 0a03 	vstr	s0, [r7, #12]
 8003f52:	edc7 0a02 	vstr	s1, [r7, #8]
 8003f56:	ed87 1a01 	vstr	s2, [r7, #4]
  return (value > max) ? max : ((value < min) ? min : value);
 8003f5a:	ed97 7a03 	vldr	s14, [r7, #12]
 8003f5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f62:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f6a:	dd01      	ble.n	8003f70 <clampf+0x28>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	e00b      	b.n	8003f88 <clampf+0x40>
 8003f70:	ed97 7a03 	vldr	s14, [r7, #12]
 8003f74:	edd7 7a02 	vldr	s15, [r7, #8]
 8003f78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f80:	d501      	bpl.n	8003f86 <clampf+0x3e>
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	e000      	b.n	8003f88 <clampf+0x40>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	ee07 3a90 	vmov	s15, r3
}
 8003f8c:	eeb0 0a67 	vmov.f32	s0, s15
 8003f90:	3714      	adds	r7, #20
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
	...

08003f9c <PositionController_init>:
 *      Author: TK
 */

#include "position_controller.h"

void PositionController_init(PositionController *controller) {
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  controller->position_kp = 4;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003faa:	601a      	str	r2, [r3, #0]
  controller->position_ki = 0;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f04f 0200 	mov.w	r2, #0
 8003fb2:	605a      	str	r2, [r3, #4]
  controller->position_kd = 0.05;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a0d      	ldr	r2, [pc, #52]	; (8003fec <PositionController_init+0x50>)
 8003fb8:	609a      	str	r2, [r3, #8]

  controller->torque_limit_lower = -5;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a0c      	ldr	r2, [pc, #48]	; (8003ff0 <PositionController_init+0x54>)
 8003fbe:	611a      	str	r2, [r3, #16]
  controller->torque_limit_upper = 5;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a0c      	ldr	r2, [pc, #48]	; (8003ff4 <PositionController_init+0x58>)
 8003fc4:	60da      	str	r2, [r3, #12]

  controller->velocity_limit_lower = -100;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a0b      	ldr	r2, [pc, #44]	; (8003ff8 <PositionController_init+0x5c>)
 8003fca:	619a      	str	r2, [r3, #24]
  controller->velocity_limit_upper = 100;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	4a0b      	ldr	r2, [pc, #44]	; (8003ffc <PositionController_init+0x60>)
 8003fd0:	615a      	str	r2, [r3, #20]

  controller->position_limit_lower = -2. * 3.14159 * 4.5; // 2*pi*GR
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a0a      	ldr	r2, [pc, #40]	; (8004000 <PositionController_init+0x64>)
 8003fd6:	621a      	str	r2, [r3, #32]
  controller->position_limit_upper = 2 * 3.14159 * 4.5;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4a0a      	ldr	r2, [pc, #40]	; (8004004 <PositionController_init+0x68>)
 8003fdc:	61da      	str	r2, [r3, #28]
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	3d4ccccd 	.word	0x3d4ccccd
 8003ff0:	c0a00000 	.word	0xc0a00000
 8003ff4:	40a00000 	.word	0x40a00000
 8003ff8:	c2c80000 	.word	0xc2c80000
 8003ffc:	42c80000 	.word	0x42c80000
 8004000:	c1e231c9 	.word	0xc1e231c9
 8004004:	41e231c9 	.word	0x41e231c9

08004008 <PositionController_update>:

void PositionController_update(PositionController *controller, Mode mode) {
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	460b      	mov	r3, r1
 8004012:	70fb      	strb	r3, [r7, #3]
	   * 	clampf(iq) instead of clamp(torque_setpoint)
	   * 	how to set position / torque limits?
	   * 	add motor->gear_ratio
	   */

	  float position_setpoint = controller->position_target - controller->position_measured;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8004020:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004024:	edc7 7a03 	vstr	s15, [r7, #12]
	  position_setpoint = clampf(
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	edd3 7a08 	vldr	s15, [r3, #32]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	ed93 7a07 	vldr	s14, [r3, #28]
 8004034:	eeb0 1a47 	vmov.f32	s2, s14
 8004038:	eef0 0a67 	vmov.f32	s1, s15
 800403c:	ed97 0a03 	vldr	s0, [r7, #12]
 8004040:	f7ff ff82 	bl	8003f48 <clampf>
 8004044:	ed87 0a03 	vstr	s0, [r7, #12]
	      position_setpoint,
	      controller->position_limit_lower,
	      controller->position_limit_upper);

	  controller->position_setpoint = position_setpoint;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	645a      	str	r2, [r3, #68]	; 0x44

	  float velocity_setpoint = controller->velocity_target - controller->velocity_measured;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800405a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800405e:	edc7 7a02 	vstr	s15, [r7, #8]

	  velocity_setpoint = clampf(
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	edd3 7a06 	vldr	s15, [r3, #24]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	ed93 7a05 	vldr	s14, [r3, #20]
 800406e:	eeb0 1a47 	vmov.f32	s2, s14
 8004072:	eef0 0a67 	vmov.f32	s1, s15
 8004076:	ed97 0a02 	vldr	s0, [r7, #8]
 800407a:	f7ff ff65 	bl	8003f48 <clampf>
 800407e:	ed87 0a02 	vstr	s0, [r7, #8]
	      velocity_setpoint,
	      controller->velocity_limit_lower,
	      controller->velocity_limit_upper);
	  controller->velocity_setpoint = velocity_setpoint; 
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	68ba      	ldr	r2, [r7, #8]
 8004086:	639a      	str	r2, [r3, #56]	; 0x38

	  if (mode != MODE_TORQUE) {
 8004088:	78fb      	ldrb	r3, [r7, #3]
 800408a:	2b10      	cmp	r3, #16
 800408c:	d030      	beq.n	80040f0 <PositionController_update+0xe8>
		controller->torque_setpoint = controller->position_kp * controller->position_setpoint
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	ed93 7a00 	vldr	s14, [r3]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800409a:	ee27 7a27 	vmul.f32	s14, s14, s15
							  	  	+ controller->position_kd * controller->velocity_setpoint
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	edd3 6a02 	vldr	s13, [r3, #8]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80040aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80040ae:	ee37 7a27 	vadd.f32	s14, s14, s15
								  	+ controller->torque_target;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80040b8:	ee77 7a27 	vadd.f32	s15, s14, s15
		controller->torque_setpoint = controller->position_kp * controller->position_setpoint
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	    controller->torque_setpoint = clampf(controller->torque_setpoint, controller->torque_limit_lower, controller->torque_limit_upper);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	ed93 7a04 	vldr	s14, [r3, #16]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	edd3 6a03 	vldr	s13, [r3, #12]
 80040d4:	eeb0 1a66 	vmov.f32	s2, s13
 80040d8:	eef0 0a47 	vmov.f32	s1, s14
 80040dc:	eeb0 0a67 	vmov.f32	s0, s15
 80040e0:	f7ff ff32 	bl	8003f48 <clampf>
 80040e4:	eef0 7a40 	vmov.f32	s15, s0
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	  }
	  else {
	    controller->torque_setpoint = controller->torque_target;
	  }
}
 80040ee:	e003      	b.n	80040f8 <PositionController_update+0xf0>
	    controller->torque_setpoint = controller->torque_target;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80040f8:	bf00      	nop
 80040fa:	3710      	adds	r7, #16
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <clampf>:
static inline float clampf(float value, float min, float max) {
 8004100:	b480      	push	{r7}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	ed87 0a03 	vstr	s0, [r7, #12]
 800410a:	edc7 0a02 	vstr	s1, [r7, #8]
 800410e:	ed87 1a01 	vstr	s2, [r7, #4]
  return (value > max) ? max : ((value < min) ? min : value);
 8004112:	ed97 7a03 	vldr	s14, [r7, #12]
 8004116:	edd7 7a01 	vldr	s15, [r7, #4]
 800411a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800411e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004122:	dd01      	ble.n	8004128 <clampf+0x28>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	e00b      	b.n	8004140 <clampf+0x40>
 8004128:	ed97 7a03 	vldr	s14, [r7, #12]
 800412c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004130:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004138:	d501      	bpl.n	800413e <clampf+0x3e>
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	e000      	b.n	8004140 <clampf+0x40>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	ee07 3a90 	vmov	s15, r3
}
 8004144:	eeb0 0a67 	vmov.f32	s0, s15
 8004148:	3714      	adds	r7, #20
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
	...

08004154 <PowerStage_init>:
#include "powerstage.h"




void PowerStage_init(PowerStage *powerstage, TIM_HandleTypeDef *htim, ADC_HandleTypeDef *hadc1, ADC_HandleTypeDef *hadc2) {
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
 8004160:	603b      	str	r3, [r7, #0]
  powerstage->htim = htim;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	601a      	str	r2, [r3, #0]
  powerstage->hadc1 = hadc1;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	605a      	str	r2, [r3, #4]
  powerstage->hadc2 = hadc2;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	683a      	ldr	r2, [r7, #0]
 8004172:	609a      	str	r2, [r3, #8]

  powerstage->enabled = 0;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 2020 	strb.w	r2, [r3, #32]

  powerstage->bus_voltage_measured = 12.;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	4a04      	ldr	r2, [pc, #16]	; (8004190 <PowerStage_init+0x3c>)
 8004180:	625a      	str	r2, [r3, #36]	; 0x24

  PowerStage_disable(powerstage);
 8004182:	68f8      	ldr	r0, [r7, #12]
 8004184:	f000 f837 	bl	80041f6 <PowerStage_disable>
}
 8004188:	bf00      	nop
 800418a:	3710      	adds	r7, #16
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	41400000 	.word	0x41400000

08004194 <PowerStage_start>:

void PowerStage_start(PowerStage *powerstage) {
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  HAL_TIM_Base_Start_IT(powerstage->htim);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f006 fd01 	bl	800aba8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(powerstage->htim, TIM_CHANNEL_1);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2100      	movs	r1, #0
 80041ac:	4618      	mov	r0, r3
 80041ae:	f006 fdc7 	bl	800ad40 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(powerstage->htim, TIM_CHANNEL_1);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2100      	movs	r1, #0
 80041b8:	4618      	mov	r0, r3
 80041ba:	f007 febf 	bl	800bf3c <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(powerstage->htim, TIM_CHANNEL_2);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2104      	movs	r1, #4
 80041c4:	4618      	mov	r0, r3
 80041c6:	f006 fdbb 	bl	800ad40 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(powerstage->htim, TIM_CHANNEL_2);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2104      	movs	r1, #4
 80041d0:	4618      	mov	r0, r3
 80041d2:	f007 feb3 	bl	800bf3c <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(powerstage->htim, TIM_CHANNEL_3);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2108      	movs	r1, #8
 80041dc:	4618      	mov	r0, r3
 80041de:	f006 fdaf 	bl	800ad40 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(powerstage->htim, TIM_CHANNEL_3);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	2108      	movs	r1, #8
 80041e8:	4618      	mov	r0, r3
 80041ea:	f007 fea7 	bl	800bf3c <HAL_TIMEx_PWMN_Start>
}
 80041ee:	bf00      	nop
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <PowerStage_disable>:

uint8_t PowerStage_isEnabled(PowerStage *powerstage) {
  return READ_BITS(powerstage->htim->Instance->BDTR, TIM_BDTR_MOE) ? 1 : 0;
}

void PowerStage_disable(PowerStage *powerstage) {
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(powerstage->htim);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004210:	645a      	str	r2, [r3, #68]	; 0x44
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr

0800421e <PowerStage_enable>:

void PowerStage_enable(PowerStage *powerstage) {
 800421e:	b480      	push	{r7}
 8004220:	b083      	sub	sp, #12
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
  __HAL_TIM_MOE_ENABLE(powerstage->htim);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004238:	645a      	str	r2, [r3, #68]	; 0x44
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
	...

08004248 <PowerStage_setBridgeOutput>:

void PowerStage_setBridgeOutput(PowerStage *powerstage, float v_a, float v_b, float v_c) {
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	ed87 0a02 	vstr	s0, [r7, #8]
 8004254:	edc7 0a01 	vstr	s1, [r7, #4]
 8004258:	ed87 1a00 	vstr	s2, [r7]
  v_a = .5f * ((v_a / powerstage->bus_voltage_measured) + 1.f);  // normalize voltage to range 0 ~ 1
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004262:	edd7 6a02 	vldr	s13, [r7, #8]
 8004266:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800426a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800426e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004272:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004276:	ee67 7a87 	vmul.f32	s15, s15, s14
 800427a:	edc7 7a02 	vstr	s15, [r7, #8]
  v_b = .5f * ((v_b / powerstage->bus_voltage_measured) + 1.f);  // i.e. convert to PWM duty cycle.
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004284:	edd7 6a01 	vldr	s13, [r7, #4]
 8004288:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800428c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004290:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004294:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004298:	ee67 7a87 	vmul.f32	s15, s15, s14
 800429c:	edc7 7a01 	vstr	s15, [r7, #4]
  v_c = .5f * ((v_c / powerstage->bus_voltage_measured) + 1.f);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80042a6:	edd7 6a00 	vldr	s13, [r7]
 80042aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80042b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80042b6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80042ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80042be:	edc7 7a00 	vstr	s15, [r7]

  v_a = clampf(v_a, 0.02f, 0.98f);  // prevent hi-side switching bootstrap circuit loses voltage
 80042c2:	ed9f 1a33 	vldr	s2, [pc, #204]	; 8004390 <PowerStage_setBridgeOutput+0x148>
 80042c6:	eddf 0a33 	vldr	s1, [pc, #204]	; 8004394 <PowerStage_setBridgeOutput+0x14c>
 80042ca:	ed97 0a02 	vldr	s0, [r7, #8]
 80042ce:	f7ff ff17 	bl	8004100 <clampf>
 80042d2:	ed87 0a02 	vstr	s0, [r7, #8]
  v_b = clampf(v_b, 0.02f, 0.98f);  // and also allow current sampling to be functional
 80042d6:	ed9f 1a2e 	vldr	s2, [pc, #184]	; 8004390 <PowerStage_setBridgeOutput+0x148>
 80042da:	eddf 0a2e 	vldr	s1, [pc, #184]	; 8004394 <PowerStage_setBridgeOutput+0x14c>
 80042de:	ed97 0a01 	vldr	s0, [r7, #4]
 80042e2:	f7ff ff0d 	bl	8004100 <clampf>
 80042e6:	ed87 0a01 	vstr	s0, [r7, #4]
  v_c = clampf(v_c, 0.02f, 0.98f);
 80042ea:	ed9f 1a29 	vldr	s2, [pc, #164]	; 8004390 <PowerStage_setBridgeOutput+0x148>
 80042ee:	eddf 0a29 	vldr	s1, [pc, #164]	; 8004394 <PowerStage_setBridgeOutput+0x14c>
 80042f2:	ed97 0a00 	vldr	s0, [r7]
 80042f6:	f7ff ff03 	bl	8004100 <clampf>
 80042fa:	ed87 0a00 	vstr	s0, [r7]

  uint16_t ccr_a = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_a);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004306:	3301      	adds	r3, #1
 8004308:	ee07 3a90 	vmov	s15, r3
 800430c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004310:	edd7 7a02 	vldr	s15, [r7, #8]
 8004314:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004318:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800431c:	ee17 3a90 	vmov	r3, s15
 8004320:	82fb      	strh	r3, [r7, #22]
  uint16_t ccr_b = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_b);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432a:	3301      	adds	r3, #1
 800432c:	ee07 3a90 	vmov	s15, r3
 8004330:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004334:	edd7 7a01 	vldr	s15, [r7, #4]
 8004338:	ee67 7a27 	vmul.f32	s15, s14, s15
 800433c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004340:	ee17 3a90 	vmov	r3, s15
 8004344:	82bb      	strh	r3, [r7, #20]
  uint16_t ccr_c = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_c);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434e:	3301      	adds	r3, #1
 8004350:	ee07 3a90 	vmov	s15, r3
 8004354:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004358:	edd7 7a00 	vldr	s15, [r7]
 800435c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004360:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004364:	ee17 3a90 	vmov	r3, s15
 8004368:	827b      	strh	r3, [r7, #18]

  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_1, ccr_a);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	8afa      	ldrh	r2, [r7, #22]
 8004372:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_2, ccr_b);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	8aba      	ldrh	r2, [r7, #20]
 800437c:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_3, ccr_c);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	8a7a      	ldrh	r2, [r7, #18]
 8004386:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004388:	bf00      	nop
 800438a:	3718      	adds	r7, #24
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	3f7ae148 	.word	0x3f7ae148
 8004394:	3ca3d70a 	.word	0x3ca3d70a

08004398 <PowerStage_calibratePhaseCurrentOffset>:

void PowerStage_calibratePhaseCurrentOffset(PowerStage *powerstage) {
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  powerstage->adc_reading_offset[0] = HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_1);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	2109      	movs	r1, #9
 80043a6:	4618      	mov	r0, r3
 80043a8:	f001 fae6 	bl	8005978 <HAL_ADCEx_InjectedGetValue>
 80043ac:	4603      	mov	r3, r0
 80043ae:	b21a      	sxth	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	825a      	strh	r2, [r3, #18]
  powerstage->adc_reading_offset[1] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	2109      	movs	r1, #9
 80043ba:	4618      	mov	r0, r3
 80043bc:	f001 fadc 	bl	8005978 <HAL_ADCEx_InjectedGetValue>
 80043c0:	4603      	mov	r3, r0
 80043c2:	b21a      	sxth	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	829a      	strh	r2, [r3, #20]
  powerstage->adc_reading_offset[2] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f240 110f 	movw	r1, #271	; 0x10f
 80043d0:	4618      	mov	r0, r3
 80043d2:	f001 fad1 	bl	8005978 <HAL_ADCEx_InjectedGetValue>
 80043d6:	4603      	mov	r3, r0
 80043d8:	b21a      	sxth	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	82da      	strh	r2, [r3, #22]

}
 80043de:	bf00      	nop
 80043e0:	3708      	adds	r7, #8
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
	...

080043e8 <PowerStage_getBusVoltage>:

void PowerStage_getBusVoltage(PowerStage *powerstage) {
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  powerstage->bus_voltage_measured = HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_2) * ADC_BUS_VOLTAGE_COEFFICIENT;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	f240 110f 	movw	r1, #271	; 0x10f
 80043f8:	4618      	mov	r0, r3
 80043fa:	f001 fabd 	bl	8005978 <HAL_ADCEx_InjectedGetValue>
 80043fe:	4603      	mov	r3, r0
 8004400:	4618      	mov	r0, r3
 8004402:	f7fc f8a7 	bl	8000554 <__aeabi_ui2d>
 8004406:	a30a      	add	r3, pc, #40	; (adr r3, 8004430 <PowerStage_getBusVoltage+0x48>)
 8004408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440c:	f7fc f91c 	bl	8000648 <__aeabi_dmul>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4610      	mov	r0, r2
 8004416:	4619      	mov	r1, r3
 8004418:	f7fc fbee 	bl	8000bf8 <__aeabi_d2f>
 800441c:	4602      	mov	r2, r0
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004422:	bf00      	nop
 8004424:	3708      	adds	r7, #8
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	f3af 8000 	nop.w
 8004430:	99999999 	.word	0x99999999
 8004434:	3f89d999 	.word	0x3f89d999

08004438 <PowerStage_getPhaseCurrent>:

void PowerStage_getPhaseCurrent(PowerStage *powerstage, float *i_a, float *i_b, float *i_c) {
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
 8004444:	603b      	str	r3, [r7, #0]
  powerstage->adc_reading_raw[0] = HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_1);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	2109      	movs	r1, #9
 800444c:	4618      	mov	r0, r3
 800444e:	f001 fa93 	bl	8005978 <HAL_ADCEx_InjectedGetValue>
 8004452:	4603      	mov	r3, r0
 8004454:	b29a      	uxth	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	819a      	strh	r2, [r3, #12]
  powerstage->adc_reading_raw[1] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	2109      	movs	r1, #9
 8004460:	4618      	mov	r0, r3
 8004462:	f001 fa89 	bl	8005978 <HAL_ADCEx_InjectedGetValue>
 8004466:	4603      	mov	r3, r0
 8004468:	b29a      	uxth	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	81da      	strh	r2, [r3, #14]
  powerstage->adc_reading_raw[2] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f240 110f 	movw	r1, #271	; 0x10f
 8004476:	4618      	mov	r0, r3
 8004478:	f001 fa7e 	bl	8005978 <HAL_ADCEx_InjectedGetValue>
 800447c:	4603      	mov	r3, r0
 800447e:	b29a      	uxth	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	821a      	strh	r2, [r3, #16]
  powerstage->phase_current_measured[0] = -(float)(powerstage->adc_reading_raw[0] - powerstage->adc_reading_offset[0]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	899b      	ldrh	r3, [r3, #12]
 8004488:	461a      	mov	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	ee07 3a90 	vmov	s15, r3
 8004496:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800449a:	eef1 7a67 	vneg.f32	s15, s15
 800449e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800451c <PowerStage_getPhaseCurrent+0xe4>
 80044a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
  powerstage->phase_current_measured[1] = -(float)(powerstage->adc_reading_raw[1] - powerstage->adc_reading_offset[1]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	89db      	ldrh	r3, [r3, #14]
 80044b0:	461a      	mov	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	ee07 3a90 	vmov	s15, r3
 80044be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044c2:	eef1 7a67 	vneg.f32	s15, s15
 80044c6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800451c <PowerStage_getPhaseCurrent+0xe4>
 80044ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
  powerstage->phase_current_measured[2] = -(float)(powerstage->adc_reading_raw[2] - powerstage->adc_reading_offset[2]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	8a1b      	ldrh	r3, [r3, #16]
 80044d8:	461a      	mov	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	ee07 3a90 	vmov	s15, r3
 80044e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044ea:	eef1 7a67 	vneg.f32	s15, s15
 80044ee:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800451c <PowerStage_getPhaseCurrent+0xe4>
 80044f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

  // positive is flow into phase
  // negative is flow out of phase
  *i_a = powerstage->phase_current_measured[0];
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	601a      	str	r2, [r3, #0]
  *i_b = powerstage->phase_current_measured[1];
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	601a      	str	r2, [r3, #0]
  *i_c = powerstage->phase_current_measured[2];
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	601a      	str	r2, [r3, #0]
}
 8004514:	bf00      	nop
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}
 800451c:	3c898000 	.word	0x3c898000

08004520 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004526:	4b0f      	ldr	r3, [pc, #60]	; (8004564 <HAL_MspInit+0x44>)
 8004528:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800452a:	4a0e      	ldr	r2, [pc, #56]	; (8004564 <HAL_MspInit+0x44>)
 800452c:	f043 0301 	orr.w	r3, r3, #1
 8004530:	6613      	str	r3, [r2, #96]	; 0x60
 8004532:	4b0c      	ldr	r3, [pc, #48]	; (8004564 <HAL_MspInit+0x44>)
 8004534:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	607b      	str	r3, [r7, #4]
 800453c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800453e:	4b09      	ldr	r3, [pc, #36]	; (8004564 <HAL_MspInit+0x44>)
 8004540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004542:	4a08      	ldr	r2, [pc, #32]	; (8004564 <HAL_MspInit+0x44>)
 8004544:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004548:	6593      	str	r3, [r2, #88]	; 0x58
 800454a:	4b06      	ldr	r3, [pc, #24]	; (8004564 <HAL_MspInit+0x44>)
 800454c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800454e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004552:	603b      	str	r3, [r7, #0]
 8004554:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	40021000 	.word	0x40021000

08004568 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b09c      	sub	sp, #112	; 0x70
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004570:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004574:	2200      	movs	r2, #0
 8004576:	601a      	str	r2, [r3, #0]
 8004578:	605a      	str	r2, [r3, #4]
 800457a:	609a      	str	r2, [r3, #8]
 800457c:	60da      	str	r2, [r3, #12]
 800457e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004580:	f107 0318 	add.w	r3, r7, #24
 8004584:	2244      	movs	r2, #68	; 0x44
 8004586:	2100      	movs	r1, #0
 8004588:	4618      	mov	r0, r3
 800458a:	f008 fdad 	bl	800d0e8 <memset>
  if(hadc->Instance==ADC1)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004596:	d157      	bne.n	8004648 <HAL_ADC_MspInit+0xe0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004598:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800459c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800459e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80045a2:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045a4:	f107 0318 	add.w	r3, r7, #24
 80045a8:	4618      	mov	r0, r3
 80045aa:	f006 f853 	bl	800a654 <HAL_RCCEx_PeriphCLKConfig>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80045b4:	f7fe f8d2 	bl	800275c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80045b8:	4b3a      	ldr	r3, [pc, #232]	; (80046a4 <HAL_ADC_MspInit+0x13c>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	3301      	adds	r3, #1
 80045be:	4a39      	ldr	r2, [pc, #228]	; (80046a4 <HAL_ADC_MspInit+0x13c>)
 80045c0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80045c2:	4b38      	ldr	r3, [pc, #224]	; (80046a4 <HAL_ADC_MspInit+0x13c>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d10b      	bne.n	80045e2 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80045ca:	4b37      	ldr	r3, [pc, #220]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 80045cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ce:	4a36      	ldr	r2, [pc, #216]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 80045d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80045d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80045d6:	4b34      	ldr	r3, [pc, #208]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 80045d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045de:	617b      	str	r3, [r7, #20]
 80045e0:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045e2:	4b31      	ldr	r3, [pc, #196]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 80045e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045e6:	4a30      	ldr	r2, [pc, #192]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 80045e8:	f043 0301 	orr.w	r3, r3, #1
 80045ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80045ee:	4b2e      	ldr	r3, [pc, #184]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 80045f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045f2:	f003 0301 	and.w	r3, r3, #1
 80045f6:	613b      	str	r3, [r7, #16]
 80045f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045fa:	4b2b      	ldr	r3, [pc, #172]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 80045fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fe:	4a2a      	ldr	r2, [pc, #168]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 8004600:	f043 0302 	orr.w	r3, r3, #2
 8004604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004606:	4b28      	ldr	r3, [pc, #160]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 8004608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800460a:	f003 0302 	and.w	r3, r3, #2
 800460e:	60fb      	str	r3, [r7, #12]
 8004610:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004612:	2301      	movs	r3, #1
 8004614:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004616:	2303      	movs	r3, #3
 8004618:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800461a:	2300      	movs	r3, #0
 800461c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800461e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004622:	4619      	mov	r1, r3
 8004624:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004628:	f003 f9ac 	bl	8007984 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_POT_Pin|GPIO_PIN_14;
 800462c:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8004630:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004632:	2303      	movs	r3, #3
 8004634:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004636:	2300      	movs	r3, #0
 8004638:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800463a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800463e:	4619      	mov	r1, r3
 8004640:	481a      	ldr	r0, [pc, #104]	; (80046ac <HAL_ADC_MspInit+0x144>)
 8004642:	f003 f99f 	bl	8007984 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004646:	e029      	b.n	800469c <HAL_ADC_MspInit+0x134>
  else if(hadc->Instance==ADC2)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a18      	ldr	r2, [pc, #96]	; (80046b0 <HAL_ADC_MspInit+0x148>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d124      	bne.n	800469c <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004652:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004656:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004658:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800465c:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800465e:	f107 0318 	add.w	r3, r7, #24
 8004662:	4618      	mov	r0, r3
 8004664:	f005 fff6 	bl	800a654 <HAL_RCCEx_PeriphCLKConfig>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d001      	beq.n	8004672 <HAL_ADC_MspInit+0x10a>
      Error_Handler();
 800466e:	f7fe f875 	bl	800275c <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004672:	4b0c      	ldr	r3, [pc, #48]	; (80046a4 <HAL_ADC_MspInit+0x13c>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	3301      	adds	r3, #1
 8004678:	4a0a      	ldr	r2, [pc, #40]	; (80046a4 <HAL_ADC_MspInit+0x13c>)
 800467a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800467c:	4b09      	ldr	r3, [pc, #36]	; (80046a4 <HAL_ADC_MspInit+0x13c>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d10b      	bne.n	800469c <HAL_ADC_MspInit+0x134>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8004684:	4b08      	ldr	r3, [pc, #32]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 8004686:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004688:	4a07      	ldr	r2, [pc, #28]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 800468a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800468e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004690:	4b05      	ldr	r3, [pc, #20]	; (80046a8 <HAL_ADC_MspInit+0x140>)
 8004692:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004694:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004698:	60bb      	str	r3, [r7, #8]
 800469a:	68bb      	ldr	r3, [r7, #8]
}
 800469c:	bf00      	nop
 800469e:	3770      	adds	r7, #112	; 0x70
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	20000764 	.word	0x20000764
 80046a8:	40021000 	.word	0x40021000
 80046ac:	48000400 	.word	0x48000400
 80046b0:	50000100 	.word	0x50000100

080046b4 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b09c      	sub	sp, #112	; 0x70
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046bc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]
 80046c4:	605a      	str	r2, [r3, #4]
 80046c6:	609a      	str	r2, [r3, #8]
 80046c8:	60da      	str	r2, [r3, #12]
 80046ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80046cc:	f107 0318 	add.w	r3, r7, #24
 80046d0:	2244      	movs	r2, #68	; 0x44
 80046d2:	2100      	movs	r1, #0
 80046d4:	4618      	mov	r0, r3
 80046d6:	f008 fd07 	bl	800d0e8 <memset>
  if(hfdcan->Instance==FDCAN1)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a37      	ldr	r2, [pc, #220]	; (80047bc <HAL_FDCAN_MspInit+0x108>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d166      	bne.n	80047b2 <HAL_FDCAN_MspInit+0xfe>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80046e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046e8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80046ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80046ee:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80046f0:	f107 0318 	add.w	r3, r7, #24
 80046f4:	4618      	mov	r0, r3
 80046f6:	f005 ffad 	bl	800a654 <HAL_RCCEx_PeriphCLKConfig>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d001      	beq.n	8004704 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8004700:	f7fe f82c 	bl	800275c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8004704:	4b2e      	ldr	r3, [pc, #184]	; (80047c0 <HAL_FDCAN_MspInit+0x10c>)
 8004706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004708:	4a2d      	ldr	r2, [pc, #180]	; (80047c0 <HAL_FDCAN_MspInit+0x10c>)
 800470a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800470e:	6593      	str	r3, [r2, #88]	; 0x58
 8004710:	4b2b      	ldr	r3, [pc, #172]	; (80047c0 <HAL_FDCAN_MspInit+0x10c>)
 8004712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004718:	617b      	str	r3, [r7, #20]
 800471a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800471c:	4b28      	ldr	r3, [pc, #160]	; (80047c0 <HAL_FDCAN_MspInit+0x10c>)
 800471e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004720:	4a27      	ldr	r2, [pc, #156]	; (80047c0 <HAL_FDCAN_MspInit+0x10c>)
 8004722:	f043 0301 	orr.w	r3, r3, #1
 8004726:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004728:	4b25      	ldr	r3, [pc, #148]	; (80047c0 <HAL_FDCAN_MspInit+0x10c>)
 800472a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	613b      	str	r3, [r7, #16]
 8004732:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004734:	4b22      	ldr	r3, [pc, #136]	; (80047c0 <HAL_FDCAN_MspInit+0x10c>)
 8004736:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004738:	4a21      	ldr	r2, [pc, #132]	; (80047c0 <HAL_FDCAN_MspInit+0x10c>)
 800473a:	f043 0302 	orr.w	r3, r3, #2
 800473e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004740:	4b1f      	ldr	r3, [pc, #124]	; (80047c0 <HAL_FDCAN_MspInit+0x10c>)
 8004742:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	60fb      	str	r3, [r7, #12]
 800474a:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800474c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004750:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004752:	2302      	movs	r3, #2
 8004754:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004756:	2300      	movs	r3, #0
 8004758:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800475a:	2300      	movs	r3, #0
 800475c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800475e:	2309      	movs	r3, #9
 8004760:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004762:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004766:	4619      	mov	r1, r3
 8004768:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800476c:	f003 f90a 	bl	8007984 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004770:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004774:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004776:	2302      	movs	r3, #2
 8004778:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800477a:	2300      	movs	r3, #0
 800477c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800477e:	2300      	movs	r3, #0
 8004780:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8004782:	2309      	movs	r3, #9
 8004784:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004786:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800478a:	4619      	mov	r1, r3
 800478c:	480d      	ldr	r0, [pc, #52]	; (80047c4 <HAL_FDCAN_MspInit+0x110>)
 800478e:	f003 f8f9 	bl	8007984 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 4, 0);
 8004792:	2200      	movs	r2, #0
 8004794:	2104      	movs	r1, #4
 8004796:	2015      	movs	r0, #21
 8004798:	f001 ff85 	bl	80066a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800479c:	2015      	movs	r0, #21
 800479e:	f001 ff9c 	bl	80066da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 4, 0);
 80047a2:	2200      	movs	r2, #0
 80047a4:	2104      	movs	r1, #4
 80047a6:	2016      	movs	r0, #22
 80047a8:	f001 ff7d 	bl	80066a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80047ac:	2016      	movs	r0, #22
 80047ae:	f001 ff94 	bl	80066da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80047b2:	bf00      	nop
 80047b4:	3770      	adds	r7, #112	; 0x70
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	40006400 	.word	0x40006400
 80047c0:	40021000 	.word	0x40021000
 80047c4:	48000400 	.word	0x48000400

080047c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b09a      	sub	sp, #104	; 0x68
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047d0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80047d4:	2200      	movs	r2, #0
 80047d6:	601a      	str	r2, [r3, #0]
 80047d8:	605a      	str	r2, [r3, #4]
 80047da:	609a      	str	r2, [r3, #8]
 80047dc:	60da      	str	r2, [r3, #12]
 80047de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80047e0:	f107 0310 	add.w	r3, r7, #16
 80047e4:	2244      	movs	r2, #68	; 0x44
 80047e6:	2100      	movs	r1, #0
 80047e8:	4618      	mov	r0, r3
 80047ea:	f008 fc7d 	bl	800d0e8 <memset>
  if(hi2c->Instance==I2C1)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a23      	ldr	r2, [pc, #140]	; (8004880 <HAL_I2C_MspInit+0xb8>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d13e      	bne.n	8004876 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80047f8:	2340      	movs	r3, #64	; 0x40
 80047fa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80047fc:	2300      	movs	r3, #0
 80047fe:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004800:	f107 0310 	add.w	r3, r7, #16
 8004804:	4618      	mov	r0, r3
 8004806:	f005 ff25 	bl	800a654 <HAL_RCCEx_PeriphCLKConfig>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d001      	beq.n	8004814 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004810:	f7fd ffa4 	bl	800275c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004814:	4b1b      	ldr	r3, [pc, #108]	; (8004884 <HAL_I2C_MspInit+0xbc>)
 8004816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004818:	4a1a      	ldr	r2, [pc, #104]	; (8004884 <HAL_I2C_MspInit+0xbc>)
 800481a:	f043 0302 	orr.w	r3, r3, #2
 800481e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004820:	4b18      	ldr	r3, [pc, #96]	; (8004884 <HAL_I2C_MspInit+0xbc>)
 8004822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004824:	f003 0302 	and.w	r3, r3, #2
 8004828:	60fb      	str	r3, [r7, #12]
 800482a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8-BOOT0     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800482c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004830:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004832:	2312      	movs	r3, #18
 8004834:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004836:	2300      	movs	r3, #0
 8004838:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800483a:	2303      	movs	r3, #3
 800483c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800483e:	2304      	movs	r3, #4
 8004840:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004842:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004846:	4619      	mov	r1, r3
 8004848:	480f      	ldr	r0, [pc, #60]	; (8004888 <HAL_I2C_MspInit+0xc0>)
 800484a:	f003 f89b 	bl	8007984 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800484e:	4b0d      	ldr	r3, [pc, #52]	; (8004884 <HAL_I2C_MspInit+0xbc>)
 8004850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004852:	4a0c      	ldr	r2, [pc, #48]	; (8004884 <HAL_I2C_MspInit+0xbc>)
 8004854:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004858:	6593      	str	r3, [r2, #88]	; 0x58
 800485a:	4b0a      	ldr	r3, [pc, #40]	; (8004884 <HAL_I2C_MspInit+0xbc>)
 800485c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800485e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004862:	60bb      	str	r3, [r7, #8]
 8004864:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 2, 0);
 8004866:	2200      	movs	r2, #0
 8004868:	2102      	movs	r1, #2
 800486a:	201f      	movs	r0, #31
 800486c:	f001 ff1b 	bl	80066a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004870:	201f      	movs	r0, #31
 8004872:	f001 ff32 	bl	80066da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004876:	bf00      	nop
 8004878:	3768      	adds	r7, #104	; 0x68
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	40005400 	.word	0x40005400
 8004884:	40021000 	.word	0x40021000
 8004888:	48000400 	.word	0x48000400

0800488c <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b08a      	sub	sp, #40	; 0x28
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004894:	f107 0314 	add.w	r3, r7, #20
 8004898:	2200      	movs	r2, #0
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	605a      	str	r2, [r3, #4]
 800489e:	609a      	str	r2, [r3, #8]
 80048a0:	60da      	str	r2, [r3, #12]
 80048a2:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a2e      	ldr	r2, [pc, #184]	; (8004964 <HAL_OPAMP_MspInit+0xd8>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d119      	bne.n	80048e2 <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ae:	4b2e      	ldr	r3, [pc, #184]	; (8004968 <HAL_OPAMP_MspInit+0xdc>)
 80048b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048b2:	4a2d      	ldr	r2, [pc, #180]	; (8004968 <HAL_OPAMP_MspInit+0xdc>)
 80048b4:	f043 0301 	orr.w	r3, r3, #1
 80048b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048ba:	4b2b      	ldr	r3, [pc, #172]	; (8004968 <HAL_OPAMP_MspInit+0xdc>)
 80048bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	613b      	str	r3, [r7, #16]
 80048c4:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80048c6:	230a      	movs	r3, #10
 80048c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048ca:	2303      	movs	r3, #3
 80048cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ce:	2300      	movs	r3, #0
 80048d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048d2:	f107 0314 	add.w	r3, r7, #20
 80048d6:	4619      	mov	r1, r3
 80048d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048dc:	f003 f852 	bl	8007984 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 80048e0:	e03b      	b.n	800495a <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP2)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a21      	ldr	r2, [pc, #132]	; (800496c <HAL_OPAMP_MspInit+0xe0>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d119      	bne.n	8004920 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ec:	4b1e      	ldr	r3, [pc, #120]	; (8004968 <HAL_OPAMP_MspInit+0xdc>)
 80048ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048f0:	4a1d      	ldr	r2, [pc, #116]	; (8004968 <HAL_OPAMP_MspInit+0xdc>)
 80048f2:	f043 0301 	orr.w	r3, r3, #1
 80048f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048f8:	4b1b      	ldr	r3, [pc, #108]	; (8004968 <HAL_OPAMP_MspInit+0xdc>)
 80048fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048fc:	f003 0301 	and.w	r3, r3, #1
 8004900:	60fb      	str	r3, [r7, #12]
 8004902:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004904:	23a0      	movs	r3, #160	; 0xa0
 8004906:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004908:	2303      	movs	r3, #3
 800490a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490c:	2300      	movs	r3, #0
 800490e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004910:	f107 0314 	add.w	r3, r7, #20
 8004914:	4619      	mov	r1, r3
 8004916:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800491a:	f003 f833 	bl	8007984 <HAL_GPIO_Init>
}
 800491e:	e01c      	b.n	800495a <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP3)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a12      	ldr	r2, [pc, #72]	; (8004970 <HAL_OPAMP_MspInit+0xe4>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d117      	bne.n	800495a <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800492a:	4b0f      	ldr	r3, [pc, #60]	; (8004968 <HAL_OPAMP_MspInit+0xdc>)
 800492c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800492e:	4a0e      	ldr	r2, [pc, #56]	; (8004968 <HAL_OPAMP_MspInit+0xdc>)
 8004930:	f043 0302 	orr.w	r3, r3, #2
 8004934:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004936:	4b0c      	ldr	r3, [pc, #48]	; (8004968 <HAL_OPAMP_MspInit+0xdc>)
 8004938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	60bb      	str	r3, [r7, #8]
 8004940:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8004942:	2305      	movs	r3, #5
 8004944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004946:	2303      	movs	r3, #3
 8004948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800494a:	2300      	movs	r3, #0
 800494c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800494e:	f107 0314 	add.w	r3, r7, #20
 8004952:	4619      	mov	r1, r3
 8004954:	4807      	ldr	r0, [pc, #28]	; (8004974 <HAL_OPAMP_MspInit+0xe8>)
 8004956:	f003 f815 	bl	8007984 <HAL_GPIO_Init>
}
 800495a:	bf00      	nop
 800495c:	3728      	adds	r7, #40	; 0x28
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40010300 	.word	0x40010300
 8004968:	40021000 	.word	0x40021000
 800496c:	40010304 	.word	0x40010304
 8004970:	40010308 	.word	0x40010308
 8004974:	48000400 	.word	0x48000400

08004978 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b086      	sub	sp, #24
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a30      	ldr	r2, [pc, #192]	; (8004a48 <HAL_TIM_Base_MspInit+0xd0>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d114      	bne.n	80049b4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800498a:	4b30      	ldr	r3, [pc, #192]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 800498c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800498e:	4a2f      	ldr	r2, [pc, #188]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 8004990:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004994:	6613      	str	r3, [r2, #96]	; 0x60
 8004996:	4b2d      	ldr	r3, [pc, #180]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 8004998:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800499a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800499e:	617b      	str	r3, [r7, #20]
 80049a0:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80049a2:	2200      	movs	r2, #0
 80049a4:	2101      	movs	r1, #1
 80049a6:	2019      	movs	r0, #25
 80049a8:	f001 fe7d 	bl	80066a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80049ac:	2019      	movs	r0, #25
 80049ae:	f001 fe94 	bl	80066da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80049b2:	e044      	b.n	8004a3e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049bc:	d114      	bne.n	80049e8 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80049be:	4b23      	ldr	r3, [pc, #140]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 80049c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c2:	4a22      	ldr	r2, [pc, #136]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 80049c4:	f043 0301 	orr.w	r3, r3, #1
 80049c8:	6593      	str	r3, [r2, #88]	; 0x58
 80049ca:	4b20      	ldr	r3, [pc, #128]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 80049cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	613b      	str	r3, [r7, #16]
 80049d4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80049d6:	2200      	movs	r2, #0
 80049d8:	2100      	movs	r1, #0
 80049da:	201c      	movs	r0, #28
 80049dc:	f001 fe63 	bl	80066a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80049e0:	201c      	movs	r0, #28
 80049e2:	f001 fe7a 	bl	80066da <HAL_NVIC_EnableIRQ>
}
 80049e6:	e02a      	b.n	8004a3e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM4)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a18      	ldr	r2, [pc, #96]	; (8004a50 <HAL_TIM_Base_MspInit+0xd8>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d114      	bne.n	8004a1c <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80049f2:	4b16      	ldr	r3, [pc, #88]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 80049f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049f6:	4a15      	ldr	r2, [pc, #84]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 80049f8:	f043 0304 	orr.w	r3, r3, #4
 80049fc:	6593      	str	r3, [r2, #88]	; 0x58
 80049fe:	4b13      	ldr	r3, [pc, #76]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 8004a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a02:	f003 0304 	and.w	r3, r3, #4
 8004a06:	60fb      	str	r3, [r7, #12]
 8004a08:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	2102      	movs	r1, #2
 8004a0e:	201e      	movs	r0, #30
 8004a10:	f001 fe49 	bl	80066a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004a14:	201e      	movs	r0, #30
 8004a16:	f001 fe60 	bl	80066da <HAL_NVIC_EnableIRQ>
}
 8004a1a:	e010      	b.n	8004a3e <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a0c      	ldr	r2, [pc, #48]	; (8004a54 <HAL_TIM_Base_MspInit+0xdc>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d10b      	bne.n	8004a3e <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004a26:	4b09      	ldr	r3, [pc, #36]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 8004a28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a2a:	4a08      	ldr	r2, [pc, #32]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 8004a2c:	f043 0310 	orr.w	r3, r3, #16
 8004a30:	6593      	str	r3, [r2, #88]	; 0x58
 8004a32:	4b06      	ldr	r3, [pc, #24]	; (8004a4c <HAL_TIM_Base_MspInit+0xd4>)
 8004a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a36:	f003 0310 	and.w	r3, r3, #16
 8004a3a:	60bb      	str	r3, [r7, #8]
 8004a3c:	68bb      	ldr	r3, [r7, #8]
}
 8004a3e:	bf00      	nop
 8004a40:	3718      	adds	r7, #24
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	40012c00 	.word	0x40012c00
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	40000800 	.word	0x40000800
 8004a54:	40001000 	.word	0x40001000

08004a58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b08a      	sub	sp, #40	; 0x28
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a60:	f107 0314 	add.w	r3, r7, #20
 8004a64:	2200      	movs	r2, #0
 8004a66:	601a      	str	r2, [r3, #0]
 8004a68:	605a      	str	r2, [r3, #4]
 8004a6a:	609a      	str	r2, [r3, #8]
 8004a6c:	60da      	str	r2, [r3, #12]
 8004a6e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a2f      	ldr	r2, [pc, #188]	; (8004b34 <HAL_TIM_MspPostInit+0xdc>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d157      	bne.n	8004b2a <HAL_TIM_MspPostInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a7a:	4b2f      	ldr	r3, [pc, #188]	; (8004b38 <HAL_TIM_MspPostInit+0xe0>)
 8004a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a7e:	4a2e      	ldr	r2, [pc, #184]	; (8004b38 <HAL_TIM_MspPostInit+0xe0>)
 8004a80:	f043 0304 	orr.w	r3, r3, #4
 8004a84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a86:	4b2c      	ldr	r3, [pc, #176]	; (8004b38 <HAL_TIM_MspPostInit+0xe0>)
 8004a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a8a:	f003 0304 	and.w	r3, r3, #4
 8004a8e:	613b      	str	r3, [r7, #16]
 8004a90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a92:	4b29      	ldr	r3, [pc, #164]	; (8004b38 <HAL_TIM_MspPostInit+0xe0>)
 8004a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a96:	4a28      	ldr	r2, [pc, #160]	; (8004b38 <HAL_TIM_MspPostInit+0xe0>)
 8004a98:	f043 0302 	orr.w	r3, r3, #2
 8004a9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a9e:	4b26      	ldr	r3, [pc, #152]	; (8004b38 <HAL_TIM_MspPostInit+0xe0>)
 8004aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aa2:	f003 0302 	and.w	r3, r3, #2
 8004aa6:	60fb      	str	r3, [r7, #12]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aaa:	4b23      	ldr	r3, [pc, #140]	; (8004b38 <HAL_TIM_MspPostInit+0xe0>)
 8004aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aae:	4a22      	ldr	r2, [pc, #136]	; (8004b38 <HAL_TIM_MspPostInit+0xe0>)
 8004ab0:	f043 0301 	orr.w	r3, r3, #1
 8004ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ab6:	4b20      	ldr	r3, [pc, #128]	; (8004b38 <HAL_TIM_MspPostInit+0xe0>)
 8004ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	60bb      	str	r3, [r7, #8]
 8004ac0:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004ac2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ac6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ac8:	2302      	movs	r3, #2
 8004aca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004acc:	2300      	movs	r3, #0
 8004ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8004ad4:	2304      	movs	r3, #4
 8004ad6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ad8:	f107 0314 	add.w	r3, r7, #20
 8004adc:	4619      	mov	r1, r3
 8004ade:	4817      	ldr	r0, [pc, #92]	; (8004b3c <HAL_TIM_MspPostInit+0xe4>)
 8004ae0:	f002 ff50 	bl	8007984 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004ae4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ae8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aea:	2302      	movs	r3, #2
 8004aec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aee:	2300      	movs	r3, #0
 8004af0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004af2:	2300      	movs	r3, #0
 8004af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8004af6:	2304      	movs	r3, #4
 8004af8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004afa:	f107 0314 	add.w	r3, r7, #20
 8004afe:	4619      	mov	r1, r3
 8004b00:	480f      	ldr	r0, [pc, #60]	; (8004b40 <HAL_TIM_MspPostInit+0xe8>)
 8004b02:	f002 ff3f 	bl	8007984 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 8004b06:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
 8004b0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b0c:	2302      	movs	r3, #2
 8004b0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b10:	2300      	movs	r3, #0
 8004b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b14:	2300      	movs	r3, #0
 8004b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004b18:	2306      	movs	r3, #6
 8004b1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b1c:	f107 0314 	add.w	r3, r7, #20
 8004b20:	4619      	mov	r1, r3
 8004b22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b26:	f002 ff2d 	bl	8007984 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004b2a:	bf00      	nop
 8004b2c:	3728      	adds	r7, #40	; 0x28
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	40012c00 	.word	0x40012c00
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	48000800 	.word	0x48000800
 8004b40:	48000400 	.word	0x48000400

08004b44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b09a      	sub	sp, #104	; 0x68
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b4c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004b50:	2200      	movs	r2, #0
 8004b52:	601a      	str	r2, [r3, #0]
 8004b54:	605a      	str	r2, [r3, #4]
 8004b56:	609a      	str	r2, [r3, #8]
 8004b58:	60da      	str	r2, [r3, #12]
 8004b5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b5c:	f107 0310 	add.w	r3, r7, #16
 8004b60:	2244      	movs	r2, #68	; 0x44
 8004b62:	2100      	movs	r1, #0
 8004b64:	4618      	mov	r0, r3
 8004b66:	f008 fabf 	bl	800d0e8 <memset>
  if(huart->Instance==USART2)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a1e      	ldr	r2, [pc, #120]	; (8004be8 <HAL_UART_MspInit+0xa4>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d135      	bne.n	8004be0 <HAL_UART_MspInit+0x9c>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004b74:	2302      	movs	r3, #2
 8004b76:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b7c:	f107 0310 	add.w	r3, r7, #16
 8004b80:	4618      	mov	r0, r3
 8004b82:	f005 fd67 	bl	800a654 <HAL_RCCEx_PeriphCLKConfig>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d001      	beq.n	8004b90 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004b8c:	f7fd fde6 	bl	800275c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b90:	4b16      	ldr	r3, [pc, #88]	; (8004bec <HAL_UART_MspInit+0xa8>)
 8004b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b94:	4a15      	ldr	r2, [pc, #84]	; (8004bec <HAL_UART_MspInit+0xa8>)
 8004b96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b9a:	6593      	str	r3, [r2, #88]	; 0x58
 8004b9c:	4b13      	ldr	r3, [pc, #76]	; (8004bec <HAL_UART_MspInit+0xa8>)
 8004b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ba0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ba4:	60fb      	str	r3, [r7, #12]
 8004ba6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ba8:	4b10      	ldr	r3, [pc, #64]	; (8004bec <HAL_UART_MspInit+0xa8>)
 8004baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bac:	4a0f      	ldr	r2, [pc, #60]	; (8004bec <HAL_UART_MspInit+0xa8>)
 8004bae:	f043 0302 	orr.w	r3, r3, #2
 8004bb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bb4:	4b0d      	ldr	r3, [pc, #52]	; (8004bec <HAL_UART_MspInit+0xa8>)
 8004bb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	60bb      	str	r3, [r7, #8]
 8004bbe:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8004bc0:	2318      	movs	r3, #24
 8004bc2:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bc4:	2302      	movs	r3, #2
 8004bc6:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004bd0:	2307      	movs	r3, #7
 8004bd2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bd4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004bd8:	4619      	mov	r1, r3
 8004bda:	4805      	ldr	r0, [pc, #20]	; (8004bf0 <HAL_UART_MspInit+0xac>)
 8004bdc:	f002 fed2 	bl	8007984 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004be0:	bf00      	nop
 8004be2:	3768      	adds	r7, #104	; 0x68
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40004400 	.word	0x40004400
 8004bec:	40021000 	.word	0x40021000
 8004bf0:	48000400 	.word	0x48000400

08004bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004bf8:	e7fe      	b.n	8004bf8 <NMI_Handler+0x4>

08004bfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004bfe:	e7fe      	b.n	8004bfe <HardFault_Handler+0x4>

08004c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c00:	b480      	push	{r7}
 8004c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c04:	e7fe      	b.n	8004c04 <MemManage_Handler+0x4>

08004c06 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c06:	b480      	push	{r7}
 8004c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c0a:	e7fe      	b.n	8004c0a <BusFault_Handler+0x4>

08004c0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c10:	e7fe      	b.n	8004c10 <UsageFault_Handler+0x4>

08004c12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004c12:	b480      	push	{r7}
 8004c14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004c16:	bf00      	nop
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c20:	b480      	push	{r7}
 8004c22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c24:	bf00      	nop
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr

08004c2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c2e:	b480      	push	{r7}
 8004c30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c32:	bf00      	nop
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c40:	f000 f992 	bl	8004f68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c44:	bf00      	nop
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004c4c:	4802      	ldr	r0, [pc, #8]	; (8004c58 <FDCAN1_IT0_IRQHandler+0x10>)
 8004c4e:	f002 f9b3 	bl	8006fb8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8004c52:	bf00      	nop
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	20000440 	.word	0x20000440

08004c5c <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004c60:	4802      	ldr	r0, [pc, #8]	; (8004c6c <FDCAN1_IT1_IRQHandler+0x10>)
 8004c62:	f002 f9a9 	bl	8006fb8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8004c66:	bf00      	nop
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	20000440 	.word	0x20000440

08004c70 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004c74:	4802      	ldr	r0, [pc, #8]	; (8004c80 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8004c76:	f006 f963 	bl	800af40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004c7a:	bf00      	nop
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	200005a4 	.word	0x200005a4

08004c84 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004c88:	4802      	ldr	r0, [pc, #8]	; (8004c94 <TIM2_IRQHandler+0x10>)
 8004c8a:	f006 f959 	bl	800af40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004c8e:	bf00      	nop
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	200005f0 	.word	0x200005f0

08004c98 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004c9c:	4802      	ldr	r0, [pc, #8]	; (8004ca8 <TIM4_IRQHandler+0x10>)
 8004c9e:	f006 f94f 	bl	800af40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004ca2:	bf00      	nop
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	2000063c 	.word	0x2000063c

08004cac <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004cb0:	4802      	ldr	r0, [pc, #8]	; (8004cbc <I2C1_EV_IRQHandler+0x10>)
 8004cb2:	f003 f9af 	bl	8008014 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004cb6:	bf00      	nop
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	200004a4 	.word	0x200004a4

08004cc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	af00      	add	r7, sp, #0
	return 1;
 8004cc4:	2301      	movs	r3, #1
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <_kill>:

int _kill(int pid, int sig)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004cda:	f008 f9db 	bl	800d094 <__errno>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2216      	movs	r2, #22
 8004ce2:	601a      	str	r2, [r3, #0]
	return -1;
 8004ce4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3708      	adds	r7, #8
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <_exit>:

void _exit (int status)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004cf8:	f04f 31ff 	mov.w	r1, #4294967295
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f7ff ffe7 	bl	8004cd0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004d02:	e7fe      	b.n	8004d02 <_exit+0x12>

08004d04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d10:	2300      	movs	r3, #0
 8004d12:	617b      	str	r3, [r7, #20]
 8004d14:	e00a      	b.n	8004d2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004d16:	f3af 8000 	nop.w
 8004d1a:	4601      	mov	r1, r0
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	1c5a      	adds	r2, r3, #1
 8004d20:	60ba      	str	r2, [r7, #8]
 8004d22:	b2ca      	uxtb	r2, r1
 8004d24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	3301      	adds	r3, #1
 8004d2a:	617b      	str	r3, [r7, #20]
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	dbf0      	blt.n	8004d16 <_read+0x12>
	}

return len;
 8004d34:	687b      	ldr	r3, [r7, #4]
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3718      	adds	r7, #24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d3e:	b580      	push	{r7, lr}
 8004d40:	b086      	sub	sp, #24
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	60f8      	str	r0, [r7, #12]
 8004d46:	60b9      	str	r1, [r7, #8]
 8004d48:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	617b      	str	r3, [r7, #20]
 8004d4e:	e009      	b.n	8004d64 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	1c5a      	adds	r2, r3, #1
 8004d54:	60ba      	str	r2, [r7, #8]
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	3301      	adds	r3, #1
 8004d62:	617b      	str	r3, [r7, #20]
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	dbf1      	blt.n	8004d50 <_write+0x12>
	}
	return len;
 8004d6c:	687b      	ldr	r3, [r7, #4]
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3718      	adds	r7, #24
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <_close>:

int _close(int file)
{
 8004d76:	b480      	push	{r7}
 8004d78:	b083      	sub	sp, #12
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
	return -1;
 8004d7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr

08004d8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d8e:	b480      	push	{r7}
 8004d90:	b083      	sub	sp, #12
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
 8004d96:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d9e:	605a      	str	r2, [r3, #4]
	return 0;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <_isatty>:

int _isatty(int file)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b083      	sub	sp, #12
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
	return 1;
 8004db6:	2301      	movs	r3, #1
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
	return 0;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3714      	adds	r7, #20
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
	...

08004de0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004de8:	4a14      	ldr	r2, [pc, #80]	; (8004e3c <_sbrk+0x5c>)
 8004dea:	4b15      	ldr	r3, [pc, #84]	; (8004e40 <_sbrk+0x60>)
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004df4:	4b13      	ldr	r3, [pc, #76]	; (8004e44 <_sbrk+0x64>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d102      	bne.n	8004e02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004dfc:	4b11      	ldr	r3, [pc, #68]	; (8004e44 <_sbrk+0x64>)
 8004dfe:	4a12      	ldr	r2, [pc, #72]	; (8004e48 <_sbrk+0x68>)
 8004e00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e02:	4b10      	ldr	r3, [pc, #64]	; (8004e44 <_sbrk+0x64>)
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4413      	add	r3, r2
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d207      	bcs.n	8004e20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e10:	f008 f940 	bl	800d094 <__errno>
 8004e14:	4603      	mov	r3, r0
 8004e16:	220c      	movs	r2, #12
 8004e18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e1e:	e009      	b.n	8004e34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e20:	4b08      	ldr	r3, [pc, #32]	; (8004e44 <_sbrk+0x64>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e26:	4b07      	ldr	r3, [pc, #28]	; (8004e44 <_sbrk+0x64>)
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	4a05      	ldr	r2, [pc, #20]	; (8004e44 <_sbrk+0x64>)
 8004e30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e32:	68fb      	ldr	r3, [r7, #12]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3718      	adds	r7, #24
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	20008000 	.word	0x20008000
 8004e40:	00000400 	.word	0x00000400
 8004e44:	20000768 	.word	0x20000768
 8004e48:	20000780 	.word	0x20000780

08004e4c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004e50:	4b06      	ldr	r3, [pc, #24]	; (8004e6c <SystemInit+0x20>)
 8004e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e56:	4a05      	ldr	r2, [pc, #20]	; (8004e6c <SystemInit+0x20>)
 8004e58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e60:	bf00      	nop
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	e000ed00 	.word	0xe000ed00

08004e70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004e70:	480d      	ldr	r0, [pc, #52]	; (8004ea8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004e72:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004e74:	480d      	ldr	r0, [pc, #52]	; (8004eac <LoopForever+0x6>)
  ldr r1, =_edata
 8004e76:	490e      	ldr	r1, [pc, #56]	; (8004eb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004e78:	4a0e      	ldr	r2, [pc, #56]	; (8004eb4 <LoopForever+0xe>)
  movs r3, #0
 8004e7a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004e7c:	e002      	b.n	8004e84 <LoopCopyDataInit>

08004e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e82:	3304      	adds	r3, #4

08004e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e88:	d3f9      	bcc.n	8004e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e8a:	4a0b      	ldr	r2, [pc, #44]	; (8004eb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004e8c:	4c0b      	ldr	r4, [pc, #44]	; (8004ebc <LoopForever+0x16>)
  movs r3, #0
 8004e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e90:	e001      	b.n	8004e96 <LoopFillZerobss>

08004e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e94:	3204      	adds	r2, #4

08004e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e98:	d3fb      	bcc.n	8004e92 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004e9a:	f7ff ffd7 	bl	8004e4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e9e:	f008 f8ff 	bl	800d0a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004ea2:	f7fc ff3f 	bl	8001d24 <main>

08004ea6 <LoopForever>:

LoopForever:
    b LoopForever
 8004ea6:	e7fe      	b.n	8004ea6 <LoopForever>
  ldr   r0, =_estack
 8004ea8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004eb0:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8004eb4:	0801164c 	.word	0x0801164c
  ldr r2, =_sbss
 8004eb8:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8004ebc:	20000780 	.word	0x20000780

08004ec0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004ec0:	e7fe      	b.n	8004ec0 <ADC1_2_IRQHandler>

08004ec2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ec2:	b580      	push	{r7, lr}
 8004ec4:	b082      	sub	sp, #8
 8004ec6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ecc:	2003      	movs	r0, #3
 8004ece:	f001 fbdf 	bl	8006690 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004ed2:	200f      	movs	r0, #15
 8004ed4:	f000 f80e 	bl	8004ef4 <HAL_InitTick>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d002      	beq.n	8004ee4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	71fb      	strb	r3, [r7, #7]
 8004ee2:	e001      	b.n	8004ee8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004ee4:	f7ff fb1c 	bl	8004520 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004ee8:	79fb      	ldrb	r3, [r7, #7]

}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3708      	adds	r7, #8
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
	...

08004ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004efc:	2300      	movs	r3, #0
 8004efe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004f00:	4b16      	ldr	r3, [pc, #88]	; (8004f5c <HAL_InitTick+0x68>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d022      	beq.n	8004f4e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004f08:	4b15      	ldr	r3, [pc, #84]	; (8004f60 <HAL_InitTick+0x6c>)
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	4b13      	ldr	r3, [pc, #76]	; (8004f5c <HAL_InitTick+0x68>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004f14:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f001 fbea 	bl	80066f6 <HAL_SYSTICK_Config>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10f      	bne.n	8004f48 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b0f      	cmp	r3, #15
 8004f2c:	d809      	bhi.n	8004f42 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f2e:	2200      	movs	r2, #0
 8004f30:	6879      	ldr	r1, [r7, #4]
 8004f32:	f04f 30ff 	mov.w	r0, #4294967295
 8004f36:	f001 fbb6 	bl	80066a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004f3a:	4a0a      	ldr	r2, [pc, #40]	; (8004f64 <HAL_InitTick+0x70>)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6013      	str	r3, [r2, #0]
 8004f40:	e007      	b.n	8004f52 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	73fb      	strb	r3, [r7, #15]
 8004f46:	e004      	b.n	8004f52 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	73fb      	strb	r3, [r7, #15]
 8004f4c:	e001      	b.n	8004f52 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	20000008 	.word	0x20000008
 8004f60:	20000000 	.word	0x20000000
 8004f64:	20000004 	.word	0x20000004

08004f68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f6c:	4b05      	ldr	r3, [pc, #20]	; (8004f84 <HAL_IncTick+0x1c>)
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	4b05      	ldr	r3, [pc, #20]	; (8004f88 <HAL_IncTick+0x20>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4413      	add	r3, r2
 8004f76:	4a03      	ldr	r2, [pc, #12]	; (8004f84 <HAL_IncTick+0x1c>)
 8004f78:	6013      	str	r3, [r2, #0]
}
 8004f7a:	bf00      	nop
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr
 8004f84:	2000076c 	.word	0x2000076c
 8004f88:	20000008 	.word	0x20000008

08004f8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8004f90:	4b03      	ldr	r3, [pc, #12]	; (8004fa0 <HAL_GetTick+0x14>)
 8004f92:	681b      	ldr	r3, [r3, #0]
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	2000076c 	.word	0x2000076c

08004fa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004fac:	f7ff ffee 	bl	8004f8c <HAL_GetTick>
 8004fb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fbc:	d004      	beq.n	8004fc8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fbe:	4b09      	ldr	r3, [pc, #36]	; (8004fe4 <HAL_Delay+0x40>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4413      	add	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004fc8:	bf00      	nop
 8004fca:	f7ff ffdf 	bl	8004f8c <HAL_GetTick>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d8f7      	bhi.n	8004fca <HAL_Delay+0x26>
  {
  }
}
 8004fda:	bf00      	nop
 8004fdc:	bf00      	nop
 8004fde:	3710      	adds	r7, #16
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	20000008 	.word	0x20000008

08004fe8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	431a      	orrs	r2, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	609a      	str	r2, [r3, #8]
}
 8005002:	bf00      	nop
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr

0800500e <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800501e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	6093      	str	r3, [r2, #8]
}
 8005026:	bf00      	nop
 8005028:	370c      	adds	r7, #12
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr

08005032 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005032:	b480      	push	{r7}
 8005034:	b083      	sub	sp, #12
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005042:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005046:	d101      	bne.n	800504c <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005048:	2301      	movs	r3, #1
 800504a:	e000      	b.n	800504e <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	370c      	adds	r7, #12
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800505a:	b480      	push	{r7}
 800505c:	b083      	sub	sp, #12
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800506a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800506e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005076:	bf00      	nop
 8005078:	370c      	adds	r7, #12
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr

08005082 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005082:	b480      	push	{r7}
 8005084:	b083      	sub	sp, #12
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005092:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005096:	d101      	bne.n	800509c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005098:	2301      	movs	r3, #1
 800509a:	e000      	b.n	800509e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr

080050aa <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80050aa:	b480      	push	{r7}
 80050ac:	b083      	sub	sp, #12
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80050ba:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80050be:	f043 0201 	orr.w	r2, r3, #1
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b083      	sub	sp, #12
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	f003 0301 	and.w	r3, r3, #1
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d101      	bne.n	80050ea <LL_ADC_IsEnabled+0x18>
 80050e6:	2301      	movs	r3, #1
 80050e8:	e000      	b.n	80050ec <LL_ADC_IsEnabled+0x1a>
 80050ea:	2300      	movs	r3, #0
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	370c      	adds	r7, #12
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	f003 0304 	and.w	r3, r3, #4
 8005108:	2b04      	cmp	r3, #4
 800510a:	d101      	bne.n	8005110 <LL_ADC_REG_IsConversionOngoing+0x18>
 800510c:	2301      	movs	r3, #1
 800510e:	e000      	b.n	8005112 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	370c      	adds	r7, #12
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr

0800511e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800511e:	b480      	push	{r7}
 8005120:	b083      	sub	sp, #12
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f003 0308 	and.w	r3, r3, #8
 800512e:	2b08      	cmp	r3, #8
 8005130:	d101      	bne.n	8005136 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005132:	2301      	movs	r3, #1
 8005134:	e000      	b.n	8005138 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005144:	b590      	push	{r4, r7, lr}
 8005146:	b089      	sub	sp, #36	; 0x24
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800514c:	2300      	movs	r3, #0
 800514e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005150:	2300      	movs	r3, #0
 8005152:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d101      	bne.n	800515e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e177      	b.n	800544e <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005168:	2b00      	cmp	r3, #0
 800516a:	d109      	bne.n	8005180 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7ff f9fb 	bl	8004568 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4618      	mov	r0, r3
 8005186:	f7ff ff54 	bl	8005032 <LL_ADC_IsDeepPowerDownEnabled>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d004      	beq.n	800519a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4618      	mov	r0, r3
 8005196:	f7ff ff3a 	bl	800500e <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4618      	mov	r0, r3
 80051a0:	f7ff ff6f 	bl	8005082 <LL_ADC_IsInternalRegulatorEnabled>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d115      	bne.n	80051d6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4618      	mov	r0, r3
 80051b0:	f7ff ff53 	bl	800505a <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80051b4:	4b9c      	ldr	r3, [pc, #624]	; (8005428 <HAL_ADC_Init+0x2e4>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	099b      	lsrs	r3, r3, #6
 80051ba:	4a9c      	ldr	r2, [pc, #624]	; (800542c <HAL_ADC_Init+0x2e8>)
 80051bc:	fba2 2303 	umull	r2, r3, r2, r3
 80051c0:	099b      	lsrs	r3, r3, #6
 80051c2:	3301      	adds	r3, #1
 80051c4:	005b      	lsls	r3, r3, #1
 80051c6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80051c8:	e002      	b.n	80051d0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	3b01      	subs	r3, #1
 80051ce:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1f9      	bne.n	80051ca <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4618      	mov	r0, r3
 80051dc:	f7ff ff51 	bl	8005082 <LL_ADC_IsInternalRegulatorEnabled>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10d      	bne.n	8005202 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ea:	f043 0210 	orr.w	r2, r3, #16
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051f6:	f043 0201 	orr.w	r2, r3, #1
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4618      	mov	r0, r3
 8005208:	f7ff ff76 	bl	80050f8 <LL_ADC_REG_IsConversionOngoing>
 800520c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005212:	f003 0310 	and.w	r3, r3, #16
 8005216:	2b00      	cmp	r3, #0
 8005218:	f040 8110 	bne.w	800543c <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	2b00      	cmp	r3, #0
 8005220:	f040 810c 	bne.w	800543c <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005228:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800522c:	f043 0202 	orr.w	r2, r3, #2
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4618      	mov	r0, r3
 800523a:	f7ff ff4a 	bl	80050d2 <LL_ADC_IsEnabled>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d111      	bne.n	8005268 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005244:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005248:	f7ff ff43 	bl	80050d2 <LL_ADC_IsEnabled>
 800524c:	4604      	mov	r4, r0
 800524e:	4878      	ldr	r0, [pc, #480]	; (8005430 <HAL_ADC_Init+0x2ec>)
 8005250:	f7ff ff3f 	bl	80050d2 <LL_ADC_IsEnabled>
 8005254:	4603      	mov	r3, r0
 8005256:	4323      	orrs	r3, r4
 8005258:	2b00      	cmp	r3, #0
 800525a:	d105      	bne.n	8005268 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	4619      	mov	r1, r3
 8005262:	4874      	ldr	r0, [pc, #464]	; (8005434 <HAL_ADC_Init+0x2f0>)
 8005264:	f7ff fec0 	bl	8004fe8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	7f5b      	ldrb	r3, [r3, #29]
 800526c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005272:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005278:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800527e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005286:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005288:	4313      	orrs	r3, r2
 800528a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005292:	2b01      	cmp	r3, #1
 8005294:	d106      	bne.n	80052a4 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800529a:	3b01      	subs	r3, #1
 800529c:	045b      	lsls	r3, r3, #17
 800529e:	69ba      	ldr	r2, [r7, #24]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d009      	beq.n	80052c0 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b0:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80052ba:	69ba      	ldr	r2, [r7, #24]
 80052bc:	4313      	orrs	r3, r2
 80052be:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68da      	ldr	r2, [r3, #12]
 80052c6:	4b5c      	ldr	r3, [pc, #368]	; (8005438 <HAL_ADC_Init+0x2f4>)
 80052c8:	4013      	ands	r3, r2
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	6812      	ldr	r2, [r2, #0]
 80052ce:	69b9      	ldr	r1, [r7, #24]
 80052d0:	430b      	orrs	r3, r1
 80052d2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	430a      	orrs	r2, r1
 80052e8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7ff ff02 	bl	80050f8 <LL_ADC_REG_IsConversionOngoing>
 80052f4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4618      	mov	r0, r3
 80052fc:	f7ff ff0f 	bl	800511e <LL_ADC_INJ_IsConversionOngoing>
 8005300:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d16d      	bne.n	80053e4 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d16a      	bne.n	80053e4 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005312:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800531a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800531c:	4313      	orrs	r3, r2
 800531e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800532a:	f023 0302 	bic.w	r3, r3, #2
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	6812      	ldr	r2, [r2, #0]
 8005332:	69b9      	ldr	r1, [r7, #24]
 8005334:	430b      	orrs	r3, r1
 8005336:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d017      	beq.n	8005370 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	691a      	ldr	r2, [r3, #16]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800534e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005358:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800535c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	6911      	ldr	r1, [r2, #16]
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	6812      	ldr	r2, [r2, #0]
 8005368:	430b      	orrs	r3, r1
 800536a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800536e:	e013      	b.n	8005398 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	691a      	ldr	r2, [r3, #16]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800537e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	6812      	ldr	r2, [r2, #0]
 800538c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005390:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005394:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d118      	bne.n	80053d4 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	691b      	ldr	r3, [r3, #16]
 80053a8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80053ac:	f023 0304 	bic.w	r3, r3, #4
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80053b8:	4311      	orrs	r1, r2
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80053be:	4311      	orrs	r1, r2
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80053c4:	430a      	orrs	r2, r1
 80053c6:	431a      	orrs	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f042 0201 	orr.w	r2, r2, #1
 80053d0:	611a      	str	r2, [r3, #16]
 80053d2:	e007      	b.n	80053e4 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	691a      	ldr	r2, [r3, #16]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f022 0201 	bic.w	r2, r2, #1
 80053e2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	695b      	ldr	r3, [r3, #20]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d10c      	bne.n	8005406 <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f2:	f023 010f 	bic.w	r1, r3, #15
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	1e5a      	subs	r2, r3, #1
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	430a      	orrs	r2, r1
 8005402:	631a      	str	r2, [r3, #48]	; 0x30
 8005404:	e007      	b.n	8005416 <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f022 020f 	bic.w	r2, r2, #15
 8005414:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800541a:	f023 0303 	bic.w	r3, r3, #3
 800541e:	f043 0201 	orr.w	r2, r3, #1
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	65da      	str	r2, [r3, #92]	; 0x5c
 8005426:	e011      	b.n	800544c <HAL_ADC_Init+0x308>
 8005428:	20000000 	.word	0x20000000
 800542c:	053e2d63 	.word	0x053e2d63
 8005430:	50000100 	.word	0x50000100
 8005434:	50000300 	.word	0x50000300
 8005438:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005440:	f043 0210 	orr.w	r2, r3, #16
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800544c:	7ffb      	ldrb	r3, [r7, #31]
}
 800544e:	4618      	mov	r0, r3
 8005450:	3724      	adds	r7, #36	; 0x24
 8005452:	46bd      	mov	sp, r7
 8005454:	bd90      	pop	{r4, r7, pc}
 8005456:	bf00      	nop

08005458 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4618      	mov	r0, r3
 8005466:	f7ff fe34 	bl	80050d2 <LL_ADC_IsEnabled>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d14d      	bne.n	800550c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689a      	ldr	r2, [r3, #8]
 8005476:	4b28      	ldr	r3, [pc, #160]	; (8005518 <ADC_Enable+0xc0>)
 8005478:	4013      	ands	r3, r2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00d      	beq.n	800549a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005482:	f043 0210 	orr.w	r2, r3, #16
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800548e:	f043 0201 	orr.w	r2, r3, #1
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e039      	b.n	800550e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4618      	mov	r0, r3
 80054a0:	f7ff fe03 	bl	80050aa <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80054a4:	f7ff fd72 	bl	8004f8c <HAL_GetTick>
 80054a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80054aa:	e028      	b.n	80054fe <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7ff fe0e 	bl	80050d2 <LL_ADC_IsEnabled>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d104      	bne.n	80054c6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7ff fdf2 	bl	80050aa <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80054c6:	f7ff fd61 	bl	8004f8c <HAL_GetTick>
 80054ca:	4602      	mov	r2, r0
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	1ad3      	subs	r3, r2, r3
 80054d0:	2b02      	cmp	r3, #2
 80054d2:	d914      	bls.n	80054fe <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0301 	and.w	r3, r3, #1
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d00d      	beq.n	80054fe <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054e6:	f043 0210 	orr.w	r2, r3, #16
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054f2:	f043 0201 	orr.w	r2, r3, #1
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e007      	b.n	800550e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	2b01      	cmp	r3, #1
 800550a:	d1cf      	bne.n	80054ac <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	8000003f 	.word	0x8000003f

0800551c <LL_ADC_SetCommonPathInternalCh>:
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	431a      	orrs	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	609a      	str	r2, [r3, #8]
}
 8005536:	bf00      	nop
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr

08005542 <LL_ADC_GetCommonPathInternalCh>:
{
 8005542:	b480      	push	{r7}
 8005544:	b083      	sub	sp, #12
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005552:	4618      	mov	r0, r3
 8005554:	370c      	adds	r7, #12
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
	...

08005560 <LL_ADC_SetOffset>:
{
 8005560:	b480      	push	{r7}
 8005562:	b087      	sub	sp, #28
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]
 800556c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	3360      	adds	r3, #96	; 0x60
 8005572:	461a      	mov	r2, r3
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	4b08      	ldr	r3, [pc, #32]	; (80055a4 <LL_ADC_SetOffset+0x44>)
 8005582:	4013      	ands	r3, r2
 8005584:	687a      	ldr	r2, [r7, #4]
 8005586:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800558a:	683a      	ldr	r2, [r7, #0]
 800558c:	430a      	orrs	r2, r1
 800558e:	4313      	orrs	r3, r2
 8005590:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	601a      	str	r2, [r3, #0]
}
 8005598:	bf00      	nop
 800559a:	371c      	adds	r7, #28
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr
 80055a4:	03fff000 	.word	0x03fff000

080055a8 <LL_ADC_GetOffsetChannel>:
{
 80055a8:	b480      	push	{r7}
 80055aa:	b085      	sub	sp, #20
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	3360      	adds	r3, #96	; 0x60
 80055b6:	461a      	mov	r2, r3
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	4413      	add	r3, r2
 80055be:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3714      	adds	r7, #20
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <LL_ADC_SetOffsetState>:
{
 80055d4:	b480      	push	{r7}
 80055d6:	b087      	sub	sp, #28
 80055d8:	af00      	add	r7, sp, #0
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	60b9      	str	r1, [r7, #8]
 80055de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	3360      	adds	r3, #96	; 0x60
 80055e4:	461a      	mov	r2, r3
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	4413      	add	r3, r2
 80055ec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	431a      	orrs	r2, r3
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	601a      	str	r2, [r3, #0]
}
 80055fe:	bf00      	nop
 8005600:	371c      	adds	r7, #28
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr

0800560a <LL_ADC_SetOffsetSign>:
{
 800560a:	b480      	push	{r7}
 800560c:	b087      	sub	sp, #28
 800560e:	af00      	add	r7, sp, #0
 8005610:	60f8      	str	r0, [r7, #12]
 8005612:	60b9      	str	r1, [r7, #8]
 8005614:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	3360      	adds	r3, #96	; 0x60
 800561a:	461a      	mov	r2, r3
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	4413      	add	r3, r2
 8005622:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	431a      	orrs	r2, r3
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	601a      	str	r2, [r3, #0]
}
 8005634:	bf00      	nop
 8005636:	371c      	adds	r7, #28
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <LL_ADC_SetOffsetSaturation>:
{
 8005640:	b480      	push	{r7}
 8005642:	b087      	sub	sp, #28
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	3360      	adds	r3, #96	; 0x60
 8005650:	461a      	mov	r2, r3
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	4413      	add	r3, r2
 8005658:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	431a      	orrs	r2, r3
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	601a      	str	r2, [r3, #0]
}
 800566a:	bf00      	nop
 800566c:	371c      	adds	r7, #28
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr

08005676 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8005676:	b480      	push	{r7}
 8005678:	b083      	sub	sp, #12
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
 800567e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	431a      	orrs	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	615a      	str	r2, [r3, #20]
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <LL_ADC_INJ_GetTrigAuto>:
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	370c      	adds	r7, #12
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <LL_ADC_SetChannelSamplingTime>:
{
 80056b8:	b480      	push	{r7}
 80056ba:	b087      	sub	sp, #28
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	3314      	adds	r3, #20
 80056c8:	461a      	mov	r2, r3
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	0e5b      	lsrs	r3, r3, #25
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	f003 0304 	and.w	r3, r3, #4
 80056d4:	4413      	add	r3, r2
 80056d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	0d1b      	lsrs	r3, r3, #20
 80056e0:	f003 031f 	and.w	r3, r3, #31
 80056e4:	2107      	movs	r1, #7
 80056e6:	fa01 f303 	lsl.w	r3, r1, r3
 80056ea:	43db      	mvns	r3, r3
 80056ec:	401a      	ands	r2, r3
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	0d1b      	lsrs	r3, r3, #20
 80056f2:	f003 031f 	and.w	r3, r3, #31
 80056f6:	6879      	ldr	r1, [r7, #4]
 80056f8:	fa01 f303 	lsl.w	r3, r1, r3
 80056fc:	431a      	orrs	r2, r3
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	601a      	str	r2, [r3, #0]
}
 8005702:	bf00      	nop
 8005704:	371c      	adds	r7, #28
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
	...

08005710 <LL_ADC_SetChannelSingleDiff>:
{
 8005710:	b480      	push	{r7}
 8005712:	b085      	sub	sp, #20
 8005714:	af00      	add	r7, sp, #0
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	60b9      	str	r1, [r7, #8]
 800571a:	607a      	str	r2, [r7, #4]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a0f      	ldr	r2, [pc, #60]	; (800575c <LL_ADC_SetChannelSingleDiff+0x4c>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d10a      	bne.n	800573a <LL_ADC_SetChannelSingleDiff+0x2a>
    SET_BIT(ADCx->DIFSEL,
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005730:	431a      	orrs	r2, r3
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005738:	e00a      	b.n	8005750 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005746:	43db      	mvns	r3, r3
 8005748:	401a      	ands	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005750:	bf00      	nop
 8005752:	3714      	adds	r7, #20
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr
 800575c:	407f0000 	.word	0x407f0000

08005760 <LL_ADC_GetMultimode>:
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	f003 031f 	and.w	r3, r3, #31
}
 8005770:	4618      	mov	r0, r3
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <LL_ADC_IsEnabled>:
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f003 0301 	and.w	r3, r3, #1
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <LL_ADC_IsEnabled+0x18>
 8005790:	2301      	movs	r3, #1
 8005792:	e000      	b.n	8005796 <LL_ADC_IsEnabled+0x1a>
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	370c      	adds	r7, #12
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr

080057a2 <LL_ADC_REG_IsConversionOngoing>:
{
 80057a2:	b480      	push	{r7}
 80057a4:	b083      	sub	sp, #12
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f003 0304 	and.w	r3, r3, #4
 80057b2:	2b04      	cmp	r3, #4
 80057b4:	d101      	bne.n	80057ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80057b6:	2301      	movs	r3, #1
 80057b8:	e000      	b.n	80057bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80057ba:	2300      	movs	r3, #0
}
 80057bc:	4618      	mov	r0, r3
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <LL_ADC_INJ_StartConversion>:
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80057d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80057dc:	f043 0208 	orr.w	r2, r3, #8
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	609a      	str	r2, [r3, #8]
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <LL_ADC_INJ_IsConversionOngoing>:
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f003 0308 	and.w	r3, r3, #8
 8005800:	2b08      	cmp	r3, #8
 8005802:	d101      	bne.n	8005808 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005804:	2301      	movs	r3, #1
 8005806:	e000      	b.n	800580a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr
	...

08005818 <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005820:	4853      	ldr	r0, [pc, #332]	; (8005970 <HAL_ADCEx_InjectedStart+0x158>)
 8005822:	f7ff ff9d 	bl	8005760 <LL_ADC_GetMultimode>
 8005826:	6178      	str	r0, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4618      	mov	r0, r3
 800582e:	f7ff ffdf 	bl	80057f0 <LL_ADC_INJ_IsConversionOngoing>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d001      	beq.n	800583c <HAL_ADCEx_InjectedStart+0x24>
  {
    return HAL_BUSY;
 8005838:	2302      	movs	r3, #2
 800583a:	e094      	b.n	8005966 <HAL_ADCEx_InjectedStart+0x14e>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005846:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800584e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10a      	bne.n	800586c <HAL_ADCEx_InjectedStart+0x54>
        && (tmp_config_injected_queue == 0UL)
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d107      	bne.n	800586c <HAL_ADCEx_InjectedStart+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005860:	f043 0220 	orr.w	r2, r3, #32
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e07c      	b.n	8005966 <HAL_ADCEx_InjectedStart+0x14e>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005872:	2b01      	cmp	r3, #1
 8005874:	d101      	bne.n	800587a <HAL_ADCEx_InjectedStart+0x62>
 8005876:	2302      	movs	r3, #2
 8005878:	e075      	b.n	8005966 <HAL_ADCEx_InjectedStart+0x14e>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2201      	movs	r2, #1
 800587e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f7ff fde8 	bl	8005458 <ADC_Enable>
 8005888:	4603      	mov	r3, r0
 800588a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800588c:	7bfb      	ldrb	r3, [r7, #15]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d164      	bne.n	800595c <HAL_ADCEx_InjectedStart+0x144>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800589a:	2b00      	cmp	r3, #0
 800589c:	d006      	beq.n	80058ac <HAL_ADCEx_InjectedStart+0x94>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058a2:	f023 0208 	bic.w	r2, r3, #8
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	661a      	str	r2, [r3, #96]	; 0x60
 80058aa:	e002      	b.n	80058b2 <HAL_ADCEx_InjectedStart+0x9a>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80058ba:	f023 0301 	bic.w	r3, r3, #1
 80058be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a2a      	ldr	r2, [pc, #168]	; (8005974 <HAL_ADCEx_InjectedStart+0x15c>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d002      	beq.n	80058d6 <HAL_ADCEx_InjectedStart+0xbe>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	e001      	b.n	80058da <HAL_ADCEx_InjectedStart+0xc2>
 80058d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	6812      	ldr	r2, [r2, #0]
 80058de:	4293      	cmp	r3, r2
 80058e0:	d002      	beq.n	80058e8 <HAL_ADCEx_InjectedStart+0xd0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d105      	bne.n	80058f4 <HAL_ADCEx_InjectedStart+0xdc>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058ec:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2260      	movs	r2, #96	; 0x60
 80058fa:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a1a      	ldr	r2, [pc, #104]	; (8005974 <HAL_ADCEx_InjectedStart+0x15c>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d002      	beq.n	8005914 <HAL_ADCEx_InjectedStart+0xfc>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	e001      	b.n	8005918 <HAL_ADCEx_InjectedStart+0x100>
 8005914:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	6812      	ldr	r2, [r2, #0]
 800591c:	4293      	cmp	r3, r2
 800591e:	d008      	beq.n	8005932 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d005      	beq.n	8005932 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	2b06      	cmp	r3, #6
 800592a:	d002      	beq.n	8005932 <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	2b07      	cmp	r3, #7
 8005930:	d10d      	bne.n	800594e <HAL_ADCEx_InjectedStart+0x136>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4618      	mov	r0, r3
 8005938:	f7ff feb0 	bl	800569c <LL_ADC_INJ_GetTrigAuto>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d110      	bne.n	8005964 <HAL_ADCEx_InjectedStart+0x14c>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4618      	mov	r0, r3
 8005948:	f7ff ff3e 	bl	80057c8 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800594c:	e00a      	b.n	8005964 <HAL_ADCEx_InjectedStart+0x14c>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005952:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	65da      	str	r2, [r3, #92]	; 0x5c
 800595a:	e003      	b.n	8005964 <HAL_ADCEx_InjectedStart+0x14c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2200      	movs	r2, #0
 8005960:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8005964:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005966:	4618      	mov	r0, r3
 8005968:	3718      	adds	r7, #24
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	50000300 	.word	0x50000300
 8005974:	50000100 	.word	0x50000100

08005978 <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	f240 321b 	movw	r2, #795	; 0x31b
 8005988:	4293      	cmp	r3, r2
 800598a:	d00e      	beq.n	80059aa <HAL_ADCEx_InjectedGetValue+0x32>
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	f5b3 7f47 	cmp.w	r3, #796	; 0x31c
 8005992:	d21c      	bcs.n	80059ce <HAL_ADCEx_InjectedGetValue+0x56>
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	f240 120f 	movw	r2, #271	; 0x10f
 800599a:	4293      	cmp	r3, r2
 800599c:	d011      	beq.n	80059c2 <HAL_ADCEx_InjectedGetValue+0x4a>
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	f240 2215 	movw	r2, #533	; 0x215
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d006      	beq.n	80059b6 <HAL_ADCEx_InjectedGetValue+0x3e>
 80059a8:	e011      	b.n	80059ce <HAL_ADCEx_InjectedGetValue+0x56>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059b2:	60fb      	str	r3, [r7, #12]
      break;
 80059b4:	e011      	b.n	80059da <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059be:	60fb      	str	r3, [r7, #12]
      break;
 80059c0:	e00b      	b.n	80059da <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059ca:	60fb      	str	r3, [r7, #12]
      break;
 80059cc:	e005      	b.n	80059da <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059d6:	60fb      	str	r3, [r7, #12]
      break;
 80059d8:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 80059da:	68fb      	ldr	r3, [r7, #12]
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3714      	adds	r7, #20
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b0b6      	sub	sp, #216	; 0xd8
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059f2:	2300      	movs	r3, #0
 80059f4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80059f8:	2300      	movs	r3, #0
 80059fa:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 80059fc:	2300      	movs	r3, #0
 80059fe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d102      	bne.n	8005a12 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8005a0c:	2302      	movs	r3, #2
 8005a0e:	f000 bcb5 	b.w	800637c <HAL_ADCEx_InjectedConfigChannel+0x994>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <HAL_ADCEx_InjectedConfigChannel+0x42>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d130      	bne.n	8005a8c <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	2b09      	cmp	r3, #9
 8005a30:	d179      	bne.n	8005b26 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d010      	beq.n	8005a5c <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	0e9b      	lsrs	r3, r3, #26
 8005a40:	025b      	lsls	r3, r3, #9
 8005a42:	f403 5278 	and.w	r2, r3, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4a:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8005a4e:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005a5a:	e007      	b.n	8005a6c <HAL_ADCEx_InjectedConfigChannel+0x84>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	0e9b      	lsrs	r3, r3, #26
 8005a62:	025b      	lsls	r3, r3, #9
 8005a64:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8005a68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a72:	4b84      	ldr	r3, [pc, #528]	; (8005c84 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8005a74:	4013      	ands	r3, r2
 8005a76:	687a      	ldr	r2, [r7, #4]
 8005a78:	6812      	ldr	r2, [r2, #0]
 8005a7a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8005a7e:	430b      	orrs	r3, r1
 8005a80:	64d3      	str	r3, [r2, #76]	; 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005a88:	665a      	str	r2, [r3, #100]	; 0x64
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005a8a:	e04c      	b.n	8005b26 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d11d      	bne.n	8005ad0 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	6a1a      	ldr	r2, [r3, #32]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00d      	beq.n	8005ac6 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	6a1b      	ldr	r3, [r3, #32]
 8005aae:	1e5a      	subs	r2, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ab4:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8005ab8:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ac4:	e004      	b.n	8005ad0 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	6a1b      	ldr	r3, [r3, #32]
 8005aca:	3b01      	subs	r3, #1
 8005acc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	0e9b      	lsrs	r3, r3, #26
 8005ad6:	f003 021f 	and.w	r2, r3, #31
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	f003 031f 	and.w	r3, r3, #31
 8005ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005aea:	4313      	orrs	r3, r2
 8005aec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005af4:	1e5a      	subs	r2, r3, #1
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	669a      	str	r2, [r3, #104]	; 0x68

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005afe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005b02:	431a      	orrs	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	665a      	str	r2, [r3, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d10a      	bne.n	8005b26 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b16:	4b5b      	ldr	r3, [pc, #364]	; (8005c84 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8005b18:	4013      	ands	r3, r2
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	6e51      	ldr	r1, [r2, #100]	; 0x64
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	6812      	ldr	r2, [r2, #0]
 8005b22:	430b      	orrs	r3, r1
 8005b24:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7ff fe60 	bl	80057f0 <LL_ADC_INJ_IsConversionOngoing>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d124      	bne.n	8005b80 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d112      	bne.n	8005b66 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8005b50:	055a      	lsls	r2, r3, #21
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005b58:	051b      	lsls	r3, r3, #20
 8005b5a:	431a      	orrs	r2, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	430a      	orrs	r2, r1
 8005b62:	60da      	str	r2, [r3, #12]
 8005b64:	e00c      	b.n	8005b80 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8005b76:	055a      	lsls	r2, r3, #21
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7ff fe0c 	bl	80057a2 <LL_ADC_REG_IsConversionOngoing>
 8005b8a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7ff fe2c 	bl	80057f0 <LL_ADC_INJ_IsConversionOngoing>
 8005b98:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005b9c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	f040 822e 	bne.w	8006002 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005ba6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f040 8229 	bne.w	8006002 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d003      	beq.n	8005bc0 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d116      	bne.n	8005bee <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d108      	bne.n	8005bdc <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68da      	ldr	r2, [r3, #12]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8005bd8:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005bda:	e01f      	b.n	8005c1c <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68da      	ldr	r2, [r3, #12]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8005bea:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005bec:	e016      	b.n	8005c1c <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d109      	bne.n	8005c0c <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bfc:	f043 0220 	orr.w	r2, r3, #32
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	65da      	str	r2, [r3, #92]	; 0x5c

        tmp_hal_status = HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8005c0a:	e007      	b.n	8005c1c <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68da      	ldr	r2, [r3, #12]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8005c1a:	60da      	str	r2, [r3, #12]
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d110      	bne.n	8005c48 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	f423 72ff 	bic.w	r2, r3, #510	; 0x1fe
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c38:	430b      	orrs	r3, r1
 8005c3a:	431a      	orrs	r2, r3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f042 0202 	orr.w	r2, r2, #2
 8005c44:	611a      	str	r2, [r3, #16]
 8005c46:	e007      	b.n	8005c58 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	691a      	ldr	r2, [r3, #16]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f022 0202 	bic.w	r2, r2, #2
 8005c56:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c60:	d112      	bne.n	8005c88 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6818      	ldr	r0, [r3, #0]
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	f7ff fd23 	bl	80056b8 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f7ff fcfb 	bl	8005676 <LL_ADC_SetSamplingTimeCommonConfig>
 8005c80:	e011      	b.n	8005ca6 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8005c82:	bf00      	nop
 8005c84:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6818      	ldr	r0, [r3, #0]
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	6819      	ldr	r1, [r3, #0]
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	461a      	mov	r2, r3
 8005c96:	f7ff fd0f 	bl	80056b8 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f7ff fce8 	bl	8005676 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	695a      	ldr	r2, [r3, #20]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	08db      	lsrs	r3, r3, #3
 8005cb2:	f003 0303 	and.w	r3, r3, #3
 8005cb6:	005b      	lsls	r3, r3, #1
 8005cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cbc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	691b      	ldr	r3, [r3, #16]
 8005cc4:	2b04      	cmp	r3, #4
 8005cc6:	d022      	beq.n	8005d0e <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6818      	ldr	r0, [r3, #0]
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	6919      	ldr	r1, [r3, #16]
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005cd8:	f7ff fc42 	bl	8005560 <LL_ADC_SetOffset>
                       tmpOffsetShifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedOffsetSign);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6818      	ldr	r0, [r3, #0]
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	6919      	ldr	r1, [r3, #16]
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	461a      	mov	r2, r3
 8005cea:	f7ff fc8e 	bl	800560a <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6818      	ldr	r0, [r3, #0]
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	6919      	ldr	r1, [r3, #16]
                                 (sConfigInjected->InjectedOffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d102      	bne.n	8005d04 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8005cfe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d02:	e000      	b.n	8005d06 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8005d04:	2300      	movs	r3, #0
 8005d06:	461a      	mov	r2, r3
 8005d08:	f7ff fc9a 	bl	8005640 <LL_ADC_SetOffsetSaturation>
 8005d0c:	e179      	b.n	8006002 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2100      	movs	r1, #0
 8005d14:	4618      	mov	r0, r3
 8005d16:	f7ff fc47 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d10a      	bne.n	8005d3a <HAL_ADCEx_InjectedConfigChannel+0x352>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2100      	movs	r1, #0
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7ff fc3c 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005d30:	4603      	mov	r3, r0
 8005d32:	0e9b      	lsrs	r3, r3, #26
 8005d34:	f003 021f 	and.w	r2, r3, #31
 8005d38:	e01e      	b.n	8005d78 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2100      	movs	r1, #0
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7ff fc31 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005d46:	4603      	mov	r3, r0
 8005d48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d4c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005d50:	fa93 f3a3 	rbit	r3, r3
 8005d54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005d58:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005d5c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005d60:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d101      	bne.n	8005d6c <HAL_ADCEx_InjectedConfigChannel+0x384>
  {
    return 32U;
 8005d68:	2320      	movs	r3, #32
 8005d6a:	e004      	b.n	8005d76 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  }
  return __builtin_clz(value);
 8005d6c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005d70:	fab3 f383 	clz	r3, r3
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d105      	bne.n	8005d90 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	0e9b      	lsrs	r3, r3, #26
 8005d8a:	f003 031f 	and.w	r3, r3, #31
 8005d8e:	e018      	b.n	8005dc2 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005d9c:	fa93 f3a3 	rbit	r3, r3
 8005da0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8005da4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005da8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8005dac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d101      	bne.n	8005db8 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8005db4:	2320      	movs	r3, #32
 8005db6:	e004      	b.n	8005dc2 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8005db8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005dbc:	fab3 f383 	clz	r3, r3
 8005dc0:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d106      	bne.n	8005dd4 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	2100      	movs	r1, #0
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7ff fc00 	bl	80055d4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2101      	movs	r1, #1
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7ff fbe4 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005de0:	4603      	mov	r3, r0
 8005de2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10a      	bne.n	8005e00 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	2101      	movs	r1, #1
 8005df0:	4618      	mov	r0, r3
 8005df2:	f7ff fbd9 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005df6:	4603      	mov	r3, r0
 8005df8:	0e9b      	lsrs	r3, r3, #26
 8005dfa:	f003 021f 	and.w	r2, r3, #31
 8005dfe:	e01e      	b.n	8005e3e <HAL_ADCEx_InjectedConfigChannel+0x456>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2101      	movs	r1, #1
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7ff fbce 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005e16:	fa93 f3a3 	rbit	r3, r3
 8005e1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8005e1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005e22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8005e26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d101      	bne.n	8005e32 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8005e2e:	2320      	movs	r3, #32
 8005e30:	e004      	b.n	8005e3c <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8005e32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005e36:	fab3 f383 	clz	r3, r3
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d105      	bne.n	8005e56 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	0e9b      	lsrs	r3, r3, #26
 8005e50:	f003 031f 	and.w	r3, r3, #31
 8005e54:	e018      	b.n	8005e88 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005e62:	fa93 f3a3 	rbit	r3, r3
 8005e66:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8005e6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005e6e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8005e72:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d101      	bne.n	8005e7e <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8005e7a:	2320      	movs	r3, #32
 8005e7c:	e004      	b.n	8005e88 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8005e7e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005e82:	fab3 f383 	clz	r3, r3
 8005e86:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d106      	bne.n	8005e9a <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2200      	movs	r2, #0
 8005e92:	2101      	movs	r1, #1
 8005e94:	4618      	mov	r0, r3
 8005e96:	f7ff fb9d 	bl	80055d4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2102      	movs	r1, #2
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	f7ff fb81 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d10a      	bne.n	8005ec6 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2102      	movs	r1, #2
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f7ff fb76 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	0e9b      	lsrs	r3, r3, #26
 8005ec0:	f003 021f 	and.w	r2, r3, #31
 8005ec4:	e01e      	b.n	8005f04 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2102      	movs	r1, #2
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7ff fb6b 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ed8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005edc:	fa93 f3a3 	rbit	r3, r3
 8005ee0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8005ee4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005ee8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8005eec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d101      	bne.n	8005ef8 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8005ef4:	2320      	movs	r3, #32
 8005ef6:	e004      	b.n	8005f02 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8005ef8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005efc:	fab3 f383 	clz	r3, r3
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d105      	bne.n	8005f1c <HAL_ADCEx_InjectedConfigChannel+0x534>
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	0e9b      	lsrs	r3, r3, #26
 8005f16:	f003 031f 	and.w	r3, r3, #31
 8005f1a:	e014      	b.n	8005f46 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f22:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f24:	fa93 f3a3 	rbit	r3, r3
 8005f28:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8005f2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f2c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8005f30:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d101      	bne.n	8005f3c <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8005f38:	2320      	movs	r3, #32
 8005f3a:	e004      	b.n	8005f46 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8005f3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005f40:	fab3 f383 	clz	r3, r3
 8005f44:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d106      	bne.n	8005f58 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	2102      	movs	r1, #2
 8005f52:	4618      	mov	r0, r3
 8005f54:	f7ff fb3e 	bl	80055d4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2103      	movs	r1, #3
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7ff fb22 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005f64:	4603      	mov	r3, r0
 8005f66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d10a      	bne.n	8005f84 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2103      	movs	r1, #3
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7ff fb17 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	0e9b      	lsrs	r3, r3, #26
 8005f7e:	f003 021f 	and.w	r2, r3, #31
 8005f82:	e017      	b.n	8005fb4 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2103      	movs	r1, #3
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7ff fb0c 	bl	80055a8 <LL_ADC_GetOffsetChannel>
 8005f90:	4603      	mov	r3, r0
 8005f92:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f94:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f96:	fa93 f3a3 	rbit	r3, r3
 8005f9a:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005f9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f9e:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8005fa0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8005fa6:	2320      	movs	r3, #32
 8005fa8:	e003      	b.n	8005fb2 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8005faa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005fac:	fab3 f383 	clz	r3, r3
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d105      	bne.n	8005fcc <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	0e9b      	lsrs	r3, r3, #26
 8005fc6:	f003 031f 	and.w	r3, r3, #31
 8005fca:	e011      	b.n	8005ff0 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005fd4:	fa93 f3a3 	rbit	r3, r3
 8005fd8:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8005fda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005fdc:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8005fde:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d101      	bne.n	8005fe8 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8005fe4:	2320      	movs	r3, #32
 8005fe6:	e003      	b.n	8005ff0 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8005fe8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005fea:	fab3 f383 	clz	r3, r3
 8005fee:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d106      	bne.n	8006002 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	2103      	movs	r1, #3
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f7ff fae9 	bl	80055d4 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4618      	mov	r0, r3
 8006008:	f7ff fbb8 	bl	800577c <LL_ADC_IsEnabled>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	f040 8140 	bne.w	8006294 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6818      	ldr	r0, [r3, #0]
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	6819      	ldr	r1, [r3, #0]
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	461a      	mov	r2, r3
 8006022:	f7ff fb75 	bl	8005710 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	4a8f      	ldr	r2, [pc, #572]	; (8006268 <HAL_ADCEx_InjectedConfigChannel+0x880>)
 800602c:	4293      	cmp	r3, r2
 800602e:	f040 8131 	bne.w	8006294 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800603e:	2b00      	cmp	r3, #0
 8006040:	d10b      	bne.n	800605a <HAL_ADCEx_InjectedConfigChannel+0x672>
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	0e9b      	lsrs	r3, r3, #26
 8006048:	3301      	adds	r3, #1
 800604a:	f003 031f 	and.w	r3, r3, #31
 800604e:	2b09      	cmp	r3, #9
 8006050:	bf94      	ite	ls
 8006052:	2301      	movls	r3, #1
 8006054:	2300      	movhi	r3, #0
 8006056:	b2db      	uxtb	r3, r3
 8006058:	e019      	b.n	800608e <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006060:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006062:	fa93 f3a3 	rbit	r3, r3
 8006066:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8006068:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800606a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800606c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8006072:	2320      	movs	r3, #32
 8006074:	e003      	b.n	800607e <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8006076:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006078:	fab3 f383 	clz	r3, r3
 800607c:	b2db      	uxtb	r3, r3
 800607e:	3301      	adds	r3, #1
 8006080:	f003 031f 	and.w	r3, r3, #31
 8006084:	2b09      	cmp	r3, #9
 8006086:	bf94      	ite	ls
 8006088:	2301      	movls	r3, #1
 800608a:	2300      	movhi	r3, #0
 800608c:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800608e:	2b00      	cmp	r3, #0
 8006090:	d079      	beq.n	8006186 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800609a:	2b00      	cmp	r3, #0
 800609c:	d107      	bne.n	80060ae <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	0e9b      	lsrs	r3, r3, #26
 80060a4:	3301      	adds	r3, #1
 80060a6:	069b      	lsls	r3, r3, #26
 80060a8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80060ac:	e015      	b.n	80060da <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060b6:	fa93 f3a3 	rbit	r3, r3
 80060ba:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80060bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060be:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80060c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 80060c6:	2320      	movs	r3, #32
 80060c8:	e003      	b.n	80060d2 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 80060ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060cc:	fab3 f383 	clz	r3, r3
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	3301      	adds	r3, #1
 80060d4:	069b      	lsls	r3, r3, #26
 80060d6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d109      	bne.n	80060fa <HAL_ADCEx_InjectedConfigChannel+0x712>
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	0e9b      	lsrs	r3, r3, #26
 80060ec:	3301      	adds	r3, #1
 80060ee:	f003 031f 	and.w	r3, r3, #31
 80060f2:	2101      	movs	r1, #1
 80060f4:	fa01 f303 	lsl.w	r3, r1, r3
 80060f8:	e017      	b.n	800612a <HAL_ADCEx_InjectedConfigChannel+0x742>
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006100:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006102:	fa93 f3a3 	rbit	r3, r3
 8006106:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8006108:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800610a:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800610c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800610e:	2b00      	cmp	r3, #0
 8006110:	d101      	bne.n	8006116 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8006112:	2320      	movs	r3, #32
 8006114:	e003      	b.n	800611e <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8006116:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006118:	fab3 f383 	clz	r3, r3
 800611c:	b2db      	uxtb	r3, r3
 800611e:	3301      	adds	r3, #1
 8006120:	f003 031f 	and.w	r3, r3, #31
 8006124:	2101      	movs	r1, #1
 8006126:	fa01 f303 	lsl.w	r3, r1, r3
 800612a:	ea42 0103 	orr.w	r1, r2, r3
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006136:	2b00      	cmp	r3, #0
 8006138:	d10a      	bne.n	8006150 <HAL_ADCEx_InjectedConfigChannel+0x768>
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	0e9b      	lsrs	r3, r3, #26
 8006140:	3301      	adds	r3, #1
 8006142:	f003 021f 	and.w	r2, r3, #31
 8006146:	4613      	mov	r3, r2
 8006148:	005b      	lsls	r3, r3, #1
 800614a:	4413      	add	r3, r2
 800614c:	051b      	lsls	r3, r3, #20
 800614e:	e018      	b.n	8006182 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006158:	fa93 f3a3 	rbit	r3, r3
 800615c:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800615e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006160:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8006162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006164:	2b00      	cmp	r3, #0
 8006166:	d101      	bne.n	800616c <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8006168:	2320      	movs	r3, #32
 800616a:	e003      	b.n	8006174 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 800616c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800616e:	fab3 f383 	clz	r3, r3
 8006172:	b2db      	uxtb	r3, r3
 8006174:	3301      	adds	r3, #1
 8006176:	f003 021f 	and.w	r2, r3, #31
 800617a:	4613      	mov	r3, r2
 800617c:	005b      	lsls	r3, r3, #1
 800617e:	4413      	add	r3, r2
 8006180:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006182:	430b      	orrs	r3, r1
 8006184:	e081      	b.n	800628a <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800618e:	2b00      	cmp	r3, #0
 8006190:	d107      	bne.n	80061a2 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	0e9b      	lsrs	r3, r3, #26
 8006198:	3301      	adds	r3, #1
 800619a:	069b      	lsls	r3, r3, #26
 800619c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80061a0:	e015      	b.n	80061ce <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061aa:	fa93 f3a3 	rbit	r3, r3
 80061ae:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80061b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80061b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d101      	bne.n	80061be <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 80061ba:	2320      	movs	r3, #32
 80061bc:	e003      	b.n	80061c6 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 80061be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c0:	fab3 f383 	clz	r3, r3
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	3301      	adds	r3, #1
 80061c8:	069b      	lsls	r3, r3, #26
 80061ca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d109      	bne.n	80061ee <HAL_ADCEx_InjectedConfigChannel+0x806>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	0e9b      	lsrs	r3, r3, #26
 80061e0:	3301      	adds	r3, #1
 80061e2:	f003 031f 	and.w	r3, r3, #31
 80061e6:	2101      	movs	r1, #1
 80061e8:	fa01 f303 	lsl.w	r3, r1, r3
 80061ec:	e017      	b.n	800621e <HAL_ADCEx_InjectedConfigChannel+0x836>
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061f4:	69fb      	ldr	r3, [r7, #28]
 80061f6:	fa93 f3a3 	rbit	r3, r3
 80061fa:	61bb      	str	r3, [r7, #24]
  return result;
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006200:	6a3b      	ldr	r3, [r7, #32]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d101      	bne.n	800620a <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8006206:	2320      	movs	r3, #32
 8006208:	e003      	b.n	8006212 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 800620a:	6a3b      	ldr	r3, [r7, #32]
 800620c:	fab3 f383 	clz	r3, r3
 8006210:	b2db      	uxtb	r3, r3
 8006212:	3301      	adds	r3, #1
 8006214:	f003 031f 	and.w	r3, r3, #31
 8006218:	2101      	movs	r1, #1
 800621a:	fa01 f303 	lsl.w	r3, r1, r3
 800621e:	ea42 0103 	orr.w	r1, r2, r3
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10d      	bne.n	800624a <HAL_ADCEx_InjectedConfigChannel+0x862>
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	0e9b      	lsrs	r3, r3, #26
 8006234:	3301      	adds	r3, #1
 8006236:	f003 021f 	and.w	r2, r3, #31
 800623a:	4613      	mov	r3, r2
 800623c:	005b      	lsls	r3, r3, #1
 800623e:	4413      	add	r3, r2
 8006240:	3b1e      	subs	r3, #30
 8006242:	051b      	lsls	r3, r3, #20
 8006244:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006248:	e01e      	b.n	8006288 <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	fa93 f3a3 	rbit	r3, r3
 8006256:	60fb      	str	r3, [r7, #12]
  return result;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d104      	bne.n	800626c <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8006262:	2320      	movs	r3, #32
 8006264:	e006      	b.n	8006274 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8006266:	bf00      	nop
 8006268:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	fab3 f383 	clz	r3, r3
 8006272:	b2db      	uxtb	r3, r3
 8006274:	3301      	adds	r3, #1
 8006276:	f003 021f 	and.w	r2, r3, #31
 800627a:	4613      	mov	r3, r2
 800627c:	005b      	lsls	r3, r3, #1
 800627e:	4413      	add	r3, r2
 8006280:	3b1e      	subs	r3, #30
 8006282:	051b      	lsls	r3, r3, #20
 8006284:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006288:	430b      	orrs	r3, r1
 800628a:	683a      	ldr	r2, [r7, #0]
 800628c:	6892      	ldr	r2, [r2, #8]
 800628e:	4619      	mov	r1, r3
 8006290:	f7ff fa12 	bl	80056b8 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	4b3a      	ldr	r3, [pc, #232]	; (8006384 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 800629a:	4013      	ands	r3, r2
 800629c:	2b00      	cmp	r3, #0
 800629e:	d067      	beq.n	8006370 <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80062a0:	4839      	ldr	r0, [pc, #228]	; (8006388 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 80062a2:	f7ff f94e 	bl	8005542 <LL_ADC_GetCommonPathInternalCh>
 80062a6:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a37      	ldr	r2, [pc, #220]	; (800638c <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d004      	beq.n	80062be <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a35      	ldr	r2, [pc, #212]	; (8006390 <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d127      	bne.n	800630e <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80062be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80062c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d121      	bne.n	800630e <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80062d2:	d14d      	bne.n	8006370 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80062d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80062d8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80062dc:	4619      	mov	r1, r3
 80062de:	482a      	ldr	r0, [pc, #168]	; (8006388 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 80062e0:	f7ff f91c 	bl	800551c <LL_ADC_SetCommonPathInternalCh>
        /* Delay for temperature sensor stabilization time */
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 80062e4:	4b2b      	ldr	r3, [pc, #172]	; (8006394 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	099b      	lsrs	r3, r3, #6
 80062ea:	4a2b      	ldr	r2, [pc, #172]	; (8006398 <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 80062ec:	fba2 2303 	umull	r2, r3, r2, r3
 80062f0:	099a      	lsrs	r2, r3, #6
 80062f2:	4613      	mov	r3, r2
 80062f4:	005b      	lsls	r3, r3, #1
 80062f6:	4413      	add	r3, r2
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	3318      	adds	r3, #24
 80062fc:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80062fe:	e002      	b.n	8006306 <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	3b01      	subs	r3, #1
 8006304:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d1f9      	bne.n	8006300 <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800630c:	e030      	b.n	8006370 <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a22      	ldr	r2, [pc, #136]	; (800639c <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d113      	bne.n	8006340 <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006318:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800631c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006320:	2b00      	cmp	r3, #0
 8006322:	d10d      	bne.n	8006340 <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a1d      	ldr	r2, [pc, #116]	; (80063a0 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d020      	beq.n	8006370 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800632e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006332:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006336:	4619      	mov	r1, r3
 8006338:	4813      	ldr	r0, [pc, #76]	; (8006388 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 800633a:	f7ff f8ef 	bl	800551c <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800633e:	e017      	b.n	8006370 <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a17      	ldr	r2, [pc, #92]	; (80063a4 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d112      	bne.n	8006370 <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800634a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800634e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d10c      	bne.n	8006370 <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a11      	ldr	r2, [pc, #68]	; (80063a0 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d007      	beq.n	8006370 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006360:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006364:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006368:	4619      	mov	r1, r3
 800636a:	4807      	ldr	r0, [pc, #28]	; (8006388 <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 800636c:	f7ff f8d6 	bl	800551c <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006378:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800637c:	4618      	mov	r0, r3
 800637e:	37d8      	adds	r7, #216	; 0xd8
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}
 8006384:	80080000 	.word	0x80080000
 8006388:	50000300 	.word	0x50000300
 800638c:	c3210000 	.word	0xc3210000
 8006390:	90c00010 	.word	0x90c00010
 8006394:	20000000 	.word	0x20000000
 8006398:	053e2d63 	.word	0x053e2d63
 800639c:	c7520000 	.word	0xc7520000
 80063a0:	50000100 	.word	0x50000100
 80063a4:	cb840000 	.word	0xcb840000

080063a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80063a8:	b590      	push	{r4, r7, lr}
 80063aa:	b0a1      	sub	sp, #132	; 0x84
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80063b2:	2300      	movs	r3, #0
 80063b4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d101      	bne.n	80063c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80063c2:	2302      	movs	r3, #2
 80063c4:	e08b      	b.n	80064de <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2201      	movs	r2, #1
 80063ca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80063ce:	2300      	movs	r3, #0
 80063d0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80063d2:	2300      	movs	r3, #0
 80063d4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80063de:	d102      	bne.n	80063e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80063e0:	4b41      	ldr	r3, [pc, #260]	; (80064e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80063e2:	60bb      	str	r3, [r7, #8]
 80063e4:	e001      	b.n	80063ea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80063e6:	2300      	movs	r3, #0
 80063e8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d10b      	bne.n	8006408 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063f4:	f043 0220 	orr.w	r2, r3, #32
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e06a      	b.n	80064de <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	4618      	mov	r0, r3
 800640c:	f7ff f9c9 	bl	80057a2 <LL_ADC_REG_IsConversionOngoing>
 8006410:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4618      	mov	r0, r3
 8006418:	f7ff f9c3 	bl	80057a2 <LL_ADC_REG_IsConversionOngoing>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d14c      	bne.n	80064bc <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006422:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006424:	2b00      	cmp	r3, #0
 8006426:	d149      	bne.n	80064bc <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006428:	4b30      	ldr	r3, [pc, #192]	; (80064ec <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800642a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d028      	beq.n	8006486 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006434:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	6859      	ldr	r1, [r3, #4]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006446:	035b      	lsls	r3, r3, #13
 8006448:	430b      	orrs	r3, r1
 800644a:	431a      	orrs	r2, r3
 800644c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800644e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006450:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006454:	f7ff f992 	bl	800577c <LL_ADC_IsEnabled>
 8006458:	4604      	mov	r4, r0
 800645a:	4823      	ldr	r0, [pc, #140]	; (80064e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800645c:	f7ff f98e 	bl	800577c <LL_ADC_IsEnabled>
 8006460:	4603      	mov	r3, r0
 8006462:	4323      	orrs	r3, r4
 8006464:	2b00      	cmp	r3, #0
 8006466:	d133      	bne.n	80064d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006468:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006470:	f023 030f 	bic.w	r3, r3, #15
 8006474:	683a      	ldr	r2, [r7, #0]
 8006476:	6811      	ldr	r1, [r2, #0]
 8006478:	683a      	ldr	r2, [r7, #0]
 800647a:	6892      	ldr	r2, [r2, #8]
 800647c:	430a      	orrs	r2, r1
 800647e:	431a      	orrs	r2, r3
 8006480:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006482:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006484:	e024      	b.n	80064d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006486:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800648e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006490:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006492:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006496:	f7ff f971 	bl	800577c <LL_ADC_IsEnabled>
 800649a:	4604      	mov	r4, r0
 800649c:	4812      	ldr	r0, [pc, #72]	; (80064e8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800649e:	f7ff f96d 	bl	800577c <LL_ADC_IsEnabled>
 80064a2:	4603      	mov	r3, r0
 80064a4:	4323      	orrs	r3, r4
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d112      	bne.n	80064d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80064aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80064b2:	f023 030f 	bic.w	r3, r3, #15
 80064b6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80064b8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80064ba:	e009      	b.n	80064d0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064c0:	f043 0220 	orr.w	r2, r3, #32
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80064ce:	e000      	b.n	80064d2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80064d0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80064da:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3784      	adds	r7, #132	; 0x84
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd90      	pop	{r4, r7, pc}
 80064e6:	bf00      	nop
 80064e8:	50000100 	.word	0x50000100
 80064ec:	50000300 	.word	0x50000300

080064f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f003 0307 	and.w	r3, r3, #7
 80064fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006500:	4b0c      	ldr	r3, [pc, #48]	; (8006534 <__NVIC_SetPriorityGrouping+0x44>)
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006506:	68ba      	ldr	r2, [r7, #8]
 8006508:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800650c:	4013      	ands	r3, r2
 800650e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006518:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800651c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006520:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006522:	4a04      	ldr	r2, [pc, #16]	; (8006534 <__NVIC_SetPriorityGrouping+0x44>)
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	60d3      	str	r3, [r2, #12]
}
 8006528:	bf00      	nop
 800652a:	3714      	adds	r7, #20
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr
 8006534:	e000ed00 	.word	0xe000ed00

08006538 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006538:	b480      	push	{r7}
 800653a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800653c:	4b04      	ldr	r3, [pc, #16]	; (8006550 <__NVIC_GetPriorityGrouping+0x18>)
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	0a1b      	lsrs	r3, r3, #8
 8006542:	f003 0307 	and.w	r3, r3, #7
}
 8006546:	4618      	mov	r0, r3
 8006548:	46bd      	mov	sp, r7
 800654a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654e:	4770      	bx	lr
 8006550:	e000ed00 	.word	0xe000ed00

08006554 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	4603      	mov	r3, r0
 800655c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800655e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006562:	2b00      	cmp	r3, #0
 8006564:	db0b      	blt.n	800657e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006566:	79fb      	ldrb	r3, [r7, #7]
 8006568:	f003 021f 	and.w	r2, r3, #31
 800656c:	4907      	ldr	r1, [pc, #28]	; (800658c <__NVIC_EnableIRQ+0x38>)
 800656e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006572:	095b      	lsrs	r3, r3, #5
 8006574:	2001      	movs	r0, #1
 8006576:	fa00 f202 	lsl.w	r2, r0, r2
 800657a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800657e:	bf00      	nop
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr
 800658a:	bf00      	nop
 800658c:	e000e100 	.word	0xe000e100

08006590 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	4603      	mov	r3, r0
 8006598:	6039      	str	r1, [r7, #0]
 800659a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800659c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	db0a      	blt.n	80065ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	b2da      	uxtb	r2, r3
 80065a8:	490c      	ldr	r1, [pc, #48]	; (80065dc <__NVIC_SetPriority+0x4c>)
 80065aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065ae:	0112      	lsls	r2, r2, #4
 80065b0:	b2d2      	uxtb	r2, r2
 80065b2:	440b      	add	r3, r1
 80065b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80065b8:	e00a      	b.n	80065d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	b2da      	uxtb	r2, r3
 80065be:	4908      	ldr	r1, [pc, #32]	; (80065e0 <__NVIC_SetPriority+0x50>)
 80065c0:	79fb      	ldrb	r3, [r7, #7]
 80065c2:	f003 030f 	and.w	r3, r3, #15
 80065c6:	3b04      	subs	r3, #4
 80065c8:	0112      	lsls	r2, r2, #4
 80065ca:	b2d2      	uxtb	r2, r2
 80065cc:	440b      	add	r3, r1
 80065ce:	761a      	strb	r2, [r3, #24]
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr
 80065dc:	e000e100 	.word	0xe000e100
 80065e0:	e000ed00 	.word	0xe000ed00

080065e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b089      	sub	sp, #36	; 0x24
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f003 0307 	and.w	r3, r3, #7
 80065f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	f1c3 0307 	rsb	r3, r3, #7
 80065fe:	2b04      	cmp	r3, #4
 8006600:	bf28      	it	cs
 8006602:	2304      	movcs	r3, #4
 8006604:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006606:	69fb      	ldr	r3, [r7, #28]
 8006608:	3304      	adds	r3, #4
 800660a:	2b06      	cmp	r3, #6
 800660c:	d902      	bls.n	8006614 <NVIC_EncodePriority+0x30>
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	3b03      	subs	r3, #3
 8006612:	e000      	b.n	8006616 <NVIC_EncodePriority+0x32>
 8006614:	2300      	movs	r3, #0
 8006616:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006618:	f04f 32ff 	mov.w	r2, #4294967295
 800661c:	69bb      	ldr	r3, [r7, #24]
 800661e:	fa02 f303 	lsl.w	r3, r2, r3
 8006622:	43da      	mvns	r2, r3
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	401a      	ands	r2, r3
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800662c:	f04f 31ff 	mov.w	r1, #4294967295
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	fa01 f303 	lsl.w	r3, r1, r3
 8006636:	43d9      	mvns	r1, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800663c:	4313      	orrs	r3, r2
         );
}
 800663e:	4618      	mov	r0, r3
 8006640:	3724      	adds	r7, #36	; 0x24
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr
	...

0800664c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b082      	sub	sp, #8
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	3b01      	subs	r3, #1
 8006658:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800665c:	d301      	bcc.n	8006662 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800665e:	2301      	movs	r3, #1
 8006660:	e00f      	b.n	8006682 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006662:	4a0a      	ldr	r2, [pc, #40]	; (800668c <SysTick_Config+0x40>)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	3b01      	subs	r3, #1
 8006668:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800666a:	210f      	movs	r1, #15
 800666c:	f04f 30ff 	mov.w	r0, #4294967295
 8006670:	f7ff ff8e 	bl	8006590 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006674:	4b05      	ldr	r3, [pc, #20]	; (800668c <SysTick_Config+0x40>)
 8006676:	2200      	movs	r2, #0
 8006678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800667a:	4b04      	ldr	r3, [pc, #16]	; (800668c <SysTick_Config+0x40>)
 800667c:	2207      	movs	r2, #7
 800667e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	3708      	adds	r7, #8
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	e000e010 	.word	0xe000e010

08006690 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f7ff ff29 	bl	80064f0 <__NVIC_SetPriorityGrouping>
}
 800669e:	bf00      	nop
 80066a0:	3708      	adds	r7, #8
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80066a6:	b580      	push	{r7, lr}
 80066a8:	b086      	sub	sp, #24
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	4603      	mov	r3, r0
 80066ae:	60b9      	str	r1, [r7, #8]
 80066b0:	607a      	str	r2, [r7, #4]
 80066b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80066b4:	f7ff ff40 	bl	8006538 <__NVIC_GetPriorityGrouping>
 80066b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	68b9      	ldr	r1, [r7, #8]
 80066be:	6978      	ldr	r0, [r7, #20]
 80066c0:	f7ff ff90 	bl	80065e4 <NVIC_EncodePriority>
 80066c4:	4602      	mov	r2, r0
 80066c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066ca:	4611      	mov	r1, r2
 80066cc:	4618      	mov	r0, r3
 80066ce:	f7ff ff5f 	bl	8006590 <__NVIC_SetPriority>
}
 80066d2:	bf00      	nop
 80066d4:	3718      	adds	r7, #24
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}

080066da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066da:	b580      	push	{r7, lr}
 80066dc:	b082      	sub	sp, #8
 80066de:	af00      	add	r7, sp, #0
 80066e0:	4603      	mov	r3, r0
 80066e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80066e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066e8:	4618      	mov	r0, r3
 80066ea:	f7ff ff33 	bl	8006554 <__NVIC_EnableIRQ>
}
 80066ee:	bf00      	nop
 80066f0:	3708      	adds	r7, #8
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80066f6:	b580      	push	{r7, lr}
 80066f8:	b082      	sub	sp, #8
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7ff ffa4 	bl	800664c <SysTick_Config>
 8006704:	4603      	mov	r3, r0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3708      	adds	r7, #8
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800670e:	b580      	push	{r7, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006716:	2300      	movs	r3, #0
 8006718:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006720:	b2db      	uxtb	r3, r3
 8006722:	2b02      	cmp	r3, #2
 8006724:	d00d      	beq.n	8006742 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2204      	movs	r2, #4
 800672a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	73fb      	strb	r3, [r7, #15]
 8006740:	e047      	b.n	80067d2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f022 020e 	bic.w	r2, r2, #14
 8006750:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f022 0201 	bic.w	r2, r2, #1
 8006760:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800676c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006770:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006776:	f003 021f 	and.w	r2, r3, #31
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800677e:	2101      	movs	r1, #1
 8006780:	fa01 f202 	lsl.w	r2, r1, r2
 8006784:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800678e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006794:	2b00      	cmp	r3, #0
 8006796:	d00c      	beq.n	80067b2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80067a6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80067b0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d003      	beq.n	80067d2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	4798      	blx	r3
    }
  }
  return status;
 80067d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80067ea:	b2db      	uxtb	r3, r3
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d101      	bne.n	800680a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e147      	b.n	8006a9a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006810:	b2db      	uxtb	r3, r3
 8006812:	2b00      	cmp	r3, #0
 8006814:	d106      	bne.n	8006824 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f7fd ff48 	bl	80046b4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	699a      	ldr	r2, [r3, #24]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f022 0210 	bic.w	r2, r2, #16
 8006832:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006834:	f7fe fbaa 	bl	8004f8c <HAL_GetTick>
 8006838:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800683a:	e012      	b.n	8006862 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800683c:	f7fe fba6 	bl	8004f8c <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	2b0a      	cmp	r3, #10
 8006848:	d90b      	bls.n	8006862 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800684e:	f043 0201 	orr.w	r2, r3, #1
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2203      	movs	r2, #3
 800685a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e11b      	b.n	8006a9a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	699b      	ldr	r3, [r3, #24]
 8006868:	f003 0308 	and.w	r3, r3, #8
 800686c:	2b08      	cmp	r3, #8
 800686e:	d0e5      	beq.n	800683c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	699a      	ldr	r2, [r3, #24]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f042 0201 	orr.w	r2, r2, #1
 800687e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006880:	f7fe fb84 	bl	8004f8c <HAL_GetTick>
 8006884:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006886:	e012      	b.n	80068ae <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006888:	f7fe fb80 	bl	8004f8c <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	2b0a      	cmp	r3, #10
 8006894:	d90b      	bls.n	80068ae <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800689a:	f043 0201 	orr.w	r2, r3, #1
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2203      	movs	r2, #3
 80068a6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e0f5      	b.n	8006a9a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	699b      	ldr	r3, [r3, #24]
 80068b4:	f003 0301 	and.w	r3, r3, #1
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d0e5      	beq.n	8006888 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	699a      	ldr	r2, [r3, #24]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f042 0202 	orr.w	r2, r2, #2
 80068ca:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a74      	ldr	r2, [pc, #464]	; (8006aa4 <HAL_FDCAN_Init+0x2ac>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d103      	bne.n	80068de <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80068d6:	4a74      	ldr	r2, [pc, #464]	; (8006aa8 <HAL_FDCAN_Init+0x2b0>)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	7c1b      	ldrb	r3, [r3, #16]
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d108      	bne.n	80068f8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	699a      	ldr	r2, [r3, #24]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068f4:	619a      	str	r2, [r3, #24]
 80068f6:	e007      	b.n	8006908 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	699a      	ldr	r2, [r3, #24]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006906:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	7c5b      	ldrb	r3, [r3, #17]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d108      	bne.n	8006922 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	699a      	ldr	r2, [r3, #24]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800691e:	619a      	str	r2, [r3, #24]
 8006920:	e007      	b.n	8006932 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	699a      	ldr	r2, [r3, #24]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006930:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	7c9b      	ldrb	r3, [r3, #18]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d108      	bne.n	800694c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	699a      	ldr	r2, [r3, #24]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006948:	619a      	str	r2, [r3, #24]
 800694a:	e007      	b.n	800695c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	699a      	ldr	r2, [r3, #24]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800695a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	699b      	ldr	r3, [r3, #24]
 8006962:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	689a      	ldr	r2, [r3, #8]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	430a      	orrs	r2, r1
 8006970:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	699a      	ldr	r2, [r3, #24]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8006980:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	691a      	ldr	r2, [r3, #16]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f022 0210 	bic.w	r2, r2, #16
 8006990:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	2b01      	cmp	r3, #1
 8006998:	d108      	bne.n	80069ac <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	699a      	ldr	r2, [r3, #24]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f042 0204 	orr.w	r2, r2, #4
 80069a8:	619a      	str	r2, [r3, #24]
 80069aa:	e02c      	b.n	8006a06 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d028      	beq.n	8006a06 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d01c      	beq.n	80069f6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	699a      	ldr	r2, [r3, #24]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80069ca:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	691a      	ldr	r2, [r3, #16]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f042 0210 	orr.w	r2, r2, #16
 80069da:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	2b03      	cmp	r3, #3
 80069e2:	d110      	bne.n	8006a06 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	699a      	ldr	r2, [r3, #24]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f042 0220 	orr.w	r2, r2, #32
 80069f2:	619a      	str	r2, [r3, #24]
 80069f4:	e007      	b.n	8006a06 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	699a      	ldr	r2, [r3, #24]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f042 0220 	orr.w	r2, r2, #32
 8006a04:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	699b      	ldr	r3, [r3, #24]
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	69db      	ldr	r3, [r3, #28]
 8006a12:	3b01      	subs	r3, #1
 8006a14:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006a16:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6a1b      	ldr	r3, [r3, #32]
 8006a1c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006a1e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	3b01      	subs	r3, #1
 8006a28:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006a2e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006a30:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a3a:	d115      	bne.n	8006a68 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a40:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a46:	3b01      	subs	r3, #1
 8006a48:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006a4a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a50:	3b01      	subs	r3, #1
 8006a52:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006a54:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006a64:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006a66:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	430a      	orrs	r2, r1
 8006a7a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f000 fc3c 	bl	80072fc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3710      	adds	r7, #16
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	40006400 	.word	0x40006400
 8006aa8:	40006500 	.word	0x40006500

08006aac <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b087      	sub	sp, #28
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006abc:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006abe:	7dfb      	ldrb	r3, [r7, #23]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d002      	beq.n	8006aca <HAL_FDCAN_ConfigFilter+0x1e>
 8006ac4:	7dfb      	ldrb	r3, [r7, #23]
 8006ac6:	2b02      	cmp	r3, #2
 8006ac8:	d13d      	bne.n	8006b46 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d119      	bne.n	8006b06 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006ade:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	691b      	ldr	r3, [r3, #16]
 8006ae4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8006ae6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006aec:	4313      	orrs	r3, r2
 8006aee:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	4413      	add	r3, r2
 8006afc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	693a      	ldr	r2, [r7, #16]
 8006b02:	601a      	str	r2, [r3, #0]
 8006b04:	e01d      	b.n	8006b42 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	075a      	lsls	r2, r3, #29
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	079a      	lsls	r2, r3, #30
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	695b      	ldr	r3, [r3, #20]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	00db      	lsls	r3, r3, #3
 8006b2c:	4413      	add	r3, r2
 8006b2e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	693a      	ldr	r2, [r7, #16]
 8006b34:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	3304      	adds	r3, #4
 8006b3a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8006b42:	2300      	movs	r3, #0
 8006b44:	e006      	b.n	8006b54 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b4a:	f043 0202 	orr.w	r2, r3, #2
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
  }
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	371c      	adds	r7, #28
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d110      	bne.n	8006b96 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2202      	movs	r2, #2
 8006b78:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	699a      	ldr	r2, [r3, #24]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f022 0201 	bic.w	r2, r2, #1
 8006b8a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8006b92:	2300      	movs	r3, #0
 8006b94:	e006      	b.n	8006ba4 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b9a:	f043 0204 	orr.w	r2, r3, #4
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
  }
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b086      	sub	sp, #24
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	2b02      	cmp	r3, #2
 8006bc6:	d12c      	bne.n	8006c22 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006bd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d007      	beq.n	8006be8 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bdc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e023      	b.n	8006c30 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006bf0:	0c1b      	lsrs	r3, r3, #16
 8006bf2:	f003 0303 	and.w	r3, r3, #3
 8006bf6:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	68b9      	ldr	r1, [r7, #8]
 8006bfe:	68f8      	ldr	r0, [r7, #12]
 8006c00:	f000 fbd2 	bl	80073a8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2101      	movs	r1, #1
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	fa01 f202 	lsl.w	r2, r1, r2
 8006c10:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006c14:	2201      	movs	r2, #1
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	409a      	lsls	r2, r3
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	e006      	b.n	8006c30 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c26:	f043 0208 	orr.w	r2, r3, #8
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
  }
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3718      	adds	r7, #24
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b08b      	sub	sp, #44	; 0x2c
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	607a      	str	r2, [r7, #4]
 8006c44:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006c4c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8006c4e:	7efb      	ldrb	r3, [r7, #27]
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	f040 80bc 	bne.w	8006dce <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	2b40      	cmp	r3, #64	; 0x40
 8006c5a:	d121      	bne.n	8006ca0 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c64:	f003 030f 	and.w	r3, r3, #15
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d107      	bne.n	8006c7c <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c70:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e0af      	b.n	8006ddc <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c84:	0a1b      	lsrs	r3, r3, #8
 8006c86:	f003 0303 	and.w	r3, r3, #3
 8006c8a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8006c90:	69fa      	ldr	r2, [r7, #28]
 8006c92:	4613      	mov	r3, r2
 8006c94:	00db      	lsls	r3, r3, #3
 8006c96:	4413      	add	r3, r2
 8006c98:	00db      	lsls	r3, r3, #3
 8006c9a:	440b      	add	r3, r1
 8006c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8006c9e:	e020      	b.n	8006ce2 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ca8:	f003 030f 	and.w	r3, r3, #15
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d107      	bne.n	8006cc0 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cb4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e08d      	b.n	8006ddc <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006cc8:	0a1b      	lsrs	r3, r3, #8
 8006cca:	f003 0303 	and.w	r3, r3, #3
 8006cce:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8006cd4:	69fa      	ldr	r2, [r7, #28]
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	00db      	lsls	r3, r3, #3
 8006cda:	4413      	add	r3, r2
 8006cdc:	00db      	lsls	r3, r3, #3
 8006cde:	440b      	add	r3, r1
 8006ce0:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d107      	bne.n	8006d06 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8006cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	0c9b      	lsrs	r3, r3, #18
 8006cfc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	601a      	str	r2, [r3, #0]
 8006d04:	e005      	b.n	8006d12 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8006d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8006d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d2c:	3304      	adds	r3, #4
 8006d2e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	b29a      	uxth	r2, r3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8006d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8006d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	0e1b      	lsrs	r3, r3, #24
 8006d64:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8006d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	0fda      	lsrs	r2, r3, #31
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8006d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d78:	3304      	adds	r3, #4
 8006d7a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8006d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d7e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006d80:	2300      	movs	r3, #0
 8006d82:	623b      	str	r3, [r7, #32]
 8006d84:	e00a      	b.n	8006d9c <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	6a3b      	ldr	r3, [r7, #32]
 8006d8a:	441a      	add	r2, r3
 8006d8c:	6839      	ldr	r1, [r7, #0]
 8006d8e:	6a3b      	ldr	r3, [r7, #32]
 8006d90:	440b      	add	r3, r1
 8006d92:	7812      	ldrb	r2, [r2, #0]
 8006d94:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006d96:	6a3b      	ldr	r3, [r7, #32]
 8006d98:	3301      	adds	r3, #1
 8006d9a:	623b      	str	r3, [r7, #32]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	0c1b      	lsrs	r3, r3, #16
 8006da2:	4a11      	ldr	r2, [pc, #68]	; (8006de8 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8006da4:	5cd3      	ldrb	r3, [r2, r3]
 8006da6:	461a      	mov	r2, r3
 8006da8:	6a3b      	ldr	r3, [r7, #32]
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d3eb      	bcc.n	8006d86 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	2b40      	cmp	r3, #64	; 0x40
 8006db2:	d105      	bne.n	8006dc0 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	69fa      	ldr	r2, [r7, #28]
 8006dba:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8006dbe:	e004      	b.n	8006dca <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	69fa      	ldr	r2, [r7, #28]
 8006dc6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	e006      	b.n	8006ddc <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dd2:	f043 0208 	orr.w	r2, r3, #8
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
  }
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	372c      	adds	r7, #44	; 0x2c
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr
 8006de8:	08010e54 	.word	0x08010e54

08006dec <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b087      	sub	sp, #28
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006dfe:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006e00:	7dfb      	ldrb	r3, [r7, #23]
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d003      	beq.n	8006e0e <HAL_FDCAN_ActivateNotification+0x22>
 8006e06:	7dfb      	ldrb	r3, [r7, #23]
 8006e08:	2b02      	cmp	r3, #2
 8006e0a:	f040 80c8 	bne.w	8006f9e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e14:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	f003 0307 	and.w	r3, r3, #7
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d004      	beq.n	8006e2a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	f003 0301 	and.w	r3, r3, #1
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d03b      	beq.n	8006ea2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d004      	beq.n	8006e3e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	f003 0302 	and.w	r3, r3, #2
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d031      	beq.n	8006ea2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d004      	beq.n	8006e52 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	f003 0304 	and.w	r3, r3, #4
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d027      	beq.n	8006ea2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d004      	beq.n	8006e66 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	f003 0308 	and.w	r3, r3, #8
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d01d      	beq.n	8006ea2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d004      	beq.n	8006e7a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	f003 0310 	and.w	r3, r3, #16
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d013      	beq.n	8006ea2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d004      	beq.n	8006e8e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	f003 0320 	and.w	r3, r3, #32
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d009      	beq.n	8006ea2 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d00c      	beq.n	8006eb2 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d107      	bne.n	8006eb2 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f042 0201 	orr.w	r2, r2, #1
 8006eb0:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	f003 0307 	and.w	r3, r3, #7
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d004      	beq.n	8006ec6 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d13b      	bne.n	8006f3e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d004      	beq.n	8006eda <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	f003 0302 	and.w	r3, r3, #2
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d131      	bne.n	8006f3e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d004      	beq.n	8006eee <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	f003 0304 	and.w	r3, r3, #4
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d127      	bne.n	8006f3e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d004      	beq.n	8006f02 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	f003 0308 	and.w	r3, r3, #8
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d11d      	bne.n	8006f3e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d004      	beq.n	8006f16 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	f003 0310 	and.w	r3, r3, #16
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d113      	bne.n	8006f3e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d004      	beq.n	8006f2a <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	f003 0320 	and.w	r3, r3, #32
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d109      	bne.n	8006f3e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d00c      	beq.n	8006f4e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d007      	beq.n	8006f4e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f042 0202 	orr.w	r2, r2, #2
 8006f4c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d009      	beq.n	8006f6c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	430a      	orrs	r2, r1
 8006f68:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d009      	beq.n	8006f8a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	687a      	ldr	r2, [r7, #4]
 8006f84:	430a      	orrs	r2, r1
 8006f86:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	68ba      	ldr	r2, [r7, #8]
 8006f96:	430a      	orrs	r2, r1
 8006f98:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	e006      	b.n	8006fac <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fa2:	f043 0202 	orr.w	r2, r3, #2
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
  }
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	371c      	adds	r7, #28
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr

08006fb8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b08a      	sub	sp, #40	; 0x28
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fc6:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8006fca:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fde:	f003 0307 	and.w	r3, r3, #7
 8006fe2:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fea:	6a3a      	ldr	r2, [r7, #32]
 8006fec:	4013      	ands	r3, r2
 8006fee:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ff6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ffa:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007002:	69fa      	ldr	r2, [r7, #28]
 8007004:	4013      	ands	r3, r2
 8007006:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800700e:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8007012:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800701a:	69ba      	ldr	r2, [r7, #24]
 800701c:	4013      	ands	r3, r2
 800701e:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007026:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800702a:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007032:	697a      	ldr	r2, [r7, #20]
 8007034:	4013      	ands	r3, r2
 8007036:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800703e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007042:	2b00      	cmp	r3, #0
 8007044:	d00d      	beq.n	8007062 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800704c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007050:	2b00      	cmp	r3, #0
 8007052:	d006      	beq.n	8007062 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2240      	movs	r2, #64	; 0x40
 800705a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 f92e 	bl	80072be <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800706c:	2b00      	cmp	r3, #0
 800706e:	d01b      	beq.n	80070a8 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800707a:	2b00      	cmp	r3, #0
 800707c:	d014      	beq.n	80070a8 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8007086:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007090:	693a      	ldr	r2, [r7, #16]
 8007092:	4013      	ands	r3, r2
 8007094:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800709e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80070a0:	6939      	ldr	r1, [r7, #16]
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 f8ec 	bl	8007280 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80070a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d007      	beq.n	80070be <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070b4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80070b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 f8b6 	bl	800722a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80070be:	6a3b      	ldr	r3, [r7, #32]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d007      	beq.n	80070d4 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	6a3a      	ldr	r2, [r7, #32]
 80070ca:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80070cc:	6a39      	ldr	r1, [r7, #32]
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f7f9 ff64 	bl	8000f9c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80070d4:	69fb      	ldr	r3, [r7, #28]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d007      	beq.n	80070ea <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	69fa      	ldr	r2, [r7, #28]
 80070e0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80070e2:	69f9      	ldr	r1, [r7, #28]
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 f8ab 	bl	8007240 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d00e      	beq.n	8007116 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007102:	2b00      	cmp	r3, #0
 8007104:	d007      	beq.n	8007116 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800710e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f000 f8a0 	bl	8007256 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800711c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007120:	2b00      	cmp	r3, #0
 8007122:	d01a      	beq.n	800715a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800712a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800712e:	2b00      	cmp	r3, #0
 8007130:	d013      	beq.n	800715a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800713a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	4013      	ands	r3, r2
 8007148:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2280      	movs	r2, #128	; 0x80
 8007150:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007152:	68f9      	ldr	r1, [r7, #12]
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f000 f888 	bl	800726a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007160:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00e      	beq.n	8007186 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800716e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007172:	2b00      	cmp	r3, #0
 8007174:	d007      	beq.n	8007186 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800717e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 f888 	bl	8007296 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800718c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007190:	2b00      	cmp	r3, #0
 8007192:	d00e      	beq.n	80071b2 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800719a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d007      	beq.n	80071b2 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80071aa:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 f87c 	bl	80072aa <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d011      	beq.n	80071e4 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00a      	beq.n	80071e4 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80071d6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071dc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d007      	beq.n	80071fa <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	697a      	ldr	r2, [r7, #20]
 80071f0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80071f2:	6979      	ldr	r1, [r7, #20]
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 f876 	bl	80072e6 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80071fa:	69bb      	ldr	r3, [r7, #24]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d009      	beq.n	8007214 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	69ba      	ldr	r2, [r7, #24]
 8007206:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	431a      	orrs	r2, r3
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007218:	2b00      	cmp	r3, #0
 800721a:	d002      	beq.n	8007222 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 f858 	bl	80072d2 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8007222:	bf00      	nop
 8007224:	3728      	adds	r7, #40	; 0x28
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}

0800722a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800722a:	b480      	push	{r7}
 800722c:	b083      	sub	sp, #12
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
 8007232:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8007234:	bf00      	nop
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800724a:	bf00      	nop
 800724c:	370c      	adds	r7, #12
 800724e:	46bd      	mov	sp, r7
 8007250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007254:	4770      	bx	lr

08007256 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007256:	b480      	push	{r7}
 8007258:	b083      	sub	sp, #12
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800725e:	bf00      	nop
 8007260:	370c      	adds	r7, #12
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr

0800726a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800726a:	b480      	push	{r7}
 800726c:	b083      	sub	sp, #12
 800726e:	af00      	add	r7, sp, #0
 8007270:	6078      	str	r0, [r7, #4]
 8007272:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8007274:	bf00      	nop
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800728a:	bf00      	nop
 800728c:	370c      	adds	r7, #12
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr

08007296 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007296:	b480      	push	{r7}
 8007298:	b083      	sub	sp, #12
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800729e:	bf00      	nop
 80072a0:	370c      	adds	r7, #12
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr

080072aa <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80072aa:	b480      	push	{r7}
 80072ac:	b083      	sub	sp, #12
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80072b2:	bf00      	nop
 80072b4:	370c      	adds	r7, #12
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr

080072be <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80072be:	b480      	push	{r7}
 80072c0:	b083      	sub	sp, #12
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80072c6:	bf00      	nop
 80072c8:	370c      	adds	r7, #12
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr

080072d2 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80072d2:	b480      	push	{r7}
 80072d4:	b083      	sub	sp, #12
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80072da:	bf00      	nop
 80072dc:	370c      	adds	r7, #12
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr

080072e6 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80072e6:	b480      	push	{r7}
 80072e8:	b083      	sub	sp, #12
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
 80072ee:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80072f0:	bf00      	nop
 80072f2:	370c      	adds	r7, #12
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr

080072fc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b085      	sub	sp, #20
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8007304:	4b27      	ldr	r3, [pc, #156]	; (80073a4 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8007306:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	68ba      	ldr	r2, [r7, #8]
 800730c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007316:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800731e:	041a      	lsls	r2, r3, #16
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	430a      	orrs	r2, r1
 8007326:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800733c:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007344:	061a      	lsls	r2, r3, #24
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	430a      	orrs	r2, r1
 800734c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	f503 7218 	add.w	r2, r3, #608	; 0x260
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	60fb      	str	r3, [r7, #12]
 800737c:	e005      	b.n	800738a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2200      	movs	r2, #0
 8007382:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	3304      	adds	r3, #4
 8007388:	60fb      	str	r3, [r7, #12]
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	429a      	cmp	r2, r3
 8007394:	d3f3      	bcc.n	800737e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8007396:	bf00      	nop
 8007398:	bf00      	nop
 800739a:	3714      	adds	r7, #20
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr
 80073a4:	4000a400 	.word	0x4000a400

080073a8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b089      	sub	sp, #36	; 0x24
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	607a      	str	r2, [r7, #4]
 80073b4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d10a      	bne.n	80073d4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80073c6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80073ce:	4313      	orrs	r3, r2
 80073d0:	61fb      	str	r3, [r7, #28]
 80073d2:	e00a      	b.n	80073ea <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80073dc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80073e2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80073e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80073e8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	6a1b      	ldr	r3, [r3, #32]
 80073ee:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80073f4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80073fa:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8007400:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007406:	4313      	orrs	r3, r2
 8007408:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800740e:	683a      	ldr	r2, [r7, #0]
 8007410:	4613      	mov	r3, r2
 8007412:	00db      	lsls	r3, r3, #3
 8007414:	4413      	add	r3, r2
 8007416:	00db      	lsls	r3, r3, #3
 8007418:	440b      	add	r3, r1
 800741a:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800741c:	69bb      	ldr	r3, [r7, #24]
 800741e:	69fa      	ldr	r2, [r7, #28]
 8007420:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	3304      	adds	r3, #4
 8007426:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	693a      	ldr	r2, [r7, #16]
 800742c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800742e:	69bb      	ldr	r3, [r7, #24]
 8007430:	3304      	adds	r3, #4
 8007432:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007434:	2300      	movs	r3, #0
 8007436:	617b      	str	r3, [r7, #20]
 8007438:	e020      	b.n	800747c <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	3303      	adds	r3, #3
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	4413      	add	r3, r2
 8007442:	781b      	ldrb	r3, [r3, #0]
 8007444:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	3302      	adds	r3, #2
 800744a:	6879      	ldr	r1, [r7, #4]
 800744c:	440b      	add	r3, r1
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007452:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	3301      	adds	r3, #1
 8007458:	6879      	ldr	r1, [r7, #4]
 800745a:	440b      	add	r3, r1
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007460:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8007462:	6879      	ldr	r1, [r7, #4]
 8007464:	697a      	ldr	r2, [r7, #20]
 8007466:	440a      	add	r2, r1
 8007468:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800746a:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800746c:	69bb      	ldr	r3, [r7, #24]
 800746e:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	3304      	adds	r3, #4
 8007474:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	3304      	adds	r3, #4
 800747a:	617b      	str	r3, [r7, #20]
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	0c1b      	lsrs	r3, r3, #16
 8007482:	4a06      	ldr	r2, [pc, #24]	; (800749c <FDCAN_CopyMessageToRAM+0xf4>)
 8007484:	5cd3      	ldrb	r3, [r2, r3]
 8007486:	461a      	mov	r2, r3
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	4293      	cmp	r3, r2
 800748c:	d3d5      	bcc.n	800743a <FDCAN_CopyMessageToRAM+0x92>
  }
}
 800748e:	bf00      	nop
 8007490:	bf00      	nop
 8007492:	3724      	adds	r7, #36	; 0x24
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr
 800749c:	08010e54 	.word	0x08010e54

080074a0 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b086      	sub	sp, #24
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	60b9      	str	r1, [r7, #8]
 80074aa:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80074ae:	2300      	movs	r3, #0
 80074b0:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80074b2:	4b24      	ldr	r3, [pc, #144]	; (8007544 <HAL_FLASH_Program+0xa4>)
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	2b01      	cmp	r3, #1
 80074b8:	d101      	bne.n	80074be <HAL_FLASH_Program+0x1e>
 80074ba:	2302      	movs	r3, #2
 80074bc:	e03e      	b.n	800753c <HAL_FLASH_Program+0x9c>
 80074be:	4b21      	ldr	r3, [pc, #132]	; (8007544 <HAL_FLASH_Program+0xa4>)
 80074c0:	2201      	movs	r2, #1
 80074c2:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80074c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80074c8:	f000 f888 	bl	80075dc <FLASH_WaitForLastOperation>
 80074cc:	4603      	mov	r3, r0
 80074ce:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80074d0:	7dfb      	ldrb	r3, [r7, #23]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d12e      	bne.n	8007534 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80074d6:	4b1b      	ldr	r3, [pc, #108]	; (8007544 <HAL_FLASH_Program+0xa4>)
 80074d8:	2200      	movs	r2, #0
 80074da:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d107      	bne.n	80074f2 <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80074e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074e6:	68b8      	ldr	r0, [r7, #8]
 80074e8:	f000 f8cc 	bl	8007684 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80074ec:	2301      	movs	r3, #1
 80074ee:	613b      	str	r3, [r7, #16]
 80074f0:	e010      	b.n	8007514 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d002      	beq.n	80074fe <HAL_FLASH_Program+0x5e>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d10a      	bne.n	8007514 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	4619      	mov	r1, r3
 8007502:	68b8      	ldr	r0, [r7, #8]
 8007504:	f000 f8e4 	bl	80076d0 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2b02      	cmp	r3, #2
 800750c:	d102      	bne.n	8007514 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 800750e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007512:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007514:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007518:	f000 f860 	bl	80075dc <FLASH_WaitForLastOperation>
 800751c:	4603      	mov	r3, r0
 800751e:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d006      	beq.n	8007534 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8007526:	4b08      	ldr	r3, [pc, #32]	; (8007548 <HAL_FLASH_Program+0xa8>)
 8007528:	695a      	ldr	r2, [r3, #20]
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	43db      	mvns	r3, r3
 800752e:	4906      	ldr	r1, [pc, #24]	; (8007548 <HAL_FLASH_Program+0xa8>)
 8007530:	4013      	ands	r3, r2
 8007532:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007534:	4b03      	ldr	r3, [pc, #12]	; (8007544 <HAL_FLASH_Program+0xa4>)
 8007536:	2200      	movs	r2, #0
 8007538:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800753a:	7dfb      	ldrb	r3, [r7, #23]
}
 800753c:	4618      	mov	r0, r3
 800753e:	3718      	adds	r7, #24
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	2000000c 	.word	0x2000000c
 8007548:	40022000 	.word	0x40022000

0800754c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800754c:	b480      	push	{r7}
 800754e:	b083      	sub	sp, #12
 8007550:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007552:	2300      	movs	r3, #0
 8007554:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8007556:	4b0b      	ldr	r3, [pc, #44]	; (8007584 <HAL_FLASH_Unlock+0x38>)
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	2b00      	cmp	r3, #0
 800755c:	da0b      	bge.n	8007576 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800755e:	4b09      	ldr	r3, [pc, #36]	; (8007584 <HAL_FLASH_Unlock+0x38>)
 8007560:	4a09      	ldr	r2, [pc, #36]	; (8007588 <HAL_FLASH_Unlock+0x3c>)
 8007562:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8007564:	4b07      	ldr	r3, [pc, #28]	; (8007584 <HAL_FLASH_Unlock+0x38>)
 8007566:	4a09      	ldr	r2, [pc, #36]	; (800758c <HAL_FLASH_Unlock+0x40>)
 8007568:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800756a:	4b06      	ldr	r3, [pc, #24]	; (8007584 <HAL_FLASH_Unlock+0x38>)
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	2b00      	cmp	r3, #0
 8007570:	da01      	bge.n	8007576 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8007576:	79fb      	ldrb	r3, [r7, #7]
}
 8007578:	4618      	mov	r0, r3
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr
 8007584:	40022000 	.word	0x40022000
 8007588:	45670123 	.word	0x45670123
 800758c:	cdef89ab 	.word	0xcdef89ab

08007590 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8007590:	b480      	push	{r7}
 8007592:	b083      	sub	sp, #12
 8007594:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800759a:	4b09      	ldr	r3, [pc, #36]	; (80075c0 <HAL_FLASH_Lock+0x30>)
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	4a08      	ldr	r2, [pc, #32]	; (80075c0 <HAL_FLASH_Lock+0x30>)
 80075a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80075a4:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80075a6:	4b06      	ldr	r3, [pc, #24]	; (80075c0 <HAL_FLASH_Lock+0x30>)
 80075a8:	695b      	ldr	r3, [r3, #20]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	da01      	bge.n	80075b2 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 80075ae:	2300      	movs	r3, #0
 80075b0:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80075b2:	79fb      	ldrb	r3, [r7, #7]
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr
 80075c0:	40022000 	.word	0x40022000

080075c4 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_FAST: FLASH Fast programming error
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  */
uint32_t HAL_FLASH_GetError(void)
{
 80075c4:	b480      	push	{r7}
 80075c6:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 80075c8:	4b03      	ldr	r3, [pc, #12]	; (80075d8 <HAL_FLASH_GetError+0x14>)
 80075ca:	685b      	ldr	r3, [r3, #4]
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop
 80075d8:	2000000c 	.word	0x2000000c

080075dc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80075e4:	f7fd fcd2 	bl	8004f8c <HAL_GetTick>
 80075e8:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80075ea:	e009      	b.n	8007600 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 80075ec:	f7fd fcce 	bl	8004f8c <HAL_GetTick>
 80075f0:	4602      	mov	r2, r0
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	1ad3      	subs	r3, r2, r3
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d201      	bcs.n	8007600 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 80075fc:	2303      	movs	r3, #3
 80075fe:	e038      	b.n	8007672 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8007600:	4b1e      	ldr	r3, [pc, #120]	; (800767c <FLASH_WaitForLastOperation+0xa0>)
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800760c:	d0ee      	beq.n	80075ec <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800760e:	4b1b      	ldr	r3, [pc, #108]	; (800767c <FLASH_WaitForLastOperation+0xa0>)
 8007610:	691a      	ldr	r2, [r3, #16]
 8007612:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8007616:	4013      	ands	r3, r2
 8007618:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d01e      	beq.n	800765e <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8007620:	4b17      	ldr	r3, [pc, #92]	; (8007680 <FLASH_WaitForLastOperation+0xa4>)
 8007622:	685a      	ldr	r2, [r3, #4]
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	4313      	orrs	r3, r2
 8007628:	4a15      	ldr	r2, [pc, #84]	; (8007680 <FLASH_WaitForLastOperation+0xa4>)
 800762a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007632:	2b00      	cmp	r3, #0
 8007634:	d007      	beq.n	8007646 <FLASH_WaitForLastOperation+0x6a>
 8007636:	4b11      	ldr	r3, [pc, #68]	; (800767c <FLASH_WaitForLastOperation+0xa0>)
 8007638:	699a      	ldr	r2, [r3, #24]
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007640:	490e      	ldr	r1, [pc, #56]	; (800767c <FLASH_WaitForLastOperation+0xa0>)
 8007642:	4313      	orrs	r3, r2
 8007644:	618b      	str	r3, [r1, #24]
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800764c:	2b00      	cmp	r3, #0
 800764e:	d004      	beq.n	800765a <FLASH_WaitForLastOperation+0x7e>
 8007650:	4a0a      	ldr	r2, [pc, #40]	; (800767c <FLASH_WaitForLastOperation+0xa0>)
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8007658:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e009      	b.n	8007672 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800765e:	4b07      	ldr	r3, [pc, #28]	; (800767c <FLASH_WaitForLastOperation+0xa0>)
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	f003 0301 	and.w	r3, r3, #1
 8007666:	2b01      	cmp	r3, #1
 8007668:	d102      	bne.n	8007670 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800766a:	4b04      	ldr	r3, [pc, #16]	; (800767c <FLASH_WaitForLastOperation+0xa0>)
 800766c:	2201      	movs	r2, #1
 800766e:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8007670:	2300      	movs	r3, #0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3710      	adds	r7, #16
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	40022000 	.word	0x40022000
 8007680:	2000000c 	.word	0x2000000c

08007684 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8007690:	4b0e      	ldr	r3, [pc, #56]	; (80076cc <FLASH_Program_DoubleWord+0x48>)
 8007692:	695b      	ldr	r3, [r3, #20]
 8007694:	4a0d      	ldr	r2, [pc, #52]	; (80076cc <FLASH_Program_DoubleWord+0x48>)
 8007696:	f043 0301 	orr.w	r3, r3, #1
 800769a:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	683a      	ldr	r2, [r7, #0]
 80076a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80076a2:	f3bf 8f6f 	isb	sy
}
 80076a6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80076a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076ac:	f04f 0200 	mov.w	r2, #0
 80076b0:	f04f 0300 	mov.w	r3, #0
 80076b4:	000a      	movs	r2, r1
 80076b6:	2300      	movs	r3, #0
 80076b8:	68f9      	ldr	r1, [r7, #12]
 80076ba:	3104      	adds	r1, #4
 80076bc:	4613      	mov	r3, r2
 80076be:	600b      	str	r3, [r1, #0]
}
 80076c0:	bf00      	nop
 80076c2:	3714      	adds	r7, #20
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr
 80076cc:	40022000 	.word	0x40022000

080076d0 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b089      	sub	sp, #36	; 0x24
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80076da:	2340      	movs	r3, #64	; 0x40
 80076dc:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80076e6:	4b14      	ldr	r3, [pc, #80]	; (8007738 <FLASH_Program_Fast+0x68>)
 80076e8:	695b      	ldr	r3, [r3, #20]
 80076ea:	4a13      	ldr	r2, [pc, #76]	; (8007738 <FLASH_Program_Fast+0x68>)
 80076ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80076f0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076f2:	f3ef 8310 	mrs	r3, PRIMASK
 80076f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80076f8:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80076fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80076fc:	b672      	cpsid	i
}
 80076fe:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	69bb      	ldr	r3, [r7, #24]
 8007706:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	3304      	adds	r3, #4
 800770c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	3304      	adds	r3, #4
 8007712:	617b      	str	r3, [r7, #20]
    row_index--;
 8007714:	7ffb      	ldrb	r3, [r7, #31]
 8007716:	3b01      	subs	r3, #1
 8007718:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800771a:	7ffb      	ldrb	r3, [r7, #31]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d1ef      	bne.n	8007700 <FLASH_Program_Fast+0x30>
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	f383 8810 	msr	PRIMASK, r3
}
 800772a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800772c:	bf00      	nop
 800772e:	3724      	adds	r7, #36	; 0x24
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr
 8007738:	40022000 	.word	0x40022000

0800773c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007746:	4b47      	ldr	r3, [pc, #284]	; (8007864 <HAL_FLASHEx_Erase+0x128>)
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	2b01      	cmp	r3, #1
 800774c:	d101      	bne.n	8007752 <HAL_FLASHEx_Erase+0x16>
 800774e:	2302      	movs	r3, #2
 8007750:	e083      	b.n	800785a <HAL_FLASHEx_Erase+0x11e>
 8007752:	4b44      	ldr	r3, [pc, #272]	; (8007864 <HAL_FLASHEx_Erase+0x128>)
 8007754:	2201      	movs	r2, #1
 8007756:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007758:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800775c:	f7ff ff3e 	bl	80075dc <FLASH_WaitForLastOperation>
 8007760:	4603      	mov	r3, r0
 8007762:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8007764:	7bfb      	ldrb	r3, [r7, #15]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d173      	bne.n	8007852 <HAL_FLASHEx_Erase+0x116>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800776a:	4b3e      	ldr	r3, [pc, #248]	; (8007864 <HAL_FLASHEx_Erase+0x128>)
 800776c:	2200      	movs	r2, #0
 800776e:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8007770:	4b3d      	ldr	r3, [pc, #244]	; (8007868 <HAL_FLASHEx_Erase+0x12c>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007778:	2b00      	cmp	r3, #0
 800777a:	d013      	beq.n	80077a4 <HAL_FLASHEx_Erase+0x68>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800777c:	4b3a      	ldr	r3, [pc, #232]	; (8007868 <HAL_FLASHEx_Erase+0x12c>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007784:	2b00      	cmp	r3, #0
 8007786:	d009      	beq.n	800779c <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8007788:	4b37      	ldr	r3, [pc, #220]	; (8007868 <HAL_FLASHEx_Erase+0x12c>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a36      	ldr	r2, [pc, #216]	; (8007868 <HAL_FLASHEx_Erase+0x12c>)
 800778e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007792:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8007794:	4b33      	ldr	r3, [pc, #204]	; (8007864 <HAL_FLASHEx_Erase+0x128>)
 8007796:	2203      	movs	r2, #3
 8007798:	771a      	strb	r2, [r3, #28]
 800779a:	e016      	b.n	80077ca <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800779c:	4b31      	ldr	r3, [pc, #196]	; (8007864 <HAL_FLASHEx_Erase+0x128>)
 800779e:	2201      	movs	r2, #1
 80077a0:	771a      	strb	r2, [r3, #28]
 80077a2:	e012      	b.n	80077ca <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80077a4:	4b30      	ldr	r3, [pc, #192]	; (8007868 <HAL_FLASHEx_Erase+0x12c>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d009      	beq.n	80077c4 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80077b0:	4b2d      	ldr	r3, [pc, #180]	; (8007868 <HAL_FLASHEx_Erase+0x12c>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a2c      	ldr	r2, [pc, #176]	; (8007868 <HAL_FLASHEx_Erase+0x12c>)
 80077b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077ba:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80077bc:	4b29      	ldr	r3, [pc, #164]	; (8007864 <HAL_FLASHEx_Erase+0x128>)
 80077be:	2202      	movs	r2, #2
 80077c0:	771a      	strb	r2, [r3, #28]
 80077c2:	e002      	b.n	80077ca <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80077c4:	4b27      	ldr	r3, [pc, #156]	; (8007864 <HAL_FLASHEx_Erase+0x128>)
 80077c6:	2200      	movs	r2, #0
 80077c8:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d111      	bne.n	80077f6 <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	4618      	mov	r0, r3
 80077d8:	f000 f848 	bl	800786c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80077dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80077e0:	f7ff fefc 	bl	80075dc <FLASH_WaitForLastOperation>
 80077e4:	4603      	mov	r3, r0
 80077e6:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80077e8:	4b1f      	ldr	r3, [pc, #124]	; (8007868 <HAL_FLASHEx_Erase+0x12c>)
 80077ea:	695b      	ldr	r3, [r3, #20]
 80077ec:	4a1e      	ldr	r2, [pc, #120]	; (8007868 <HAL_FLASHEx_Erase+0x12c>)
 80077ee:	f023 0304 	bic.w	r3, r3, #4
 80077f2:	6153      	str	r3, [r2, #20]
 80077f4:	e02b      	b.n	800784e <HAL_FLASHEx_Erase+0x112>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	f04f 32ff 	mov.w	r2, #4294967295
 80077fc:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	60bb      	str	r3, [r7, #8]
 8007804:	e01b      	b.n	800783e <HAL_FLASHEx_Erase+0x102>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	4619      	mov	r1, r3
 800780c:	68b8      	ldr	r0, [r7, #8]
 800780e:	f000 f84b 	bl	80078a8 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007812:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007816:	f7ff fee1 	bl	80075dc <FLASH_WaitForLastOperation>
 800781a:	4603      	mov	r3, r0
 800781c:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800781e:	4b12      	ldr	r3, [pc, #72]	; (8007868 <HAL_FLASHEx_Erase+0x12c>)
 8007820:	695b      	ldr	r3, [r3, #20]
 8007822:	4a11      	ldr	r2, [pc, #68]	; (8007868 <HAL_FLASHEx_Erase+0x12c>)
 8007824:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8007828:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800782a:	7bfb      	ldrb	r3, [r7, #15]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d003      	beq.n	8007838 <HAL_FLASHEx_Erase+0xfc>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	601a      	str	r2, [r3, #0]
          break;
 8007836:	e00a      	b.n	800784e <HAL_FLASHEx_Erase+0x112>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	3301      	adds	r3, #1
 800783c:	60bb      	str	r3, [r7, #8]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	689a      	ldr	r2, [r3, #8]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	4413      	add	r3, r2
 8007848:	68ba      	ldr	r2, [r7, #8]
 800784a:	429a      	cmp	r2, r3
 800784c:	d3db      	bcc.n	8007806 <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800784e:	f000 f84f 	bl	80078f0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007852:	4b04      	ldr	r3, [pc, #16]	; (8007864 <HAL_FLASHEx_Erase+0x128>)
 8007854:	2200      	movs	r2, #0
 8007856:	701a      	strb	r2, [r3, #0]

  return status;
 8007858:	7bfb      	ldrb	r3, [r7, #15]
}
 800785a:	4618      	mov	r0, r3
 800785c:	3710      	adds	r7, #16
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	2000000c 	.word	0x2000000c
 8007868:	40022000 	.word	0x40022000

0800786c <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f003 0301 	and.w	r3, r3, #1
 800787a:	2b00      	cmp	r3, #0
 800787c:	d005      	beq.n	800788a <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800787e:	4b09      	ldr	r3, [pc, #36]	; (80078a4 <FLASH_MassErase+0x38>)
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	4a08      	ldr	r2, [pc, #32]	; (80078a4 <FLASH_MassErase+0x38>)
 8007884:	f043 0304 	orr.w	r3, r3, #4
 8007888:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800788a:	4b06      	ldr	r3, [pc, #24]	; (80078a4 <FLASH_MassErase+0x38>)
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	4a05      	ldr	r2, [pc, #20]	; (80078a4 <FLASH_MassErase+0x38>)
 8007890:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007894:	6153      	str	r3, [r2, #20]
}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop
 80078a4:	40022000 	.word	0x40022000

080078a8 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b083      	sub	sp, #12
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80078b2:	4b0e      	ldr	r3, [pc, #56]	; (80078ec <FLASH_PageErase+0x44>)
 80078b4:	695b      	ldr	r3, [r3, #20]
 80078b6:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	00db      	lsls	r3, r3, #3
 80078be:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 80078c2:	490a      	ldr	r1, [pc, #40]	; (80078ec <FLASH_PageErase+0x44>)
 80078c4:	4313      	orrs	r3, r2
 80078c6:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80078c8:	4b08      	ldr	r3, [pc, #32]	; (80078ec <FLASH_PageErase+0x44>)
 80078ca:	695b      	ldr	r3, [r3, #20]
 80078cc:	4a07      	ldr	r2, [pc, #28]	; (80078ec <FLASH_PageErase+0x44>)
 80078ce:	f043 0302 	orr.w	r3, r3, #2
 80078d2:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80078d4:	4b05      	ldr	r3, [pc, #20]	; (80078ec <FLASH_PageErase+0x44>)
 80078d6:	695b      	ldr	r3, [r3, #20]
 80078d8:	4a04      	ldr	r2, [pc, #16]	; (80078ec <FLASH_PageErase+0x44>)
 80078da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078de:	6153      	str	r3, [r2, #20]
}
 80078e0:	bf00      	nop
 80078e2:	370c      	adds	r7, #12
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr
 80078ec:	40022000 	.word	0x40022000

080078f0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b083      	sub	sp, #12
 80078f4:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80078f6:	4b21      	ldr	r3, [pc, #132]	; (800797c <FLASH_FlushCaches+0x8c>)
 80078f8:	7f1b      	ldrb	r3, [r3, #28]
 80078fa:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80078fc:	79fb      	ldrb	r3, [r7, #7]
 80078fe:	2b01      	cmp	r3, #1
 8007900:	d002      	beq.n	8007908 <FLASH_FlushCaches+0x18>
 8007902:	79fb      	ldrb	r3, [r7, #7]
 8007904:	2b03      	cmp	r3, #3
 8007906:	d117      	bne.n	8007938 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8007908:	4b1d      	ldr	r3, [pc, #116]	; (8007980 <FLASH_FlushCaches+0x90>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a1c      	ldr	r2, [pc, #112]	; (8007980 <FLASH_FlushCaches+0x90>)
 800790e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007912:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8007914:	4b1a      	ldr	r3, [pc, #104]	; (8007980 <FLASH_FlushCaches+0x90>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a19      	ldr	r2, [pc, #100]	; (8007980 <FLASH_FlushCaches+0x90>)
 800791a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800791e:	6013      	str	r3, [r2, #0]
 8007920:	4b17      	ldr	r3, [pc, #92]	; (8007980 <FLASH_FlushCaches+0x90>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a16      	ldr	r2, [pc, #88]	; (8007980 <FLASH_FlushCaches+0x90>)
 8007926:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800792a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800792c:	4b14      	ldr	r3, [pc, #80]	; (8007980 <FLASH_FlushCaches+0x90>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a13      	ldr	r2, [pc, #76]	; (8007980 <FLASH_FlushCaches+0x90>)
 8007932:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007936:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8007938:	79fb      	ldrb	r3, [r7, #7]
 800793a:	2b02      	cmp	r3, #2
 800793c:	d002      	beq.n	8007944 <FLASH_FlushCaches+0x54>
 800793e:	79fb      	ldrb	r3, [r7, #7]
 8007940:	2b03      	cmp	r3, #3
 8007942:	d111      	bne.n	8007968 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8007944:	4b0e      	ldr	r3, [pc, #56]	; (8007980 <FLASH_FlushCaches+0x90>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a0d      	ldr	r2, [pc, #52]	; (8007980 <FLASH_FlushCaches+0x90>)
 800794a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800794e:	6013      	str	r3, [r2, #0]
 8007950:	4b0b      	ldr	r3, [pc, #44]	; (8007980 <FLASH_FlushCaches+0x90>)
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4a0a      	ldr	r2, [pc, #40]	; (8007980 <FLASH_FlushCaches+0x90>)
 8007956:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800795a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800795c:	4b08      	ldr	r3, [pc, #32]	; (8007980 <FLASH_FlushCaches+0x90>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a07      	ldr	r2, [pc, #28]	; (8007980 <FLASH_FlushCaches+0x90>)
 8007962:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007966:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8007968:	4b04      	ldr	r3, [pc, #16]	; (800797c <FLASH_FlushCaches+0x8c>)
 800796a:	2200      	movs	r2, #0
 800796c:	771a      	strb	r2, [r3, #28]
}
 800796e:	bf00      	nop
 8007970:	370c      	adds	r7, #12
 8007972:	46bd      	mov	sp, r7
 8007974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007978:	4770      	bx	lr
 800797a:	bf00      	nop
 800797c:	2000000c 	.word	0x2000000c
 8007980:	40022000 	.word	0x40022000

08007984 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007984:	b480      	push	{r7}
 8007986:	b087      	sub	sp, #28
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800798e:	2300      	movs	r3, #0
 8007990:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007992:	e15a      	b.n	8007c4a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	681a      	ldr	r2, [r3, #0]
 8007998:	2101      	movs	r1, #1
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	fa01 f303 	lsl.w	r3, r1, r3
 80079a0:	4013      	ands	r3, r2
 80079a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	f000 814c 	beq.w	8007c44 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	f003 0303 	and.w	r3, r3, #3
 80079b4:	2b01      	cmp	r3, #1
 80079b6:	d005      	beq.n	80079c4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80079c0:	2b02      	cmp	r3, #2
 80079c2:	d130      	bne.n	8007a26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	005b      	lsls	r3, r3, #1
 80079ce:	2203      	movs	r2, #3
 80079d0:	fa02 f303 	lsl.w	r3, r2, r3
 80079d4:	43db      	mvns	r3, r3
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	4013      	ands	r3, r2
 80079da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	68da      	ldr	r2, [r3, #12]
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	005b      	lsls	r3, r3, #1
 80079e4:	fa02 f303 	lsl.w	r3, r2, r3
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	693a      	ldr	r2, [r7, #16]
 80079f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80079fa:	2201      	movs	r2, #1
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007a02:	43db      	mvns	r3, r3
 8007a04:	693a      	ldr	r2, [r7, #16]
 8007a06:	4013      	ands	r3, r2
 8007a08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	091b      	lsrs	r3, r3, #4
 8007a10:	f003 0201 	and.w	r2, r3, #1
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	fa02 f303 	lsl.w	r3, r2, r3
 8007a1a:	693a      	ldr	r2, [r7, #16]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	693a      	ldr	r2, [r7, #16]
 8007a24:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	f003 0303 	and.w	r3, r3, #3
 8007a2e:	2b03      	cmp	r3, #3
 8007a30:	d017      	beq.n	8007a62 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	68db      	ldr	r3, [r3, #12]
 8007a36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	005b      	lsls	r3, r3, #1
 8007a3c:	2203      	movs	r2, #3
 8007a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8007a42:	43db      	mvns	r3, r3
 8007a44:	693a      	ldr	r2, [r7, #16]
 8007a46:	4013      	ands	r3, r2
 8007a48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	689a      	ldr	r2, [r3, #8]
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	005b      	lsls	r3, r3, #1
 8007a52:	fa02 f303 	lsl.w	r3, r2, r3
 8007a56:	693a      	ldr	r2, [r7, #16]
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	f003 0303 	and.w	r3, r3, #3
 8007a6a:	2b02      	cmp	r3, #2
 8007a6c:	d123      	bne.n	8007ab6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	08da      	lsrs	r2, r3, #3
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	3208      	adds	r2, #8
 8007a76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	f003 0307 	and.w	r3, r3, #7
 8007a82:	009b      	lsls	r3, r3, #2
 8007a84:	220f      	movs	r2, #15
 8007a86:	fa02 f303 	lsl.w	r3, r2, r3
 8007a8a:	43db      	mvns	r3, r3
 8007a8c:	693a      	ldr	r2, [r7, #16]
 8007a8e:	4013      	ands	r3, r2
 8007a90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	691a      	ldr	r2, [r3, #16]
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	f003 0307 	and.w	r3, r3, #7
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	08da      	lsrs	r2, r3, #3
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	3208      	adds	r2, #8
 8007ab0:	6939      	ldr	r1, [r7, #16]
 8007ab2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	005b      	lsls	r3, r3, #1
 8007ac0:	2203      	movs	r2, #3
 8007ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ac6:	43db      	mvns	r3, r3
 8007ac8:	693a      	ldr	r2, [r7, #16]
 8007aca:	4013      	ands	r3, r2
 8007acc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	f003 0203 	and.w	r2, r3, #3
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	005b      	lsls	r3, r3, #1
 8007ada:	fa02 f303 	lsl.w	r3, r2, r3
 8007ade:	693a      	ldr	r2, [r7, #16]
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	693a      	ldr	r2, [r7, #16]
 8007ae8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	f000 80a6 	beq.w	8007c44 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007af8:	4b5b      	ldr	r3, [pc, #364]	; (8007c68 <HAL_GPIO_Init+0x2e4>)
 8007afa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007afc:	4a5a      	ldr	r2, [pc, #360]	; (8007c68 <HAL_GPIO_Init+0x2e4>)
 8007afe:	f043 0301 	orr.w	r3, r3, #1
 8007b02:	6613      	str	r3, [r2, #96]	; 0x60
 8007b04:	4b58      	ldr	r3, [pc, #352]	; (8007c68 <HAL_GPIO_Init+0x2e4>)
 8007b06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b08:	f003 0301 	and.w	r3, r3, #1
 8007b0c:	60bb      	str	r3, [r7, #8]
 8007b0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007b10:	4a56      	ldr	r2, [pc, #344]	; (8007c6c <HAL_GPIO_Init+0x2e8>)
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	089b      	lsrs	r3, r3, #2
 8007b16:	3302      	adds	r3, #2
 8007b18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	f003 0303 	and.w	r3, r3, #3
 8007b24:	009b      	lsls	r3, r3, #2
 8007b26:	220f      	movs	r2, #15
 8007b28:	fa02 f303 	lsl.w	r3, r2, r3
 8007b2c:	43db      	mvns	r3, r3
 8007b2e:	693a      	ldr	r2, [r7, #16]
 8007b30:	4013      	ands	r3, r2
 8007b32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007b3a:	d01f      	beq.n	8007b7c <HAL_GPIO_Init+0x1f8>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a4c      	ldr	r2, [pc, #304]	; (8007c70 <HAL_GPIO_Init+0x2ec>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d019      	beq.n	8007b78 <HAL_GPIO_Init+0x1f4>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	4a4b      	ldr	r2, [pc, #300]	; (8007c74 <HAL_GPIO_Init+0x2f0>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d013      	beq.n	8007b74 <HAL_GPIO_Init+0x1f0>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	4a4a      	ldr	r2, [pc, #296]	; (8007c78 <HAL_GPIO_Init+0x2f4>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d00d      	beq.n	8007b70 <HAL_GPIO_Init+0x1ec>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	4a49      	ldr	r2, [pc, #292]	; (8007c7c <HAL_GPIO_Init+0x2f8>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d007      	beq.n	8007b6c <HAL_GPIO_Init+0x1e8>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	4a48      	ldr	r2, [pc, #288]	; (8007c80 <HAL_GPIO_Init+0x2fc>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d101      	bne.n	8007b68 <HAL_GPIO_Init+0x1e4>
 8007b64:	2305      	movs	r3, #5
 8007b66:	e00a      	b.n	8007b7e <HAL_GPIO_Init+0x1fa>
 8007b68:	2306      	movs	r3, #6
 8007b6a:	e008      	b.n	8007b7e <HAL_GPIO_Init+0x1fa>
 8007b6c:	2304      	movs	r3, #4
 8007b6e:	e006      	b.n	8007b7e <HAL_GPIO_Init+0x1fa>
 8007b70:	2303      	movs	r3, #3
 8007b72:	e004      	b.n	8007b7e <HAL_GPIO_Init+0x1fa>
 8007b74:	2302      	movs	r3, #2
 8007b76:	e002      	b.n	8007b7e <HAL_GPIO_Init+0x1fa>
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e000      	b.n	8007b7e <HAL_GPIO_Init+0x1fa>
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	697a      	ldr	r2, [r7, #20]
 8007b80:	f002 0203 	and.w	r2, r2, #3
 8007b84:	0092      	lsls	r2, r2, #2
 8007b86:	4093      	lsls	r3, r2
 8007b88:	693a      	ldr	r2, [r7, #16]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007b8e:	4937      	ldr	r1, [pc, #220]	; (8007c6c <HAL_GPIO_Init+0x2e8>)
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	089b      	lsrs	r3, r3, #2
 8007b94:	3302      	adds	r3, #2
 8007b96:	693a      	ldr	r2, [r7, #16]
 8007b98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007b9c:	4b39      	ldr	r3, [pc, #228]	; (8007c84 <HAL_GPIO_Init+0x300>)
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	43db      	mvns	r3, r3
 8007ba6:	693a      	ldr	r2, [r7, #16]
 8007ba8:	4013      	ands	r3, r2
 8007baa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d003      	beq.n	8007bc0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007bb8:	693a      	ldr	r2, [r7, #16]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007bc0:	4a30      	ldr	r2, [pc, #192]	; (8007c84 <HAL_GPIO_Init+0x300>)
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007bc6:	4b2f      	ldr	r3, [pc, #188]	; (8007c84 <HAL_GPIO_Init+0x300>)
 8007bc8:	68db      	ldr	r3, [r3, #12]
 8007bca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	43db      	mvns	r3, r3
 8007bd0:	693a      	ldr	r2, [r7, #16]
 8007bd2:	4013      	ands	r3, r2
 8007bd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d003      	beq.n	8007bea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007be2:	693a      	ldr	r2, [r7, #16]
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007bea:	4a26      	ldr	r2, [pc, #152]	; (8007c84 <HAL_GPIO_Init+0x300>)
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007bf0:	4b24      	ldr	r3, [pc, #144]	; (8007c84 <HAL_GPIO_Init+0x300>)
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	43db      	mvns	r3, r3
 8007bfa:	693a      	ldr	r2, [r7, #16]
 8007bfc:	4013      	ands	r3, r2
 8007bfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d003      	beq.n	8007c14 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007c0c:	693a      	ldr	r2, [r7, #16]
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007c14:	4a1b      	ldr	r2, [pc, #108]	; (8007c84 <HAL_GPIO_Init+0x300>)
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007c1a:	4b1a      	ldr	r3, [pc, #104]	; (8007c84 <HAL_GPIO_Init+0x300>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	43db      	mvns	r3, r3
 8007c24:	693a      	ldr	r2, [r7, #16]
 8007c26:	4013      	ands	r3, r2
 8007c28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d003      	beq.n	8007c3e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007c36:	693a      	ldr	r2, [r7, #16]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007c3e:	4a11      	ldr	r2, [pc, #68]	; (8007c84 <HAL_GPIO_Init+0x300>)
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	3301      	adds	r3, #1
 8007c48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	fa22 f303 	lsr.w	r3, r2, r3
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	f47f ae9d 	bne.w	8007994 <HAL_GPIO_Init+0x10>
  }
}
 8007c5a:	bf00      	nop
 8007c5c:	bf00      	nop
 8007c5e:	371c      	adds	r7, #28
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr
 8007c68:	40021000 	.word	0x40021000
 8007c6c:	40010000 	.word	0x40010000
 8007c70:	48000400 	.word	0x48000400
 8007c74:	48000800 	.word	0x48000800
 8007c78:	48000c00 	.word	0x48000c00
 8007c7c:	48001000 	.word	0x48001000
 8007c80:	48001400 	.word	0x48001400
 8007c84:	40010400 	.word	0x40010400

08007c88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b085      	sub	sp, #20
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	460b      	mov	r3, r1
 8007c92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	691a      	ldr	r2, [r3, #16]
 8007c98:	887b      	ldrh	r3, [r7, #2]
 8007c9a:	4013      	ands	r3, r2
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d002      	beq.n	8007ca6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	73fb      	strb	r3, [r7, #15]
 8007ca4:	e001      	b.n	8007caa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3714      	adds	r7, #20
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	460b      	mov	r3, r1
 8007cc2:	807b      	strh	r3, [r7, #2]
 8007cc4:	4613      	mov	r3, r2
 8007cc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007cc8:	787b      	ldrb	r3, [r7, #1]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d003      	beq.n	8007cd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007cce:	887a      	ldrh	r2, [r7, #2]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007cd4:	e002      	b.n	8007cdc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007cd6:	887a      	ldrh	r2, [r7, #2]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b082      	sub	sp, #8
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d101      	bne.n	8007cfa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e081      	b.n	8007dfe <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d00:	b2db      	uxtb	r3, r3
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d106      	bne.n	8007d14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f7fc fd5a 	bl	80047c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2224      	movs	r2, #36	; 0x24
 8007d18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f022 0201 	bic.w	r2, r2, #1
 8007d2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	685a      	ldr	r2, [r3, #4]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007d38:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	689a      	ldr	r2, [r3, #8]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007d48:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	68db      	ldr	r3, [r3, #12]
 8007d4e:	2b01      	cmp	r3, #1
 8007d50:	d107      	bne.n	8007d62 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	689a      	ldr	r2, [r3, #8]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d5e:	609a      	str	r2, [r3, #8]
 8007d60:	e006      	b.n	8007d70 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	689a      	ldr	r2, [r3, #8]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007d6e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	2b02      	cmp	r3, #2
 8007d76:	d104      	bne.n	8007d82 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	6812      	ldr	r2, [r2, #0]
 8007d8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007d90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	68da      	ldr	r2, [r3, #12]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007da4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	691a      	ldr	r2, [r3, #16]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	695b      	ldr	r3, [r3, #20]
 8007dae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	699b      	ldr	r3, [r3, #24]
 8007db6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	430a      	orrs	r2, r1
 8007dbe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	69d9      	ldr	r1, [r3, #28]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6a1a      	ldr	r2, [r3, #32]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	430a      	orrs	r2, r1
 8007dce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f042 0201 	orr.w	r2, r2, #1
 8007dde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2220      	movs	r2, #32
 8007dea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2200      	movs	r2, #0
 8007df2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3708      	adds	r7, #8
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
	...

08007e08 <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b088      	sub	sp, #32
 8007e0c:	af02      	add	r7, sp, #8
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	607a      	str	r2, [r7, #4]
 8007e12:	461a      	mov	r2, r3
 8007e14:	460b      	mov	r3, r1
 8007e16:	817b      	strh	r3, [r7, #10]
 8007e18:	4613      	mov	r3, r2
 8007e1a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	2b20      	cmp	r3, #32
 8007e26:	d153      	bne.n	8007ed0 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	699b      	ldr	r3, [r3, #24]
 8007e2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e36:	d101      	bne.n	8007e3c <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 8007e38:	2302      	movs	r3, #2
 8007e3a:	e04a      	b.n	8007ed2 <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d101      	bne.n	8007e4a <HAL_I2C_Master_Receive_IT+0x42>
 8007e46:	2302      	movs	r3, #2
 8007e48:	e043      	b.n	8007ed2 <HAL_I2C_Master_Receive_IT+0xca>
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2222      	movs	r2, #34	; 0x22
 8007e56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2210      	movs	r2, #16
 8007e5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2200      	movs	r2, #0
 8007e66:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	893a      	ldrh	r2, [r7, #8]
 8007e72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	4a19      	ldr	r2, [pc, #100]	; (8007edc <HAL_I2C_Master_Receive_IT+0xd4>)
 8007e78:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	4a18      	ldr	r2, [pc, #96]	; (8007ee0 <HAL_I2C_Master_Receive_IT+0xd8>)
 8007e7e:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	2bff      	cmp	r3, #255	; 0xff
 8007e88:	d906      	bls.n	8007e98 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	22ff      	movs	r2, #255	; 0xff
 8007e8e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007e90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007e94:	617b      	str	r3, [r7, #20]
 8007e96:	e007      	b.n	8007ea8 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e9c:	b29a      	uxth	r2, r3
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007ea2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007ea6:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007eac:	b2da      	uxtb	r2, r3
 8007eae:	8979      	ldrh	r1, [r7, #10]
 8007eb0:	4b0c      	ldr	r3, [pc, #48]	; (8007ee4 <HAL_I2C_Master_Receive_IT+0xdc>)
 8007eb2:	9300      	str	r3, [sp, #0]
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	68f8      	ldr	r0, [r7, #12]
 8007eb8:	f001 fb66 	bl	8009588 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007ec4:	2102      	movs	r1, #2
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f001 fb90 	bl	80095ec <I2C_Enable_IRQ>

    return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	e000      	b.n	8007ed2 <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8007ed0:	2302      	movs	r3, #2
  }
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3718      	adds	r7, #24
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	bf00      	nop
 8007edc:	ffff0000 	.word	0xffff0000
 8007ee0:	08008105 	.word	0x08008105
 8007ee4:	80002400 	.word	0x80002400

08007ee8 <HAL_I2C_Mem_Read_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b088      	sub	sp, #32
 8007eec:	af02      	add	r7, sp, #8
 8007eee:	60f8      	str	r0, [r7, #12]
 8007ef0:	4608      	mov	r0, r1
 8007ef2:	4611      	mov	r1, r2
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	817b      	strh	r3, [r7, #10]
 8007efa:	460b      	mov	r3, r1
 8007efc:	813b      	strh	r3, [r7, #8]
 8007efe:	4613      	mov	r3, r2
 8007f00:	80fb      	strh	r3, [r7, #6]
  uint32_t xfermode;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	2b20      	cmp	r3, #32
 8007f0c:	d176      	bne.n	8007ffc <HAL_I2C_Mem_Read_IT+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f0e:	6a3b      	ldr	r3, [r7, #32]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d002      	beq.n	8007f1a <HAL_I2C_Mem_Read_IT+0x32>
 8007f14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d105      	bne.n	8007f26 <HAL_I2C_Mem_Read_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f20:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	e06b      	b.n	8007ffe <HAL_I2C_Mem_Read_IT+0x116>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	699b      	ldr	r3, [r3, #24]
 8007f2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f34:	d101      	bne.n	8007f3a <HAL_I2C_Mem_Read_IT+0x52>
    {
      return HAL_BUSY;
 8007f36:	2302      	movs	r3, #2
 8007f38:	e061      	b.n	8007ffe <HAL_I2C_Mem_Read_IT+0x116>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d101      	bne.n	8007f48 <HAL_I2C_Mem_Read_IT+0x60>
 8007f44:	2302      	movs	r3, #2
 8007f46:	e05a      	b.n	8007ffe <HAL_I2C_Mem_Read_IT+0x116>
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007f50:	f7fd f81c 	bl	8004f8c <HAL_GetTick>
 8007f54:	6138      	str	r0, [r7, #16]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2222      	movs	r2, #34	; 0x22
 8007f5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2240      	movs	r2, #64	; 0x40
 8007f62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6a3a      	ldr	r2, [r7, #32]
 8007f70:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007f76:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	4a23      	ldr	r2, [pc, #140]	; (8008008 <HAL_I2C_Mem_Read_IT+0x120>)
 8007f7c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	4a22      	ldr	r2, [pc, #136]	; (800800c <HAL_I2C_Mem_Read_IT+0x124>)
 8007f82:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	2bff      	cmp	r3, #255	; 0xff
 8007f8c:	d906      	bls.n	8007f9c <HAL_I2C_Mem_Read_IT+0xb4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	22ff      	movs	r2, #255	; 0xff
 8007f92:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007f94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007f98:	617b      	str	r3, [r7, #20]
 8007f9a:	e007      	b.n	8007fac <HAL_I2C_Mem_Read_IT+0xc4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fa0:	b29a      	uxth	r2, r3
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007fa6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007faa:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8007fac:	88f8      	ldrh	r0, [r7, #6]
 8007fae:	893a      	ldrh	r2, [r7, #8]
 8007fb0:	8979      	ldrh	r1, [r7, #10]
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	9301      	str	r3, [sp, #4]
 8007fb6:	2319      	movs	r3, #25
 8007fb8:	9300      	str	r3, [sp, #0]
 8007fba:	4603      	mov	r3, r0
 8007fbc:	68f8      	ldr	r0, [r7, #12]
 8007fbe:	f000 fc9f 	bl	8008900 <I2C_RequestMemoryRead>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d005      	beq.n	8007fd4 <HAL_I2C_Mem_Read_IT+0xec>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	e014      	b.n	8007ffe <HAL_I2C_Mem_Read_IT+0x116>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fd8:	b2da      	uxtb	r2, r3
 8007fda:	8979      	ldrh	r1, [r7, #10]
 8007fdc:	4b0c      	ldr	r3, [pc, #48]	; (8008010 <HAL_I2C_Mem_Read_IT+0x128>)
 8007fde:	9300      	str	r3, [sp, #0]
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	68f8      	ldr	r0, [r7, #12]
 8007fe4:	f001 fad0 	bl	8009588 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007ff0:	2102      	movs	r1, #2
 8007ff2:	68f8      	ldr	r0, [r7, #12]
 8007ff4:	f001 fafa 	bl	80095ec <I2C_Enable_IRQ>

    return HAL_OK;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	e000      	b.n	8007ffe <HAL_I2C_Mem_Read_IT+0x116>
  }
  else
  {
    return HAL_BUSY;
 8007ffc:	2302      	movs	r3, #2
  }
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3718      	adds	r7, #24
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop
 8008008:	ffff0000 	.word	0xffff0000
 800800c:	08008105 	.word	0x08008105
 8008010:	80002400 	.word	0x80002400

08008014 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b084      	sub	sp, #16
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	699b      	ldr	r3, [r3, #24]
 8008022:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008030:	2b00      	cmp	r3, #0
 8008032:	d005      	beq.n	8008040 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008038:	68ba      	ldr	r2, [r7, #8]
 800803a:	68f9      	ldr	r1, [r7, #12]
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	4798      	blx	r3
  }
}
 8008040:	bf00      	nop
 8008042:	3710      	adds	r7, #16
 8008044:	46bd      	mov	sp, r7
 8008046:	bd80      	pop	{r7, pc}

08008048 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8008050:	bf00      	nop
 8008052:	370c      	adds	r7, #12
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800805c:	b480      	push	{r7}
 800805e:	b083      	sub	sp, #12
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008064:	bf00      	nop
 8008066:	370c      	adds	r7, #12
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008070:	b480      	push	{r7}
 8008072:	b083      	sub	sp, #12
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008078:	bf00      	nop
 800807a:	370c      	adds	r7, #12
 800807c:	46bd      	mov	sp, r7
 800807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008082:	4770      	bx	lr

08008084 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008084:	b480      	push	{r7}
 8008086:	b083      	sub	sp, #12
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	460b      	mov	r3, r1
 800808e:	70fb      	strb	r3, [r7, #3]
 8008090:	4613      	mov	r3, r2
 8008092:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008094:	bf00      	nop
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b083      	sub	sp, #12
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80080a8:	bf00      	nop
 80080aa:	370c      	adds	r7, #12
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80080bc:	bf00      	nop
 80080be:	370c      	adds	r7, #12
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b083      	sub	sp, #12
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80080d0:	bf00      	nop
 80080d2:	370c      	adds	r7, #12
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr

080080dc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80080dc:	b480      	push	{r7}
 80080de:	b083      	sub	sp, #12
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80080e4:	bf00      	nop
 80080e6:	370c      	adds	r7, #12
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr

080080f0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b083      	sub	sp, #12
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80080f8:	bf00      	nop
 80080fa:	370c      	adds	r7, #12
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr

08008104 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b088      	sub	sp, #32
 8008108:	af02      	add	r7, sp, #8
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800811a:	2b01      	cmp	r3, #1
 800811c:	d101      	bne.n	8008122 <I2C_Master_ISR_IT+0x1e>
 800811e:	2302      	movs	r3, #2
 8008120:	e114      	b.n	800834c <I2C_Master_ISR_IT+0x248>
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2201      	movs	r2, #1
 8008126:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	091b      	lsrs	r3, r3, #4
 800812e:	f003 0301 	and.w	r3, r3, #1
 8008132:	2b00      	cmp	r3, #0
 8008134:	d013      	beq.n	800815e <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	091b      	lsrs	r3, r3, #4
 800813a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800813e:	2b00      	cmp	r3, #0
 8008140:	d00d      	beq.n	800815e <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	2210      	movs	r2, #16
 8008148:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800814e:	f043 0204 	orr.w	r2, r3, #4
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008156:	68f8      	ldr	r0, [r7, #12]
 8008158:	f001 f867 	bl	800922a <I2C_Flush_TXDR>
 800815c:	e0e1      	b.n	8008322 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	089b      	lsrs	r3, r3, #2
 8008162:	f003 0301 	and.w	r3, r3, #1
 8008166:	2b00      	cmp	r3, #0
 8008168:	d023      	beq.n	80081b2 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	089b      	lsrs	r3, r3, #2
 800816e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008172:	2b00      	cmp	r3, #0
 8008174:	d01d      	beq.n	80081b2 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	f023 0304 	bic.w	r3, r3, #4
 800817c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008188:	b2d2      	uxtb	r2, r2
 800818a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008190:	1c5a      	adds	r2, r3, #1
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800819a:	3b01      	subs	r3, #1
 800819c:	b29a      	uxth	r2, r3
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	3b01      	subs	r3, #1
 80081aa:	b29a      	uxth	r2, r3
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80081b0:	e0b7      	b.n	8008322 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	085b      	lsrs	r3, r3, #1
 80081b6:	f003 0301 	and.w	r3, r3, #1
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d01e      	beq.n	80081fc <I2C_Master_ISR_IT+0xf8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	085b      	lsrs	r3, r3, #1
 80081c2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d018      	beq.n	80081fc <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ce:	781a      	ldrb	r2, [r3, #0]
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081da:	1c5a      	adds	r2, r3, #1
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081e4:	3b01      	subs	r3, #1
 80081e6:	b29a      	uxth	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	3b01      	subs	r3, #1
 80081f4:	b29a      	uxth	r2, r3
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80081fa:	e092      	b.n	8008322 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	09db      	lsrs	r3, r3, #7
 8008200:	f003 0301 	and.w	r3, r3, #1
 8008204:	2b00      	cmp	r3, #0
 8008206:	d05d      	beq.n	80082c4 <I2C_Master_ISR_IT+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	099b      	lsrs	r3, r3, #6
 800820c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8008210:	2b00      	cmp	r3, #0
 8008212:	d057      	beq.n	80082c4 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008218:	b29b      	uxth	r3, r3
 800821a:	2b00      	cmp	r3, #0
 800821c:	d040      	beq.n	80082a0 <I2C_Master_ISR_IT+0x19c>
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008222:	2b00      	cmp	r3, #0
 8008224:	d13c      	bne.n	80082a0 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	685b      	ldr	r3, [r3, #4]
 800822c:	b29b      	uxth	r3, r3
 800822e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008232:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008238:	b29b      	uxth	r3, r3
 800823a:	2bff      	cmp	r3, #255	; 0xff
 800823c:	d90e      	bls.n	800825c <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	22ff      	movs	r2, #255	; 0xff
 8008242:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008248:	b2da      	uxtb	r2, r3
 800824a:	8a79      	ldrh	r1, [r7, #18]
 800824c:	2300      	movs	r3, #0
 800824e:	9300      	str	r3, [sp, #0]
 8008250:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008254:	68f8      	ldr	r0, [r7, #12]
 8008256:	f001 f997 	bl	8009588 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800825a:	e032      	b.n	80082c2 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008260:	b29a      	uxth	r2, r3
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800826a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800826e:	d00b      	beq.n	8008288 <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008274:	b2da      	uxtb	r2, r3
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800827a:	8a79      	ldrh	r1, [r7, #18]
 800827c:	2000      	movs	r0, #0
 800827e:	9000      	str	r0, [sp, #0]
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	f001 f981 	bl	8009588 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008286:	e01c      	b.n	80082c2 <I2C_Master_ISR_IT+0x1be>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800828c:	b2da      	uxtb	r2, r3
 800828e:	8a79      	ldrh	r1, [r7, #18]
 8008290:	2300      	movs	r3, #0
 8008292:	9300      	str	r3, [sp, #0]
 8008294:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008298:	68f8      	ldr	r0, [r7, #12]
 800829a:	f001 f975 	bl	8009588 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800829e:	e010      	b.n	80082c2 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80082ae:	d003      	beq.n	80082b8 <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80082b0:	68f8      	ldr	r0, [r7, #12]
 80082b2:	f000 fbfd 	bl	8008ab0 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80082b6:	e034      	b.n	8008322 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80082b8:	2140      	movs	r1, #64	; 0x40
 80082ba:	68f8      	ldr	r0, [r7, #12]
 80082bc:	f000 febe 	bl	800903c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80082c0:	e02f      	b.n	8008322 <I2C_Master_ISR_IT+0x21e>
 80082c2:	e02e      	b.n	8008322 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	099b      	lsrs	r3, r3, #6
 80082c8:	f003 0301 	and.w	r3, r3, #1
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d028      	beq.n	8008322 <I2C_Master_ISR_IT+0x21e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	099b      	lsrs	r3, r3, #6
 80082d4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d022      	beq.n	8008322 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d119      	bne.n	800831a <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80082f4:	d015      	beq.n	8008322 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082fa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80082fe:	d108      	bne.n	8008312 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	685a      	ldr	r2, [r3, #4]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800830e:	605a      	str	r2, [r3, #4]
 8008310:	e007      	b.n	8008322 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008312:	68f8      	ldr	r0, [r7, #12]
 8008314:	f000 fbcc 	bl	8008ab0 <I2C_ITMasterSeqCplt>
 8008318:	e003      	b.n	8008322 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800831a:	2140      	movs	r1, #64	; 0x40
 800831c:	68f8      	ldr	r0, [r7, #12]
 800831e:	f000 fe8d 	bl	800903c <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	095b      	lsrs	r3, r3, #5
 8008326:	f003 0301 	and.w	r3, r3, #1
 800832a:	2b00      	cmp	r3, #0
 800832c:	d009      	beq.n	8008342 <I2C_Master_ISR_IT+0x23e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	095b      	lsrs	r3, r3, #5
 8008332:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008336:	2b00      	cmp	r3, #0
 8008338:	d003      	beq.n	8008342 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800833a:	6979      	ldr	r1, [r7, #20]
 800833c:	68f8      	ldr	r0, [r7, #12]
 800833e:	f000 fc53 	bl	8008be8 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2200      	movs	r2, #0
 8008346:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800834a:	2300      	movs	r3, #0
}
 800834c:	4618      	mov	r0, r3
 800834e:	3718      	adds	r7, #24
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b086      	sub	sp, #24
 8008358:	af00      	add	r7, sp, #0
 800835a:	60f8      	str	r0, [r7, #12]
 800835c:	60b9      	str	r1, [r7, #8]
 800835e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008364:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008370:	2b01      	cmp	r3, #1
 8008372:	d101      	bne.n	8008378 <I2C_Slave_ISR_IT+0x24>
 8008374:	2302      	movs	r3, #2
 8008376:	e0ec      	b.n	8008552 <I2C_Slave_ISR_IT+0x1fe>
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	095b      	lsrs	r3, r3, #5
 8008384:	f003 0301 	and.w	r3, r3, #1
 8008388:	2b00      	cmp	r3, #0
 800838a:	d009      	beq.n	80083a0 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	095b      	lsrs	r3, r3, #5
 8008390:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008394:	2b00      	cmp	r3, #0
 8008396:	d003      	beq.n	80083a0 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008398:	6939      	ldr	r1, [r7, #16]
 800839a:	68f8      	ldr	r0, [r7, #12]
 800839c:	f000 fcee 	bl	8008d7c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	091b      	lsrs	r3, r3, #4
 80083a4:	f003 0301 	and.w	r3, r3, #1
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d04d      	beq.n	8008448 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	091b      	lsrs	r3, r3, #4
 80083b0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d047      	beq.n	8008448 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083bc:	b29b      	uxth	r3, r3
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d128      	bne.n	8008414 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083c8:	b2db      	uxtb	r3, r3
 80083ca:	2b28      	cmp	r3, #40	; 0x28
 80083cc:	d108      	bne.n	80083e0 <I2C_Slave_ISR_IT+0x8c>
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80083d4:	d104      	bne.n	80083e0 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80083d6:	6939      	ldr	r1, [r7, #16]
 80083d8:	68f8      	ldr	r0, [r7, #12]
 80083da:	f000 fdd9 	bl	8008f90 <I2C_ITListenCplt>
 80083de:	e032      	b.n	8008446 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	2b29      	cmp	r3, #41	; 0x29
 80083ea:	d10e      	bne.n	800840a <I2C_Slave_ISR_IT+0xb6>
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80083f2:	d00a      	beq.n	800840a <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	2210      	movs	r2, #16
 80083fa:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	f000 ff14 	bl	800922a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008402:	68f8      	ldr	r0, [r7, #12]
 8008404:	f000 fb91 	bl	8008b2a <I2C_ITSlaveSeqCplt>
 8008408:	e01d      	b.n	8008446 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2210      	movs	r2, #16
 8008410:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008412:	e096      	b.n	8008542 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	2210      	movs	r2, #16
 800841a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008420:	f043 0204 	orr.w	r2, r3, #4
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d004      	beq.n	8008438 <I2C_Slave_ISR_IT+0xe4>
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008434:	f040 8085 	bne.w	8008542 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800843c:	4619      	mov	r1, r3
 800843e:	68f8      	ldr	r0, [r7, #12]
 8008440:	f000 fdfc 	bl	800903c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008444:	e07d      	b.n	8008542 <I2C_Slave_ISR_IT+0x1ee>
 8008446:	e07c      	b.n	8008542 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	089b      	lsrs	r3, r3, #2
 800844c:	f003 0301 	and.w	r3, r3, #1
 8008450:	2b00      	cmp	r3, #0
 8008452:	d030      	beq.n	80084b6 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	089b      	lsrs	r3, r3, #2
 8008458:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800845c:	2b00      	cmp	r3, #0
 800845e:	d02a      	beq.n	80084b6 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008464:	b29b      	uxth	r3, r3
 8008466:	2b00      	cmp	r3, #0
 8008468:	d018      	beq.n	800849c <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008474:	b2d2      	uxtb	r2, r2
 8008476:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800847c:	1c5a      	adds	r2, r3, #1
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008486:	3b01      	subs	r3, #1
 8008488:	b29a      	uxth	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008492:	b29b      	uxth	r3, r3
 8008494:	3b01      	subs	r3, #1
 8008496:	b29a      	uxth	r2, r3
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d14f      	bne.n	8008546 <I2C_Slave_ISR_IT+0x1f2>
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80084ac:	d04b      	beq.n	8008546 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80084ae:	68f8      	ldr	r0, [r7, #12]
 80084b0:	f000 fb3b 	bl	8008b2a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80084b4:	e047      	b.n	8008546 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	08db      	lsrs	r3, r3, #3
 80084ba:	f003 0301 	and.w	r3, r3, #1
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d00a      	beq.n	80084d8 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	08db      	lsrs	r3, r3, #3
 80084c6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d004      	beq.n	80084d8 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80084ce:	6939      	ldr	r1, [r7, #16]
 80084d0:	68f8      	ldr	r0, [r7, #12]
 80084d2:	f000 fa69 	bl	80089a8 <I2C_ITAddrCplt>
 80084d6:	e037      	b.n	8008548 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	085b      	lsrs	r3, r3, #1
 80084dc:	f003 0301 	and.w	r3, r3, #1
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d031      	beq.n	8008548 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	085b      	lsrs	r3, r3, #1
 80084e8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d02b      	beq.n	8008548 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d018      	beq.n	800852c <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084fe:	781a      	ldrb	r2, [r3, #0]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800850a:	1c5a      	adds	r2, r3, #1
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008514:	b29b      	uxth	r3, r3
 8008516:	3b01      	subs	r3, #1
 8008518:	b29a      	uxth	r2, r3
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008522:	3b01      	subs	r3, #1
 8008524:	b29a      	uxth	r2, r3
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	851a      	strh	r2, [r3, #40]	; 0x28
 800852a:	e00d      	b.n	8008548 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008532:	d002      	beq.n	800853a <I2C_Slave_ISR_IT+0x1e6>
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d106      	bne.n	8008548 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	f000 faf5 	bl	8008b2a <I2C_ITSlaveSeqCplt>
 8008540:	e002      	b.n	8008548 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8008542:	bf00      	nop
 8008544:	e000      	b.n	8008548 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8008546:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2200      	movs	r2, #0
 800854c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008550:	2300      	movs	r3, #0
}
 8008552:	4618      	mov	r0, r3
 8008554:	3718      	adds	r7, #24
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}

0800855a <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800855a:	b580      	push	{r7, lr}
 800855c:	b088      	sub	sp, #32
 800855e:	af02      	add	r7, sp, #8
 8008560:	60f8      	str	r0, [r7, #12]
 8008562:	60b9      	str	r1, [r7, #8]
 8008564:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800856c:	2b01      	cmp	r3, #1
 800856e:	d101      	bne.n	8008574 <I2C_Master_ISR_DMA+0x1a>
 8008570:	2302      	movs	r3, #2
 8008572:	e0e1      	b.n	8008738 <I2C_Master_ISR_DMA+0x1de>
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	091b      	lsrs	r3, r3, #4
 8008580:	f003 0301 	and.w	r3, r3, #1
 8008584:	2b00      	cmp	r3, #0
 8008586:	d017      	beq.n	80085b8 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	091b      	lsrs	r3, r3, #4
 800858c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008590:	2b00      	cmp	r3, #0
 8008592:	d011      	beq.n	80085b8 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	2210      	movs	r2, #16
 800859a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085a0:	f043 0204 	orr.w	r2, r3, #4
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80085a8:	2120      	movs	r1, #32
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f001 f81e 	bl	80095ec <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80085b0:	68f8      	ldr	r0, [r7, #12]
 80085b2:	f000 fe3a 	bl	800922a <I2C_Flush_TXDR>
 80085b6:	e0ba      	b.n	800872e <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	09db      	lsrs	r3, r3, #7
 80085bc:	f003 0301 	and.w	r3, r3, #1
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d072      	beq.n	80086aa <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	099b      	lsrs	r3, r3, #6
 80085c8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d06c      	beq.n	80086aa <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	681a      	ldr	r2, [r3, #0]
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085de:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085e4:	b29b      	uxth	r3, r3
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d04e      	beq.n	8008688 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085f6:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	2bff      	cmp	r3, #255	; 0xff
 8008600:	d906      	bls.n	8008610 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	22ff      	movs	r2, #255	; 0xff
 8008606:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8008608:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800860c:	617b      	str	r3, [r7, #20]
 800860e:	e010      	b.n	8008632 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008614:	b29a      	uxth	r2, r3
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800861e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008622:	d003      	beq.n	800862c <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008628:	617b      	str	r3, [r7, #20]
 800862a:	e002      	b.n	8008632 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800862c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008630:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008636:	b2da      	uxtb	r2, r3
 8008638:	8a79      	ldrh	r1, [r7, #18]
 800863a:	2300      	movs	r3, #0
 800863c:	9300      	str	r3, [sp, #0]
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	68f8      	ldr	r0, [r7, #12]
 8008642:	f000 ffa1 	bl	8009588 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800864a:	b29a      	uxth	r2, r3
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	b29a      	uxth	r2, r3
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800865e:	b2db      	uxtb	r3, r3
 8008660:	2b22      	cmp	r3, #34	; 0x22
 8008662:	d108      	bne.n	8008676 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008672:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008674:	e05b      	b.n	800872e <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	681a      	ldr	r2, [r3, #0]
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008684:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008686:	e052      	b.n	800872e <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008692:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008696:	d003      	beq.n	80086a0 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008698:	68f8      	ldr	r0, [r7, #12]
 800869a:	f000 fa09 	bl	8008ab0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800869e:	e046      	b.n	800872e <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80086a0:	2140      	movs	r1, #64	; 0x40
 80086a2:	68f8      	ldr	r0, [r7, #12]
 80086a4:	f000 fcca 	bl	800903c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80086a8:	e041      	b.n	800872e <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	099b      	lsrs	r3, r3, #6
 80086ae:	f003 0301 	and.w	r3, r3, #1
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d029      	beq.n	800870a <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	099b      	lsrs	r3, r3, #6
 80086ba:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d023      	beq.n	800870a <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d119      	bne.n	8008700 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80086da:	d027      	beq.n	800872c <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80086e4:	d108      	bne.n	80086f8 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	685a      	ldr	r2, [r3, #4]
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80086f4:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80086f6:	e019      	b.n	800872c <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80086f8:	68f8      	ldr	r0, [r7, #12]
 80086fa:	f000 f9d9 	bl	8008ab0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80086fe:	e015      	b.n	800872c <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008700:	2140      	movs	r1, #64	; 0x40
 8008702:	68f8      	ldr	r0, [r7, #12]
 8008704:	f000 fc9a 	bl	800903c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008708:	e010      	b.n	800872c <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	095b      	lsrs	r3, r3, #5
 800870e:	f003 0301 	and.w	r3, r3, #1
 8008712:	2b00      	cmp	r3, #0
 8008714:	d00b      	beq.n	800872e <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	095b      	lsrs	r3, r3, #5
 800871a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800871e:	2b00      	cmp	r3, #0
 8008720:	d005      	beq.n	800872e <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008722:	68b9      	ldr	r1, [r7, #8]
 8008724:	68f8      	ldr	r0, [r7, #12]
 8008726:	f000 fa5f 	bl	8008be8 <I2C_ITMasterCplt>
 800872a:	e000      	b.n	800872e <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800872c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2200      	movs	r2, #0
 8008732:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008736:	2300      	movs	r3, #0
}
 8008738:	4618      	mov	r0, r3
 800873a:	3718      	adds	r7, #24
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}

08008740 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b088      	sub	sp, #32
 8008744:	af00      	add	r7, sp, #0
 8008746:	60f8      	str	r0, [r7, #12]
 8008748:	60b9      	str	r1, [r7, #8]
 800874a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008750:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8008752:	2300      	movs	r3, #0
 8008754:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800875c:	2b01      	cmp	r3, #1
 800875e:	d101      	bne.n	8008764 <I2C_Slave_ISR_DMA+0x24>
 8008760:	2302      	movs	r3, #2
 8008762:	e0c9      	b.n	80088f8 <I2C_Slave_ISR_DMA+0x1b8>
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2201      	movs	r2, #1
 8008768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	095b      	lsrs	r3, r3, #5
 8008770:	f003 0301 	and.w	r3, r3, #1
 8008774:	2b00      	cmp	r3, #0
 8008776:	d009      	beq.n	800878c <I2C_Slave_ISR_DMA+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	095b      	lsrs	r3, r3, #5
 800877c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008780:	2b00      	cmp	r3, #0
 8008782:	d003      	beq.n	800878c <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8008784:	68b9      	ldr	r1, [r7, #8]
 8008786:	68f8      	ldr	r0, [r7, #12]
 8008788:	f000 faf8 	bl	8008d7c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	091b      	lsrs	r3, r3, #4
 8008790:	f003 0301 	and.w	r3, r3, #1
 8008794:	2b00      	cmp	r3, #0
 8008796:	f000 809a 	beq.w	80088ce <I2C_Slave_ISR_DMA+0x18e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	091b      	lsrs	r3, r3, #4
 800879e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	f000 8093 	beq.w	80088ce <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	0b9b      	lsrs	r3, r3, #14
 80087ac:	f003 0301 	and.w	r3, r3, #1
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d105      	bne.n	80087c0 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	0bdb      	lsrs	r3, r3, #15
 80087b8:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d07f      	beq.n	80088c0 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d00d      	beq.n	80087e4 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	0bdb      	lsrs	r3, r3, #15
 80087cc:	f003 0301 	and.w	r3, r3, #1
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d007      	beq.n	80087e4 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d101      	bne.n	80087e4 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 80087e0:	2301      	movs	r3, #1
 80087e2:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d00d      	beq.n	8008808 <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	0b9b      	lsrs	r3, r3, #14
 80087f0:	f003 0301 	and.w	r3, r3, #1
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d007      	beq.n	8008808 <I2C_Slave_ISR_DMA+0xc8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d101      	bne.n	8008808 <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8008804:	2301      	movs	r3, #1
 8008806:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8008808:	69fb      	ldr	r3, [r7, #28]
 800880a:	2b01      	cmp	r3, #1
 800880c:	d128      	bne.n	8008860 <I2C_Slave_ISR_DMA+0x120>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008814:	b2db      	uxtb	r3, r3
 8008816:	2b28      	cmp	r3, #40	; 0x28
 8008818:	d108      	bne.n	800882c <I2C_Slave_ISR_DMA+0xec>
 800881a:	69bb      	ldr	r3, [r7, #24]
 800881c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008820:	d104      	bne.n	800882c <I2C_Slave_ISR_DMA+0xec>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8008822:	68b9      	ldr	r1, [r7, #8]
 8008824:	68f8      	ldr	r0, [r7, #12]
 8008826:	f000 fbb3 	bl	8008f90 <I2C_ITListenCplt>
 800882a:	e048      	b.n	80088be <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008832:	b2db      	uxtb	r3, r3
 8008834:	2b29      	cmp	r3, #41	; 0x29
 8008836:	d10e      	bne.n	8008856 <I2C_Slave_ISR_DMA+0x116>
 8008838:	69bb      	ldr	r3, [r7, #24]
 800883a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800883e:	d00a      	beq.n	8008856 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	2210      	movs	r2, #16
 8008846:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8008848:	68f8      	ldr	r0, [r7, #12]
 800884a:	f000 fcee 	bl	800922a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800884e:	68f8      	ldr	r0, [r7, #12]
 8008850:	f000 f96b 	bl	8008b2a <I2C_ITSlaveSeqCplt>
 8008854:	e033      	b.n	80088be <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2210      	movs	r2, #16
 800885c:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800885e:	e034      	b.n	80088ca <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2210      	movs	r2, #16
 8008866:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800886c:	f043 0204 	orr.w	r2, r3, #4
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800887a:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800887c:	69bb      	ldr	r3, [r7, #24]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d003      	beq.n	800888a <I2C_Slave_ISR_DMA+0x14a>
 8008882:	69bb      	ldr	r3, [r7, #24]
 8008884:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008888:	d11f      	bne.n	80088ca <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800888a:	7dfb      	ldrb	r3, [r7, #23]
 800888c:	2b21      	cmp	r3, #33	; 0x21
 800888e:	d002      	beq.n	8008896 <I2C_Slave_ISR_DMA+0x156>
 8008890:	7dfb      	ldrb	r3, [r7, #23]
 8008892:	2b29      	cmp	r3, #41	; 0x29
 8008894:	d103      	bne.n	800889e <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2221      	movs	r2, #33	; 0x21
 800889a:	631a      	str	r2, [r3, #48]	; 0x30
 800889c:	e008      	b.n	80088b0 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800889e:	7dfb      	ldrb	r3, [r7, #23]
 80088a0:	2b22      	cmp	r3, #34	; 0x22
 80088a2:	d002      	beq.n	80088aa <I2C_Slave_ISR_DMA+0x16a>
 80088a4:	7dfb      	ldrb	r3, [r7, #23]
 80088a6:	2b2a      	cmp	r3, #42	; 0x2a
 80088a8:	d102      	bne.n	80088b0 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2222      	movs	r2, #34	; 0x22
 80088ae:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088b4:	4619      	mov	r1, r3
 80088b6:	68f8      	ldr	r0, [r7, #12]
 80088b8:	f000 fbc0 	bl	800903c <I2C_ITError>
      if (treatdmanack == 1U)
 80088bc:	e005      	b.n	80088ca <I2C_Slave_ISR_DMA+0x18a>
 80088be:	e004      	b.n	80088ca <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	2210      	movs	r2, #16
 80088c6:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80088c8:	e011      	b.n	80088ee <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 80088ca:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80088cc:	e00f      	b.n	80088ee <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	08db      	lsrs	r3, r3, #3
 80088d2:	f003 0301 	and.w	r3, r3, #1
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d009      	beq.n	80088ee <I2C_Slave_ISR_DMA+0x1ae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	08db      	lsrs	r3, r3, #3
 80088de:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d003      	beq.n	80088ee <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80088e6:	68b9      	ldr	r1, [r7, #8]
 80088e8:	68f8      	ldr	r0, [r7, #12]
 80088ea:	f000 f85d 	bl	80089a8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2200      	movs	r2, #0
 80088f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80088f6:	2300      	movs	r3, #0
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3720      	adds	r7, #32
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}

08008900 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b086      	sub	sp, #24
 8008904:	af02      	add	r7, sp, #8
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	4608      	mov	r0, r1
 800890a:	4611      	mov	r1, r2
 800890c:	461a      	mov	r2, r3
 800890e:	4603      	mov	r3, r0
 8008910:	817b      	strh	r3, [r7, #10]
 8008912:	460b      	mov	r3, r1
 8008914:	813b      	strh	r3, [r7, #8]
 8008916:	4613      	mov	r3, r2
 8008918:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800891a:	88fb      	ldrh	r3, [r7, #6]
 800891c:	b2da      	uxtb	r2, r3
 800891e:	8979      	ldrh	r1, [r7, #10]
 8008920:	4b20      	ldr	r3, [pc, #128]	; (80089a4 <I2C_RequestMemoryRead+0xa4>)
 8008922:	9300      	str	r3, [sp, #0]
 8008924:	2300      	movs	r3, #0
 8008926:	68f8      	ldr	r0, [r7, #12]
 8008928:	f000 fe2e 	bl	8009588 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800892c:	69fa      	ldr	r2, [r7, #28]
 800892e:	69b9      	ldr	r1, [r7, #24]
 8008930:	68f8      	ldr	r0, [r7, #12]
 8008932:	f000 fcfc 	bl	800932e <I2C_WaitOnTXISFlagUntilTimeout>
 8008936:	4603      	mov	r3, r0
 8008938:	2b00      	cmp	r3, #0
 800893a:	d001      	beq.n	8008940 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800893c:	2301      	movs	r3, #1
 800893e:	e02c      	b.n	800899a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008940:	88fb      	ldrh	r3, [r7, #6]
 8008942:	2b01      	cmp	r3, #1
 8008944:	d105      	bne.n	8008952 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008946:	893b      	ldrh	r3, [r7, #8]
 8008948:	b2da      	uxtb	r2, r3
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	629a      	str	r2, [r3, #40]	; 0x28
 8008950:	e015      	b.n	800897e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008952:	893b      	ldrh	r3, [r7, #8]
 8008954:	0a1b      	lsrs	r3, r3, #8
 8008956:	b29b      	uxth	r3, r3
 8008958:	b2da      	uxtb	r2, r3
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008960:	69fa      	ldr	r2, [r7, #28]
 8008962:	69b9      	ldr	r1, [r7, #24]
 8008964:	68f8      	ldr	r0, [r7, #12]
 8008966:	f000 fce2 	bl	800932e <I2C_WaitOnTXISFlagUntilTimeout>
 800896a:	4603      	mov	r3, r0
 800896c:	2b00      	cmp	r3, #0
 800896e:	d001      	beq.n	8008974 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008970:	2301      	movs	r3, #1
 8008972:	e012      	b.n	800899a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008974:	893b      	ldrh	r3, [r7, #8]
 8008976:	b2da      	uxtb	r2, r3
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800897e:	69fb      	ldr	r3, [r7, #28]
 8008980:	9300      	str	r3, [sp, #0]
 8008982:	69bb      	ldr	r3, [r7, #24]
 8008984:	2200      	movs	r2, #0
 8008986:	2140      	movs	r1, #64	; 0x40
 8008988:	68f8      	ldr	r0, [r7, #12]
 800898a:	f000 fc90 	bl	80092ae <I2C_WaitOnFlagUntilTimeout>
 800898e:	4603      	mov	r3, r0
 8008990:	2b00      	cmp	r3, #0
 8008992:	d001      	beq.n	8008998 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008994:	2301      	movs	r3, #1
 8008996:	e000      	b.n	800899a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008998:	2300      	movs	r3, #0
}
 800899a:	4618      	mov	r0, r3
 800899c:	3710      	adds	r7, #16
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop
 80089a4:	80002000 	.word	0x80002000

080089a8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b084      	sub	sp, #16
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80089be:	2b28      	cmp	r3, #40	; 0x28
 80089c0:	d16a      	bne.n	8008a98 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	699b      	ldr	r3, [r3, #24]
 80089c8:	0c1b      	lsrs	r3, r3, #16
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	f003 0301 	and.w	r3, r3, #1
 80089d0:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	699b      	ldr	r3, [r3, #24]
 80089d8:	0c1b      	lsrs	r3, r3, #16
 80089da:	b29b      	uxth	r3, r3
 80089dc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80089e0:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	689b      	ldr	r3, [r3, #8]
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089ee:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68db      	ldr	r3, [r3, #12]
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80089fc:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	68db      	ldr	r3, [r3, #12]
 8008a02:	2b02      	cmp	r3, #2
 8008a04:	d138      	bne.n	8008a78 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8008a06:	897b      	ldrh	r3, [r7, #10]
 8008a08:	09db      	lsrs	r3, r3, #7
 8008a0a:	b29a      	uxth	r2, r3
 8008a0c:	89bb      	ldrh	r3, [r7, #12]
 8008a0e:	4053      	eors	r3, r2
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	f003 0306 	and.w	r3, r3, #6
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d11c      	bne.n	8008a54 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8008a1a:	897b      	ldrh	r3, [r7, #10]
 8008a1c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a22:	1c5a      	adds	r2, r3, #1
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a2c:	2b02      	cmp	r3, #2
 8008a2e:	d13b      	bne.n	8008aa8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2200      	movs	r2, #0
 8008a34:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	2208      	movs	r2, #8
 8008a3c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2200      	movs	r2, #0
 8008a42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008a46:	89ba      	ldrh	r2, [r7, #12]
 8008a48:	7bfb      	ldrb	r3, [r7, #15]
 8008a4a:	4619      	mov	r1, r3
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f7ff fb19 	bl	8008084 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008a52:	e029      	b.n	8008aa8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8008a54:	893b      	ldrh	r3, [r7, #8]
 8008a56:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008a58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f000 fe29 	bl	80096b4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2200      	movs	r2, #0
 8008a66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008a6a:	89ba      	ldrh	r2, [r7, #12]
 8008a6c:	7bfb      	ldrb	r3, [r7, #15]
 8008a6e:	4619      	mov	r1, r3
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f7ff fb07 	bl	8008084 <HAL_I2C_AddrCallback>
}
 8008a76:	e017      	b.n	8008aa8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008a78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 fe19 	bl	80096b4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2200      	movs	r2, #0
 8008a86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008a8a:	89ba      	ldrh	r2, [r7, #12]
 8008a8c:	7bfb      	ldrb	r3, [r7, #15]
 8008a8e:	4619      	mov	r1, r3
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f7ff faf7 	bl	8008084 <HAL_I2C_AddrCallback>
}
 8008a96:	e007      	b.n	8008aa8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	2208      	movs	r2, #8
 8008a9e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8008aa8:	bf00      	nop
 8008aaa:	3710      	adds	r7, #16
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b082      	sub	sp, #8
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2200      	movs	r2, #0
 8008abc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	2b21      	cmp	r3, #33	; 0x21
 8008aca:	d115      	bne.n	8008af8 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2220      	movs	r2, #32
 8008ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2211      	movs	r2, #17
 8008ad8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008ae0:	2101      	movs	r1, #1
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 fde6 	bl	80096b4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f7ff faa9 	bl	8008048 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008af6:	e014      	b.n	8008b22 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2220      	movs	r2, #32
 8008afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2212      	movs	r2, #18
 8008b04:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008b0c:	2102      	movs	r1, #2
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 fdd0 	bl	80096b4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f7f8 fa91 	bl	8001044 <HAL_I2C_MasterRxCpltCallback>
}
 8008b22:	bf00      	nop
 8008b24:	3708      	adds	r7, #8
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}

08008b2a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008b2a:	b580      	push	{r7, lr}
 8008b2c:	b084      	sub	sp, #16
 8008b2e:	af00      	add	r7, sp, #0
 8008b30:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	0b9b      	lsrs	r3, r3, #14
 8008b46:	f003 0301 	and.w	r3, r3, #1
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d008      	beq.n	8008b60 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	681a      	ldr	r2, [r3, #0]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008b5c:	601a      	str	r2, [r3, #0]
 8008b5e:	e00d      	b.n	8008b7c <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	0bdb      	lsrs	r3, r3, #15
 8008b64:	f003 0301 	and.w	r3, r3, #1
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d007      	beq.n	8008b7c <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	681a      	ldr	r2, [r3, #0]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008b7a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	2b29      	cmp	r3, #41	; 0x29
 8008b86:	d112      	bne.n	8008bae <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2228      	movs	r2, #40	; 0x28
 8008b8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2221      	movs	r2, #33	; 0x21
 8008b94:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008b96:	2101      	movs	r1, #1
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f000 fd8b 	bl	80096b4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f7ff fa58 	bl	800805c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008bac:	e017      	b.n	8008bde <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bb4:	b2db      	uxtb	r3, r3
 8008bb6:	2b2a      	cmp	r3, #42	; 0x2a
 8008bb8:	d111      	bne.n	8008bde <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2228      	movs	r2, #40	; 0x28
 8008bbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2222      	movs	r2, #34	; 0x22
 8008bc6:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008bc8:	2102      	movs	r1, #2
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 fd72 	bl	80096b4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f7ff fa49 	bl	8008070 <HAL_I2C_SlaveRxCpltCallback>
}
 8008bde:	bf00      	nop
 8008be0:	3710      	adds	r7, #16
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
	...

08008be8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b086      	sub	sp, #24
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2220      	movs	r2, #32
 8008bfc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c04:	b2db      	uxtb	r3, r3
 8008c06:	2b21      	cmp	r3, #33	; 0x21
 8008c08:	d107      	bne.n	8008c1a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008c0a:	2101      	movs	r1, #1
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f000 fd51 	bl	80096b4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2211      	movs	r2, #17
 8008c16:	631a      	str	r2, [r3, #48]	; 0x30
 8008c18:	e00c      	b.n	8008c34 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	2b22      	cmp	r3, #34	; 0x22
 8008c24:	d106      	bne.n	8008c34 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008c26:	2102      	movs	r1, #2
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f000 fd43 	bl	80096b4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2212      	movs	r2, #18
 8008c32:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	6859      	ldr	r1, [r3, #4]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681a      	ldr	r2, [r3, #0]
 8008c3e:	4b4d      	ldr	r3, [pc, #308]	; (8008d74 <I2C_ITMasterCplt+0x18c>)
 8008c40:	400b      	ands	r3, r1
 8008c42:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a4a      	ldr	r2, [pc, #296]	; (8008d78 <I2C_ITMasterCplt+0x190>)
 8008c4e:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	091b      	lsrs	r3, r3, #4
 8008c54:	f003 0301 	and.w	r3, r3, #1
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d009      	beq.n	8008c70 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	2210      	movs	r2, #16
 8008c62:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c68:	f043 0204 	orr.w	r2, r3, #4
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	2b60      	cmp	r3, #96	; 0x60
 8008c7a:	d10b      	bne.n	8008c94 <I2C_ITMasterCplt+0xac>
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	089b      	lsrs	r3, r3, #2
 8008c80:	f003 0301 	and.w	r3, r3, #1
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d005      	beq.n	8008c94 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c8e:	b2db      	uxtb	r3, r3
 8008c90:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8008c92:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 fac8 	bl	800922a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c9e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ca6:	b2db      	uxtb	r3, r3
 8008ca8:	2b60      	cmp	r3, #96	; 0x60
 8008caa:	d002      	beq.n	8008cb2 <I2C_ITMasterCplt+0xca>
 8008cac:	693b      	ldr	r3, [r7, #16]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d006      	beq.n	8008cc0 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f000 f9bf 	bl	800903c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008cbe:	e054      	b.n	8008d6a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	2b21      	cmp	r3, #33	; 0x21
 8008cca:	d124      	bne.n	8008d16 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2220      	movs	r2, #32
 8008cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008ce0:	b2db      	uxtb	r3, r3
 8008ce2:	2b40      	cmp	r3, #64	; 0x40
 8008ce4:	d10b      	bne.n	8008cfe <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f7ff f9dc 	bl	80080b4 <HAL_I2C_MemTxCpltCallback>
}
 8008cfc:	e035      	b.n	8008d6a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2200      	movs	r2, #0
 8008d02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	f7ff f99a 	bl	8008048 <HAL_I2C_MasterTxCpltCallback>
}
 8008d14:	e029      	b.n	8008d6a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d1c:	b2db      	uxtb	r3, r3
 8008d1e:	2b22      	cmp	r3, #34	; 0x22
 8008d20:	d123      	bne.n	8008d6a <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2220      	movs	r2, #32
 8008d26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008d36:	b2db      	uxtb	r3, r3
 8008d38:	2b40      	cmp	r3, #64	; 0x40
 8008d3a:	d10b      	bne.n	8008d54 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2200      	movs	r2, #0
 8008d48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f7ff f9bb 	bl	80080c8 <HAL_I2C_MemRxCpltCallback>
}
 8008d52:	e00a      	b.n	8008d6a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f7f8 f96d 	bl	8001044 <HAL_I2C_MasterRxCpltCallback>
}
 8008d6a:	bf00      	nop
 8008d6c:	3718      	adds	r7, #24
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}
 8008d72:	bf00      	nop
 8008d74:	fe00e800 	.word	0xfe00e800
 8008d78:	ffff0000 	.word	0xffff0000

08008d7c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b086      	sub	sp, #24
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
 8008d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d98:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2220      	movs	r2, #32
 8008da0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008da2:	7bfb      	ldrb	r3, [r7, #15]
 8008da4:	2b21      	cmp	r3, #33	; 0x21
 8008da6:	d002      	beq.n	8008dae <I2C_ITSlaveCplt+0x32>
 8008da8:	7bfb      	ldrb	r3, [r7, #15]
 8008daa:	2b29      	cmp	r3, #41	; 0x29
 8008dac:	d108      	bne.n	8008dc0 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8008dae:	f248 0101 	movw	r1, #32769	; 0x8001
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 fc7e 	bl	80096b4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2221      	movs	r2, #33	; 0x21
 8008dbc:	631a      	str	r2, [r3, #48]	; 0x30
 8008dbe:	e00d      	b.n	8008ddc <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008dc0:	7bfb      	ldrb	r3, [r7, #15]
 8008dc2:	2b22      	cmp	r3, #34	; 0x22
 8008dc4:	d002      	beq.n	8008dcc <I2C_ITSlaveCplt+0x50>
 8008dc6:	7bfb      	ldrb	r3, [r7, #15]
 8008dc8:	2b2a      	cmp	r3, #42	; 0x2a
 8008dca:	d107      	bne.n	8008ddc <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8008dcc:	f248 0102 	movw	r1, #32770	; 0x8002
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f000 fc6f 	bl	80096b4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2222      	movs	r2, #34	; 0x22
 8008dda:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	685a      	ldr	r2, [r3, #4]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008dea:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	6859      	ldr	r1, [r3, #4]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	4b64      	ldr	r3, [pc, #400]	; (8008f88 <I2C_ITSlaveCplt+0x20c>)
 8008df8:	400b      	ands	r3, r1
 8008dfa:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f000 fa14 	bl	800922a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	0b9b      	lsrs	r3, r3, #14
 8008e06:	f003 0301 	and.w	r3, r3, #1
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d013      	beq.n	8008e36 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	681a      	ldr	r2, [r3, #0]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008e1c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d020      	beq.n	8008e68 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	685b      	ldr	r3, [r3, #4]
 8008e2e:	b29a      	uxth	r2, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008e34:	e018      	b.n	8008e68 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	0bdb      	lsrs	r3, r3, #15
 8008e3a:	f003 0301 	and.w	r3, r3, #1
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d012      	beq.n	8008e68 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	681a      	ldr	r2, [r3, #0]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008e50:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d006      	beq.n	8008e68 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	b29a      	uxth	r2, r3
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	089b      	lsrs	r3, r3, #2
 8008e6c:	f003 0301 	and.w	r3, r3, #1
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d020      	beq.n	8008eb6 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008e74:	697b      	ldr	r3, [r7, #20]
 8008e76:	f023 0304 	bic.w	r3, r3, #4
 8008e7a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e86:	b2d2      	uxtb	r2, r2
 8008e88:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e8e:	1c5a      	adds	r2, r3, #1
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d00c      	beq.n	8008eb6 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ea0:	3b01      	subs	r3, #1
 8008ea2:	b29a      	uxth	r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	3b01      	subs	r3, #1
 8008eb0:	b29a      	uxth	r2, r3
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d005      	beq.n	8008ecc <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ec4:	f043 0204 	orr.w	r2, r3, #4
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d010      	beq.n	8008f04 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ee6:	4619      	mov	r1, r3
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f000 f8a7 	bl	800903c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	2b28      	cmp	r3, #40	; 0x28
 8008ef8:	d141      	bne.n	8008f7e <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8008efa:	6979      	ldr	r1, [r7, #20]
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f000 f847 	bl	8008f90 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008f02:	e03c      	b.n	8008f7e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f08:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008f0c:	d014      	beq.n	8008f38 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f7ff fe0b 	bl	8008b2a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	4a1d      	ldr	r2, [pc, #116]	; (8008f8c <I2C_ITSlaveCplt+0x210>)
 8008f18:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2220      	movs	r2, #32
 8008f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2200      	movs	r2, #0
 8008f26:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f7ff f8b5 	bl	80080a0 <HAL_I2C_ListenCpltCallback>
}
 8008f36:	e022      	b.n	8008f7e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f3e:	b2db      	uxtb	r3, r3
 8008f40:	2b22      	cmp	r3, #34	; 0x22
 8008f42:	d10e      	bne.n	8008f62 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2220      	movs	r2, #32
 8008f48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2200      	movs	r2, #0
 8008f56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f7ff f888 	bl	8008070 <HAL_I2C_SlaveRxCpltCallback>
}
 8008f60:	e00d      	b.n	8008f7e <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2220      	movs	r2, #32
 8008f66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2200      	movs	r2, #0
 8008f74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f7ff f86f 	bl	800805c <HAL_I2C_SlaveTxCpltCallback>
}
 8008f7e:	bf00      	nop
 8008f80:	3718      	adds	r7, #24
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
 8008f86:	bf00      	nop
 8008f88:	fe00e800 	.word	0xfe00e800
 8008f8c:	ffff0000 	.word	0xffff0000

08008f90 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b082      	sub	sp, #8
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	4a26      	ldr	r2, [pc, #152]	; (8009038 <I2C_ITListenCplt+0xa8>)
 8008f9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2220      	movs	r2, #32
 8008faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	089b      	lsrs	r3, r3, #2
 8008fc0:	f003 0301 	and.w	r3, r3, #1
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d022      	beq.n	800900e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd2:	b2d2      	uxtb	r2, r2
 8008fd4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fda:	1c5a      	adds	r2, r3, #1
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d012      	beq.n	800900e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fec:	3b01      	subs	r3, #1
 8008fee:	b29a      	uxth	r2, r3
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ff8:	b29b      	uxth	r3, r3
 8008ffa:	3b01      	subs	r3, #1
 8008ffc:	b29a      	uxth	r2, r3
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009006:	f043 0204 	orr.w	r2, r3, #4
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800900e:	f248 0103 	movw	r1, #32771	; 0x8003
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f000 fb4e 	bl	80096b4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	2210      	movs	r2, #16
 800901e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2200      	movs	r2, #0
 8009024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f7ff f839 	bl	80080a0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800902e:	bf00      	nop
 8009030:	3708      	adds	r7, #8
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}
 8009036:	bf00      	nop
 8009038:	ffff0000 	.word	0xffff0000

0800903c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800904c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2200      	movs	r2, #0
 8009052:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	4a5d      	ldr	r2, [pc, #372]	; (80091d0 <I2C_ITError+0x194>)
 800905a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2200      	movs	r2, #0
 8009060:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	431a      	orrs	r2, r3
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800906e:	7bfb      	ldrb	r3, [r7, #15]
 8009070:	2b28      	cmp	r3, #40	; 0x28
 8009072:	d005      	beq.n	8009080 <I2C_ITError+0x44>
 8009074:	7bfb      	ldrb	r3, [r7, #15]
 8009076:	2b29      	cmp	r3, #41	; 0x29
 8009078:	d002      	beq.n	8009080 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800907a:	7bfb      	ldrb	r3, [r7, #15]
 800907c:	2b2a      	cmp	r3, #42	; 0x2a
 800907e:	d10b      	bne.n	8009098 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009080:	2103      	movs	r1, #3
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 fb16 	bl	80096b4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2228      	movs	r2, #40	; 0x28
 800908c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	4a50      	ldr	r2, [pc, #320]	; (80091d4 <I2C_ITError+0x198>)
 8009094:	635a      	str	r2, [r3, #52]	; 0x34
 8009096:	e011      	b.n	80090bc <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009098:	f248 0103 	movw	r1, #32771	; 0x8003
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f000 fb09 	bl	80096b4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	2b60      	cmp	r3, #96	; 0x60
 80090ac:	d003      	beq.n	80090b6 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2220      	movs	r2, #32
 80090b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090c0:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d039      	beq.n	800913e <I2C_ITError+0x102>
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	2b11      	cmp	r3, #17
 80090ce:	d002      	beq.n	80090d6 <I2C_ITError+0x9a>
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	2b21      	cmp	r3, #33	; 0x21
 80090d4:	d133      	bne.n	800913e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80090e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80090e4:	d107      	bne.n	80090f6 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	681a      	ldr	r2, [r3, #0]
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80090f4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090fa:	4618      	mov	r0, r3
 80090fc:	f7fd fb6e 	bl	80067dc <HAL_DMA_GetState>
 8009100:	4603      	mov	r3, r0
 8009102:	2b01      	cmp	r3, #1
 8009104:	d017      	beq.n	8009136 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800910a:	4a33      	ldr	r2, [pc, #204]	; (80091d8 <I2C_ITError+0x19c>)
 800910c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2200      	movs	r2, #0
 8009112:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800911a:	4618      	mov	r0, r3
 800911c:	f7fd faf7 	bl	800670e <HAL_DMA_Abort_IT>
 8009120:	4603      	mov	r3, r0
 8009122:	2b00      	cmp	r3, #0
 8009124:	d04d      	beq.n	80091c2 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800912a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800912c:	687a      	ldr	r2, [r7, #4]
 800912e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009130:	4610      	mov	r0, r2
 8009132:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009134:	e045      	b.n	80091c2 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f000 f850 	bl	80091dc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800913c:	e041      	b.n	80091c2 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009142:	2b00      	cmp	r3, #0
 8009144:	d039      	beq.n	80091ba <I2C_ITError+0x17e>
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	2b12      	cmp	r3, #18
 800914a:	d002      	beq.n	8009152 <I2C_ITError+0x116>
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	2b22      	cmp	r3, #34	; 0x22
 8009150:	d133      	bne.n	80091ba <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800915c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009160:	d107      	bne.n	8009172 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009170:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009176:	4618      	mov	r0, r3
 8009178:	f7fd fb30 	bl	80067dc <HAL_DMA_GetState>
 800917c:	4603      	mov	r3, r0
 800917e:	2b01      	cmp	r3, #1
 8009180:	d017      	beq.n	80091b2 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009186:	4a14      	ldr	r2, [pc, #80]	; (80091d8 <I2C_ITError+0x19c>)
 8009188:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009196:	4618      	mov	r0, r3
 8009198:	f7fd fab9 	bl	800670e <HAL_DMA_Abort_IT>
 800919c:	4603      	mov	r3, r0
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d011      	beq.n	80091c6 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80091ac:	4610      	mov	r0, r2
 80091ae:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80091b0:	e009      	b.n	80091c6 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 f812 	bl	80091dc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80091b8:	e005      	b.n	80091c6 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 f80e 	bl	80091dc <I2C_TreatErrorCallback>
  }
}
 80091c0:	e002      	b.n	80091c8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80091c2:	bf00      	nop
 80091c4:	e000      	b.n	80091c8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80091c6:	bf00      	nop
}
 80091c8:	bf00      	nop
 80091ca:	3710      	adds	r7, #16
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}
 80091d0:	ffff0000 	.word	0xffff0000
 80091d4:	08008355 	.word	0x08008355
 80091d8:	08009273 	.word	0x08009273

080091dc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b082      	sub	sp, #8
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	2b60      	cmp	r3, #96	; 0x60
 80091ee:	d10e      	bne.n	800920e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2220      	movs	r2, #32
 80091f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2200      	movs	r2, #0
 80091fc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2200      	movs	r2, #0
 8009202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f7fe ff72 	bl	80080f0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800920c:	e009      	b.n	8009222 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2200      	movs	r2, #0
 8009212:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f7fe ff5d 	bl	80080dc <HAL_I2C_ErrorCallback>
}
 8009222:	bf00      	nop
 8009224:	3708      	adds	r7, #8
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}

0800922a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800922a:	b480      	push	{r7}
 800922c:	b083      	sub	sp, #12
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	699b      	ldr	r3, [r3, #24]
 8009238:	f003 0302 	and.w	r3, r3, #2
 800923c:	2b02      	cmp	r3, #2
 800923e:	d103      	bne.n	8009248 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	2200      	movs	r2, #0
 8009246:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	699b      	ldr	r3, [r3, #24]
 800924e:	f003 0301 	and.w	r3, r3, #1
 8009252:	2b01      	cmp	r3, #1
 8009254:	d007      	beq.n	8009266 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	699a      	ldr	r2, [r3, #24]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f042 0201 	orr.w	r2, r2, #1
 8009264:	619a      	str	r2, [r3, #24]
  }
}
 8009266:	bf00      	nop
 8009268:	370c      	adds	r7, #12
 800926a:	46bd      	mov	sp, r7
 800926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009270:	4770      	bx	lr

08009272 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009272:	b580      	push	{r7, lr}
 8009274:	b084      	sub	sp, #16
 8009276:	af00      	add	r7, sp, #0
 8009278:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800927e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009284:	2b00      	cmp	r3, #0
 8009286:	d003      	beq.n	8009290 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800928c:	2200      	movs	r2, #0
 800928e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009294:	2b00      	cmp	r3, #0
 8009296:	d003      	beq.n	80092a0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800929c:	2200      	movs	r2, #0
 800929e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80092a0:	68f8      	ldr	r0, [r7, #12]
 80092a2:	f7ff ff9b 	bl	80091dc <I2C_TreatErrorCallback>
}
 80092a6:	bf00      	nop
 80092a8:	3710      	adds	r7, #16
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}

080092ae <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80092ae:	b580      	push	{r7, lr}
 80092b0:	b084      	sub	sp, #16
 80092b2:	af00      	add	r7, sp, #0
 80092b4:	60f8      	str	r0, [r7, #12]
 80092b6:	60b9      	str	r1, [r7, #8]
 80092b8:	603b      	str	r3, [r7, #0]
 80092ba:	4613      	mov	r3, r2
 80092bc:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80092be:	e022      	b.n	8009306 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092c6:	d01e      	beq.n	8009306 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092c8:	f7fb fe60 	bl	8004f8c <HAL_GetTick>
 80092cc:	4602      	mov	r2, r0
 80092ce:	69bb      	ldr	r3, [r7, #24]
 80092d0:	1ad3      	subs	r3, r2, r3
 80092d2:	683a      	ldr	r2, [r7, #0]
 80092d4:	429a      	cmp	r2, r3
 80092d6:	d302      	bcc.n	80092de <I2C_WaitOnFlagUntilTimeout+0x30>
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d113      	bne.n	8009306 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092e2:	f043 0220 	orr.w	r2, r3, #32
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	2220      	movs	r2, #32
 80092ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	2200      	movs	r2, #0
 80092f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8009302:	2301      	movs	r3, #1
 8009304:	e00f      	b.n	8009326 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	699a      	ldr	r2, [r3, #24]
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	4013      	ands	r3, r2
 8009310:	68ba      	ldr	r2, [r7, #8]
 8009312:	429a      	cmp	r2, r3
 8009314:	bf0c      	ite	eq
 8009316:	2301      	moveq	r3, #1
 8009318:	2300      	movne	r3, #0
 800931a:	b2db      	uxtb	r3, r3
 800931c:	461a      	mov	r2, r3
 800931e:	79fb      	ldrb	r3, [r7, #7]
 8009320:	429a      	cmp	r2, r3
 8009322:	d0cd      	beq.n	80092c0 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009324:	2300      	movs	r3, #0
}
 8009326:	4618      	mov	r0, r3
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}

0800932e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800932e:	b580      	push	{r7, lr}
 8009330:	b084      	sub	sp, #16
 8009332:	af00      	add	r7, sp, #0
 8009334:	60f8      	str	r0, [r7, #12]
 8009336:	60b9      	str	r1, [r7, #8]
 8009338:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800933a:	e02c      	b.n	8009396 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800933c:	687a      	ldr	r2, [r7, #4]
 800933e:	68b9      	ldr	r1, [r7, #8]
 8009340:	68f8      	ldr	r0, [r7, #12]
 8009342:	f000 f835 	bl	80093b0 <I2C_IsErrorOccurred>
 8009346:	4603      	mov	r3, r0
 8009348:	2b00      	cmp	r3, #0
 800934a:	d001      	beq.n	8009350 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800934c:	2301      	movs	r3, #1
 800934e:	e02a      	b.n	80093a6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009356:	d01e      	beq.n	8009396 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009358:	f7fb fe18 	bl	8004f8c <HAL_GetTick>
 800935c:	4602      	mov	r2, r0
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	1ad3      	subs	r3, r2, r3
 8009362:	68ba      	ldr	r2, [r7, #8]
 8009364:	429a      	cmp	r2, r3
 8009366:	d302      	bcc.n	800936e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d113      	bne.n	8009396 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009372:	f043 0220 	orr.w	r2, r3, #32
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	2220      	movs	r2, #32
 800937e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	2200      	movs	r2, #0
 8009386:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2200      	movs	r2, #0
 800938e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	e007      	b.n	80093a6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	699b      	ldr	r3, [r3, #24]
 800939c:	f003 0302 	and.w	r3, r3, #2
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	d1cb      	bne.n	800933c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80093a4:	2300      	movs	r3, #0
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3710      	adds	r7, #16
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}
	...

080093b0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b08a      	sub	sp, #40	; 0x28
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	60f8      	str	r0, [r7, #12]
 80093b8:	60b9      	str	r1, [r7, #8]
 80093ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80093bc:	2300      	movs	r3, #0
 80093be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	699b      	ldr	r3, [r3, #24]
 80093c8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80093ca:	2300      	movs	r3, #0
 80093cc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80093d2:	69bb      	ldr	r3, [r7, #24]
 80093d4:	f003 0310 	and.w	r3, r3, #16
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d075      	beq.n	80094c8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	2210      	movs	r2, #16
 80093e2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80093e4:	e056      	b.n	8009494 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ec:	d052      	beq.n	8009494 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80093ee:	f7fb fdcd 	bl	8004f8c <HAL_GetTick>
 80093f2:	4602      	mov	r2, r0
 80093f4:	69fb      	ldr	r3, [r7, #28]
 80093f6:	1ad3      	subs	r3, r2, r3
 80093f8:	68ba      	ldr	r2, [r7, #8]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d302      	bcc.n	8009404 <I2C_IsErrorOccurred+0x54>
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d147      	bne.n	8009494 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800940e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009416:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	699b      	ldr	r3, [r3, #24]
 800941e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009422:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009426:	d12e      	bne.n	8009486 <I2C_IsErrorOccurred+0xd6>
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800942e:	d02a      	beq.n	8009486 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8009430:	7cfb      	ldrb	r3, [r7, #19]
 8009432:	2b20      	cmp	r3, #32
 8009434:	d027      	beq.n	8009486 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	685a      	ldr	r2, [r3, #4]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009444:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009446:	f7fb fda1 	bl	8004f8c <HAL_GetTick>
 800944a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800944c:	e01b      	b.n	8009486 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800944e:	f7fb fd9d 	bl	8004f8c <HAL_GetTick>
 8009452:	4602      	mov	r2, r0
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	1ad3      	subs	r3, r2, r3
 8009458:	2b19      	cmp	r3, #25
 800945a:	d914      	bls.n	8009486 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009460:	f043 0220 	orr.w	r2, r3, #32
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2220      	movs	r2, #32
 800946c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2200      	movs	r2, #0
 8009474:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2200      	movs	r2, #0
 800947c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8009480:	2301      	movs	r3, #1
 8009482:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	699b      	ldr	r3, [r3, #24]
 800948c:	f003 0320 	and.w	r3, r3, #32
 8009490:	2b20      	cmp	r3, #32
 8009492:	d1dc      	bne.n	800944e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	699b      	ldr	r3, [r3, #24]
 800949a:	f003 0320 	and.w	r3, r3, #32
 800949e:	2b20      	cmp	r3, #32
 80094a0:	d003      	beq.n	80094aa <I2C_IsErrorOccurred+0xfa>
 80094a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d09d      	beq.n	80093e6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80094aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d103      	bne.n	80094ba <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	2220      	movs	r2, #32
 80094b8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80094ba:	6a3b      	ldr	r3, [r7, #32]
 80094bc:	f043 0304 	orr.w	r3, r3, #4
 80094c0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80094c2:	2301      	movs	r3, #1
 80094c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	699b      	ldr	r3, [r3, #24]
 80094ce:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80094d0:	69bb      	ldr	r3, [r7, #24]
 80094d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d00b      	beq.n	80094f2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80094da:	6a3b      	ldr	r3, [r7, #32]
 80094dc:	f043 0301 	orr.w	r3, r3, #1
 80094e0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80094ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80094ec:	2301      	movs	r3, #1
 80094ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80094f2:	69bb      	ldr	r3, [r7, #24]
 80094f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d00b      	beq.n	8009514 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80094fc:	6a3b      	ldr	r3, [r7, #32]
 80094fe:	f043 0308 	orr.w	r3, r3, #8
 8009502:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800950c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800950e:	2301      	movs	r3, #1
 8009510:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009514:	69bb      	ldr	r3, [r7, #24]
 8009516:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800951a:	2b00      	cmp	r3, #0
 800951c:	d00b      	beq.n	8009536 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800951e:	6a3b      	ldr	r3, [r7, #32]
 8009520:	f043 0302 	orr.w	r3, r3, #2
 8009524:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800952e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009530:	2301      	movs	r3, #1
 8009532:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009536:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800953a:	2b00      	cmp	r3, #0
 800953c:	d01c      	beq.n	8009578 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800953e:	68f8      	ldr	r0, [r7, #12]
 8009540:	f7ff fe73 	bl	800922a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	6859      	ldr	r1, [r3, #4]
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681a      	ldr	r2, [r3, #0]
 800954e:	4b0d      	ldr	r3, [pc, #52]	; (8009584 <I2C_IsErrorOccurred+0x1d4>)
 8009550:	400b      	ands	r3, r1
 8009552:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009558:	6a3b      	ldr	r3, [r7, #32]
 800955a:	431a      	orrs	r2, r3
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2220      	movs	r2, #32
 8009564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	2200      	movs	r2, #0
 800956c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2200      	movs	r2, #0
 8009574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8009578:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800957c:	4618      	mov	r0, r3
 800957e:	3728      	adds	r7, #40	; 0x28
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}
 8009584:	fe00e800 	.word	0xfe00e800

08009588 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009588:	b480      	push	{r7}
 800958a:	b087      	sub	sp, #28
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	607b      	str	r3, [r7, #4]
 8009592:	460b      	mov	r3, r1
 8009594:	817b      	strh	r3, [r7, #10]
 8009596:	4613      	mov	r3, r2
 8009598:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800959a:	897b      	ldrh	r3, [r7, #10]
 800959c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80095a0:	7a7b      	ldrb	r3, [r7, #9]
 80095a2:	041b      	lsls	r3, r3, #16
 80095a4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80095a8:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80095ae:	6a3b      	ldr	r3, [r7, #32]
 80095b0:	4313      	orrs	r3, r2
 80095b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80095b6:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	685a      	ldr	r2, [r3, #4]
 80095be:	6a3b      	ldr	r3, [r7, #32]
 80095c0:	0d5b      	lsrs	r3, r3, #21
 80095c2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80095c6:	4b08      	ldr	r3, [pc, #32]	; (80095e8 <I2C_TransferConfig+0x60>)
 80095c8:	430b      	orrs	r3, r1
 80095ca:	43db      	mvns	r3, r3
 80095cc:	ea02 0103 	and.w	r1, r2, r3
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	697a      	ldr	r2, [r7, #20]
 80095d6:	430a      	orrs	r2, r1
 80095d8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80095da:	bf00      	nop
 80095dc:	371c      	adds	r7, #28
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr
 80095e6:	bf00      	nop
 80095e8:	03ff63ff 	.word	0x03ff63ff

080095ec <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b085      	sub	sp, #20
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	460b      	mov	r3, r1
 80095f6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80095f8:	2300      	movs	r3, #0
 80095fa:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009600:	4a2a      	ldr	r2, [pc, #168]	; (80096ac <I2C_Enable_IRQ+0xc0>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d004      	beq.n	8009610 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800960a:	4a29      	ldr	r2, [pc, #164]	; (80096b0 <I2C_Enable_IRQ+0xc4>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d11d      	bne.n	800964c <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009610:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009614:	2b00      	cmp	r3, #0
 8009616:	da03      	bge.n	8009620 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800961e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009620:	887b      	ldrh	r3, [r7, #2]
 8009622:	2b10      	cmp	r3, #16
 8009624:	d103      	bne.n	800962e <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800962c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800962e:	887b      	ldrh	r3, [r7, #2]
 8009630:	2b20      	cmp	r3, #32
 8009632:	d103      	bne.n	800963c <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800963a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800963c:	887b      	ldrh	r3, [r7, #2]
 800963e:	2b40      	cmp	r3, #64	; 0x40
 8009640:	d125      	bne.n	800968e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009648:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800964a:	e020      	b.n	800968e <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800964c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009650:	2b00      	cmp	r3, #0
 8009652:	da03      	bge.n	800965c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800965a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800965c:	887b      	ldrh	r3, [r7, #2]
 800965e:	f003 0301 	and.w	r3, r3, #1
 8009662:	2b00      	cmp	r3, #0
 8009664:	d003      	beq.n	800966e <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800966c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800966e:	887b      	ldrh	r3, [r7, #2]
 8009670:	f003 0302 	and.w	r3, r3, #2
 8009674:	2b00      	cmp	r3, #0
 8009676:	d003      	beq.n	8009680 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800967e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009680:	887b      	ldrh	r3, [r7, #2]
 8009682:	2b20      	cmp	r3, #32
 8009684:	d103      	bne.n	800968e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	f043 0320 	orr.w	r3, r3, #32
 800968c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	6819      	ldr	r1, [r3, #0]
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	430a      	orrs	r2, r1
 800969c:	601a      	str	r2, [r3, #0]
}
 800969e:	bf00      	nop
 80096a0:	3714      	adds	r7, #20
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr
 80096aa:	bf00      	nop
 80096ac:	0800855b 	.word	0x0800855b
 80096b0:	08008741 	.word	0x08008741

080096b4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	460b      	mov	r3, r1
 80096be:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80096c0:	2300      	movs	r3, #0
 80096c2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80096c4:	887b      	ldrh	r3, [r7, #2]
 80096c6:	f003 0301 	and.w	r3, r3, #1
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d00f      	beq.n	80096ee <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80096d4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096dc:	b2db      	uxtb	r3, r3
 80096de:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80096e2:	2b28      	cmp	r3, #40	; 0x28
 80096e4:	d003      	beq.n	80096ee <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80096ec:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80096ee:	887b      	ldrh	r3, [r7, #2]
 80096f0:	f003 0302 	and.w	r3, r3, #2
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d00f      	beq.n	8009718 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80096fe:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009706:	b2db      	uxtb	r3, r3
 8009708:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800970c:	2b28      	cmp	r3, #40	; 0x28
 800970e:	d003      	beq.n	8009718 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009716:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009718:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800971c:	2b00      	cmp	r3, #0
 800971e:	da03      	bge.n	8009728 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009726:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009728:	887b      	ldrh	r3, [r7, #2]
 800972a:	2b10      	cmp	r3, #16
 800972c:	d103      	bne.n	8009736 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009734:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009736:	887b      	ldrh	r3, [r7, #2]
 8009738:	2b20      	cmp	r3, #32
 800973a:	d103      	bne.n	8009744 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	f043 0320 	orr.w	r3, r3, #32
 8009742:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009744:	887b      	ldrh	r3, [r7, #2]
 8009746:	2b40      	cmp	r3, #64	; 0x40
 8009748:	d103      	bne.n	8009752 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009750:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	6819      	ldr	r1, [r3, #0]
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	43da      	mvns	r2, r3
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	400a      	ands	r2, r1
 8009762:	601a      	str	r2, [r3, #0]
}
 8009764:	bf00      	nop
 8009766:	3714      	adds	r7, #20
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr

08009770 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009770:	b480      	push	{r7}
 8009772:	b083      	sub	sp, #12
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009780:	b2db      	uxtb	r3, r3
 8009782:	2b20      	cmp	r3, #32
 8009784:	d138      	bne.n	80097f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800978c:	2b01      	cmp	r3, #1
 800978e:	d101      	bne.n	8009794 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009790:	2302      	movs	r3, #2
 8009792:	e032      	b.n	80097fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2201      	movs	r2, #1
 8009798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2224      	movs	r2, #36	; 0x24
 80097a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f022 0201 	bic.w	r2, r2, #1
 80097b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	681a      	ldr	r2, [r3, #0]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80097c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	6819      	ldr	r1, [r3, #0]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	683a      	ldr	r2, [r7, #0]
 80097d0:	430a      	orrs	r2, r1
 80097d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f042 0201 	orr.w	r2, r2, #1
 80097e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2220      	movs	r2, #32
 80097e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2200      	movs	r2, #0
 80097f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80097f4:	2300      	movs	r3, #0
 80097f6:	e000      	b.n	80097fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80097f8:	2302      	movs	r3, #2
  }
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	370c      	adds	r7, #12
 80097fe:	46bd      	mov	sp, r7
 8009800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009804:	4770      	bx	lr

08009806 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009806:	b480      	push	{r7}
 8009808:	b085      	sub	sp, #20
 800980a:	af00      	add	r7, sp, #0
 800980c:	6078      	str	r0, [r7, #4]
 800980e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009816:	b2db      	uxtb	r3, r3
 8009818:	2b20      	cmp	r3, #32
 800981a:	d139      	bne.n	8009890 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009822:	2b01      	cmp	r3, #1
 8009824:	d101      	bne.n	800982a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009826:	2302      	movs	r3, #2
 8009828:	e033      	b.n	8009892 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2201      	movs	r2, #1
 800982e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2224      	movs	r2, #36	; 0x24
 8009836:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	681a      	ldr	r2, [r3, #0]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f022 0201 	bic.w	r2, r2, #1
 8009848:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009858:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	021b      	lsls	r3, r3, #8
 800985e:	68fa      	ldr	r2, [r7, #12]
 8009860:	4313      	orrs	r3, r2
 8009862:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	68fa      	ldr	r2, [r7, #12]
 800986a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	681a      	ldr	r2, [r3, #0]
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f042 0201 	orr.w	r2, r2, #1
 800987a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2220      	movs	r2, #32
 8009880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800988c:	2300      	movs	r3, #0
 800988e:	e000      	b.n	8009892 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009890:	2302      	movs	r3, #2
  }
}
 8009892:	4618      	mov	r0, r3
 8009894:	3714      	adds	r7, #20
 8009896:	46bd      	mov	sp, r7
 8009898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989c:	4770      	bx	lr
	...

080098a0 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80098a8:	2300      	movs	r3, #0
 80098aa:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d101      	bne.n	80098b6 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	e0bb      	b.n	8009a2e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	2b05      	cmp	r3, #5
 80098c0:	d101      	bne.n	80098c6 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80098c2:	2301      	movs	r3, #1
 80098c4:	e0b3      	b.n	8009a2e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80098cc:	b2db      	uxtb	r3, r3
 80098ce:	2b02      	cmp	r3, #2
 80098d0:	d101      	bne.n	80098d6 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 80098d2:	2301      	movs	r3, #1
 80098d4:	e0ab      	b.n	8009a2e <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80098d6:	4b58      	ldr	r3, [pc, #352]	; (8009a38 <HAL_OPAMP_Init+0x198>)
 80098d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098da:	4a57      	ldr	r2, [pc, #348]	; (8009a38 <HAL_OPAMP_Init+0x198>)
 80098dc:	f043 0301 	orr.w	r3, r3, #1
 80098e0:	6613      	str	r3, [r2, #96]	; 0x60
 80098e2:	4b55      	ldr	r3, [pc, #340]	; (8009a38 <HAL_OPAMP_Init+0x198>)
 80098e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098e6:	f003 0301 	and.w	r3, r3, #1
 80098ea:	60bb      	str	r3, [r7, #8]
 80098ec:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80098f4:	b2db      	uxtb	r3, r3
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d103      	bne.n	8009902 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2200      	movs	r2, #0
 80098fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f7fa ffc2 	bl	800488c <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	689b      	ldr	r3, [r3, #8]
 800990c:	2b40      	cmp	r3, #64	; 0x40
 800990e:	d003      	beq.n	8009918 <HAL_OPAMP_Init+0x78>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	2b60      	cmp	r3, #96	; 0x60
 8009916:	d133      	bne.n	8009980 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f023 0110 	bic.w	r1, r3, #16
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	430a      	orrs	r2, r1
 800992c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	681a      	ldr	r2, [r3, #0]
 8009934:	4b41      	ldr	r3, [pc, #260]	; (8009a3c <HAL_OPAMP_Init+0x19c>)
 8009936:	4013      	ands	r3, r2
 8009938:	687a      	ldr	r2, [r7, #4]
 800993a:	6851      	ldr	r1, [r2, #4]
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	6892      	ldr	r2, [r2, #8]
 8009940:	4311      	orrs	r1, r2
 8009942:	687a      	ldr	r2, [r7, #4]
 8009944:	6912      	ldr	r2, [r2, #16]
 8009946:	430a      	orrs	r2, r1
 8009948:	6879      	ldr	r1, [r7, #4]
 800994a:	7d09      	ldrb	r1, [r1, #20]
 800994c:	2901      	cmp	r1, #1
 800994e:	d102      	bne.n	8009956 <HAL_OPAMP_Init+0xb6>
 8009950:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009954:	e000      	b.n	8009958 <HAL_OPAMP_Init+0xb8>
 8009956:	2100      	movs	r1, #0
 8009958:	4311      	orrs	r1, r2
 800995a:	687a      	ldr	r2, [r7, #4]
 800995c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800995e:	4311      	orrs	r1, r2
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009964:	4311      	orrs	r1, r2
 8009966:	687a      	ldr	r2, [r7, #4]
 8009968:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800996a:	04d2      	lsls	r2, r2, #19
 800996c:	4311      	orrs	r1, r2
 800996e:	687a      	ldr	r2, [r7, #4]
 8009970:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009972:	0612      	lsls	r2, r2, #24
 8009974:	4311      	orrs	r1, r2
 8009976:	687a      	ldr	r2, [r7, #4]
 8009978:	6812      	ldr	r2, [r2, #0]
 800997a:	430b      	orrs	r3, r1
 800997c:	6013      	str	r3, [r2, #0]
 800997e:	e035      	b.n	80099ec <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f023 0110 	bic.w	r1, r3, #16
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	430a      	orrs	r2, r1
 8009994:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681a      	ldr	r2, [r3, #0]
 800999c:	4b27      	ldr	r3, [pc, #156]	; (8009a3c <HAL_OPAMP_Init+0x19c>)
 800999e:	4013      	ands	r3, r2
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	6851      	ldr	r1, [r2, #4]
 80099a4:	687a      	ldr	r2, [r7, #4]
 80099a6:	6892      	ldr	r2, [r2, #8]
 80099a8:	4311      	orrs	r1, r2
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	68d2      	ldr	r2, [r2, #12]
 80099ae:	4311      	orrs	r1, r2
 80099b0:	687a      	ldr	r2, [r7, #4]
 80099b2:	6912      	ldr	r2, [r2, #16]
 80099b4:	430a      	orrs	r2, r1
 80099b6:	6879      	ldr	r1, [r7, #4]
 80099b8:	7d09      	ldrb	r1, [r1, #20]
 80099ba:	2901      	cmp	r1, #1
 80099bc:	d102      	bne.n	80099c4 <HAL_OPAMP_Init+0x124>
 80099be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80099c2:	e000      	b.n	80099c6 <HAL_OPAMP_Init+0x126>
 80099c4:	2100      	movs	r1, #0
 80099c6:	4311      	orrs	r1, r2
 80099c8:	687a      	ldr	r2, [r7, #4]
 80099ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80099cc:	4311      	orrs	r1, r2
 80099ce:	687a      	ldr	r2, [r7, #4]
 80099d0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80099d2:	4311      	orrs	r1, r2
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80099d8:	04d2      	lsls	r2, r2, #19
 80099da:	4311      	orrs	r1, r2
 80099dc:	687a      	ldr	r2, [r7, #4]
 80099de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80099e0:	0612      	lsls	r2, r2, #24
 80099e2:	4311      	orrs	r1, r2
 80099e4:	687a      	ldr	r2, [r7, #4]
 80099e6:	6812      	ldr	r2, [r2, #0]
 80099e8:	430b      	orrs	r3, r1
 80099ea:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	699b      	ldr	r3, [r3, #24]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	db10      	blt.n	8009a18 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	699b      	ldr	r3, [r3, #24]
 80099fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	699a      	ldr	r2, [r3, #24]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	69db      	ldr	r3, [r3, #28]
 8009a08:	431a      	orrs	r2, r3
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6a1b      	ldr	r3, [r3, #32]
 8009a0e:	431a      	orrs	r2, r3
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	430a      	orrs	r2, r1
 8009a16:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d103      	bne.n	8009a2c <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2201      	movs	r2, #1
 8009a28:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8009a2c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3710      	adds	r7, #16
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}
 8009a36:	bf00      	nop
 8009a38:	40021000 	.word	0x40021000
 8009a3c:	e0003e11 	.word	0xe0003e11

08009a40 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8009a40:	b480      	push	{r7}
 8009a42:	b085      	sub	sp, #20
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d102      	bne.n	8009a58 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8009a52:	2301      	movs	r3, #1
 8009a54:	73fb      	strb	r3, [r7, #15]
 8009a56:	e01d      	b.n	8009a94 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	2b05      	cmp	r3, #5
 8009a62:	d102      	bne.n	8009a6a <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8009a64:	2301      	movs	r3, #1
 8009a66:	73fb      	strb	r3, [r7, #15]
 8009a68:	e014      	b.n	8009a94 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	d10c      	bne.n	8009a90 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	681a      	ldr	r2, [r3, #0]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f042 0201 	orr.w	r2, r2, #1
 8009a84:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2204      	movs	r2, #4
 8009a8a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8009a8e:	e001      	b.n	8009a94 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8009a90:	2301      	movs	r3, #1
 8009a92:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8009a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	3714      	adds	r7, #20
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa0:	4770      	bx	lr
	...

08009aa4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d141      	bne.n	8009b36 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009ab2:	4b4b      	ldr	r3, [pc, #300]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009aba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009abe:	d131      	bne.n	8009b24 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009ac0:	4b47      	ldr	r3, [pc, #284]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009ac6:	4a46      	ldr	r2, [pc, #280]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ac8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009acc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009ad0:	4b43      	ldr	r3, [pc, #268]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009ad8:	4a41      	ldr	r2, [pc, #260]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ada:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009ade:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009ae0:	4b40      	ldr	r3, [pc, #256]	; (8009be4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	2232      	movs	r2, #50	; 0x32
 8009ae6:	fb02 f303 	mul.w	r3, r2, r3
 8009aea:	4a3f      	ldr	r2, [pc, #252]	; (8009be8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009aec:	fba2 2303 	umull	r2, r3, r2, r3
 8009af0:	0c9b      	lsrs	r3, r3, #18
 8009af2:	3301      	adds	r3, #1
 8009af4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009af6:	e002      	b.n	8009afe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	3b01      	subs	r3, #1
 8009afc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009afe:	4b38      	ldr	r3, [pc, #224]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b00:	695b      	ldr	r3, [r3, #20]
 8009b02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b0a:	d102      	bne.n	8009b12 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1f2      	bne.n	8009af8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009b12:	4b33      	ldr	r3, [pc, #204]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b14:	695b      	ldr	r3, [r3, #20]
 8009b16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b1e:	d158      	bne.n	8009bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009b20:	2303      	movs	r3, #3
 8009b22:	e057      	b.n	8009bd4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009b24:	4b2e      	ldr	r3, [pc, #184]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b2a:	4a2d      	ldr	r2, [pc, #180]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b30:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009b34:	e04d      	b.n	8009bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b3c:	d141      	bne.n	8009bc2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009b3e:	4b28      	ldr	r3, [pc, #160]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009b46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b4a:	d131      	bne.n	8009bb0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009b4c:	4b24      	ldr	r3, [pc, #144]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b52:	4a23      	ldr	r2, [pc, #140]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b58:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009b5c:	4b20      	ldr	r3, [pc, #128]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009b64:	4a1e      	ldr	r2, [pc, #120]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009b6a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009b6c:	4b1d      	ldr	r3, [pc, #116]	; (8009be4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	2232      	movs	r2, #50	; 0x32
 8009b72:	fb02 f303 	mul.w	r3, r2, r3
 8009b76:	4a1c      	ldr	r2, [pc, #112]	; (8009be8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009b78:	fba2 2303 	umull	r2, r3, r2, r3
 8009b7c:	0c9b      	lsrs	r3, r3, #18
 8009b7e:	3301      	adds	r3, #1
 8009b80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009b82:	e002      	b.n	8009b8a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	3b01      	subs	r3, #1
 8009b88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009b8a:	4b15      	ldr	r3, [pc, #84]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b8c:	695b      	ldr	r3, [r3, #20]
 8009b8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b96:	d102      	bne.n	8009b9e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d1f2      	bne.n	8009b84 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009b9e:	4b10      	ldr	r3, [pc, #64]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ba0:	695b      	ldr	r3, [r3, #20]
 8009ba2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ba6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009baa:	d112      	bne.n	8009bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009bac:	2303      	movs	r3, #3
 8009bae:	e011      	b.n	8009bd4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009bb0:	4b0b      	ldr	r3, [pc, #44]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009bb6:	4a0a      	ldr	r2, [pc, #40]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009bbc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009bc0:	e007      	b.n	8009bd2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009bc2:	4b07      	ldr	r3, [pc, #28]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009bca:	4a05      	ldr	r2, [pc, #20]	; (8009be0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bcc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009bd0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009bd2:	2300      	movs	r3, #0
}
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	3714      	adds	r7, #20
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr
 8009be0:	40007000 	.word	0x40007000
 8009be4:	20000000 	.word	0x20000000
 8009be8:	431bde83 	.word	0x431bde83

08009bec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b088      	sub	sp, #32
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d101      	bne.n	8009bfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	e306      	b.n	800a20c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f003 0301 	and.w	r3, r3, #1
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d075      	beq.n	8009cf6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009c0a:	4b97      	ldr	r3, [pc, #604]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c0c:	689b      	ldr	r3, [r3, #8]
 8009c0e:	f003 030c 	and.w	r3, r3, #12
 8009c12:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009c14:	4b94      	ldr	r3, [pc, #592]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c16:	68db      	ldr	r3, [r3, #12]
 8009c18:	f003 0303 	and.w	r3, r3, #3
 8009c1c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009c1e:	69bb      	ldr	r3, [r7, #24]
 8009c20:	2b0c      	cmp	r3, #12
 8009c22:	d102      	bne.n	8009c2a <HAL_RCC_OscConfig+0x3e>
 8009c24:	697b      	ldr	r3, [r7, #20]
 8009c26:	2b03      	cmp	r3, #3
 8009c28:	d002      	beq.n	8009c30 <HAL_RCC_OscConfig+0x44>
 8009c2a:	69bb      	ldr	r3, [r7, #24]
 8009c2c:	2b08      	cmp	r3, #8
 8009c2e:	d10b      	bne.n	8009c48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c30:	4b8d      	ldr	r3, [pc, #564]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d05b      	beq.n	8009cf4 <HAL_RCC_OscConfig+0x108>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	685b      	ldr	r3, [r3, #4]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d157      	bne.n	8009cf4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009c44:	2301      	movs	r3, #1
 8009c46:	e2e1      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	685b      	ldr	r3, [r3, #4]
 8009c4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c50:	d106      	bne.n	8009c60 <HAL_RCC_OscConfig+0x74>
 8009c52:	4b85      	ldr	r3, [pc, #532]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	4a84      	ldr	r2, [pc, #528]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c5c:	6013      	str	r3, [r2, #0]
 8009c5e:	e01d      	b.n	8009c9c <HAL_RCC_OscConfig+0xb0>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	685b      	ldr	r3, [r3, #4]
 8009c64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009c68:	d10c      	bne.n	8009c84 <HAL_RCC_OscConfig+0x98>
 8009c6a:	4b7f      	ldr	r3, [pc, #508]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4a7e      	ldr	r2, [pc, #504]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009c74:	6013      	str	r3, [r2, #0]
 8009c76:	4b7c      	ldr	r3, [pc, #496]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4a7b      	ldr	r2, [pc, #492]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c80:	6013      	str	r3, [r2, #0]
 8009c82:	e00b      	b.n	8009c9c <HAL_RCC_OscConfig+0xb0>
 8009c84:	4b78      	ldr	r3, [pc, #480]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	4a77      	ldr	r2, [pc, #476]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c8e:	6013      	str	r3, [r2, #0]
 8009c90:	4b75      	ldr	r3, [pc, #468]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4a74      	ldr	r2, [pc, #464]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009c96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009c9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d013      	beq.n	8009ccc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ca4:	f7fb f972 	bl	8004f8c <HAL_GetTick>
 8009ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009caa:	e008      	b.n	8009cbe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009cac:	f7fb f96e 	bl	8004f8c <HAL_GetTick>
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	1ad3      	subs	r3, r2, r3
 8009cb6:	2b64      	cmp	r3, #100	; 0x64
 8009cb8:	d901      	bls.n	8009cbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009cba:	2303      	movs	r3, #3
 8009cbc:	e2a6      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009cbe:	4b6a      	ldr	r3, [pc, #424]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d0f0      	beq.n	8009cac <HAL_RCC_OscConfig+0xc0>
 8009cca:	e014      	b.n	8009cf6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ccc:	f7fb f95e 	bl	8004f8c <HAL_GetTick>
 8009cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009cd2:	e008      	b.n	8009ce6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009cd4:	f7fb f95a 	bl	8004f8c <HAL_GetTick>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	1ad3      	subs	r3, r2, r3
 8009cde:	2b64      	cmp	r3, #100	; 0x64
 8009ce0:	d901      	bls.n	8009ce6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009ce2:	2303      	movs	r3, #3
 8009ce4:	e292      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009ce6:	4b60      	ldr	r3, [pc, #384]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d1f0      	bne.n	8009cd4 <HAL_RCC_OscConfig+0xe8>
 8009cf2:	e000      	b.n	8009cf6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009cf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f003 0302 	and.w	r3, r3, #2
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d075      	beq.n	8009dee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009d02:	4b59      	ldr	r3, [pc, #356]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009d04:	689b      	ldr	r3, [r3, #8]
 8009d06:	f003 030c 	and.w	r3, r3, #12
 8009d0a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009d0c:	4b56      	ldr	r3, [pc, #344]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009d0e:	68db      	ldr	r3, [r3, #12]
 8009d10:	f003 0303 	and.w	r3, r3, #3
 8009d14:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009d16:	69bb      	ldr	r3, [r7, #24]
 8009d18:	2b0c      	cmp	r3, #12
 8009d1a:	d102      	bne.n	8009d22 <HAL_RCC_OscConfig+0x136>
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	2b02      	cmp	r3, #2
 8009d20:	d002      	beq.n	8009d28 <HAL_RCC_OscConfig+0x13c>
 8009d22:	69bb      	ldr	r3, [r7, #24]
 8009d24:	2b04      	cmp	r3, #4
 8009d26:	d11f      	bne.n	8009d68 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009d28:	4b4f      	ldr	r3, [pc, #316]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d005      	beq.n	8009d40 <HAL_RCC_OscConfig+0x154>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	68db      	ldr	r3, [r3, #12]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d101      	bne.n	8009d40 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	e265      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d40:	4b49      	ldr	r3, [pc, #292]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	691b      	ldr	r3, [r3, #16]
 8009d4c:	061b      	lsls	r3, r3, #24
 8009d4e:	4946      	ldr	r1, [pc, #280]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009d50:	4313      	orrs	r3, r2
 8009d52:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009d54:	4b45      	ldr	r3, [pc, #276]	; (8009e6c <HAL_RCC_OscConfig+0x280>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f7fb f8cb 	bl	8004ef4 <HAL_InitTick>
 8009d5e:	4603      	mov	r3, r0
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d043      	beq.n	8009dec <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009d64:	2301      	movs	r3, #1
 8009d66:	e251      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	68db      	ldr	r3, [r3, #12]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d023      	beq.n	8009db8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009d70:	4b3d      	ldr	r3, [pc, #244]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	4a3c      	ldr	r2, [pc, #240]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009d76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d7c:	f7fb f906 	bl	8004f8c <HAL_GetTick>
 8009d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009d82:	e008      	b.n	8009d96 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009d84:	f7fb f902 	bl	8004f8c <HAL_GetTick>
 8009d88:	4602      	mov	r2, r0
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	1ad3      	subs	r3, r2, r3
 8009d8e:	2b02      	cmp	r3, #2
 8009d90:	d901      	bls.n	8009d96 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009d92:	2303      	movs	r3, #3
 8009d94:	e23a      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009d96:	4b34      	ldr	r3, [pc, #208]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d0f0      	beq.n	8009d84 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009da2:	4b31      	ldr	r3, [pc, #196]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009da4:	685b      	ldr	r3, [r3, #4]
 8009da6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	691b      	ldr	r3, [r3, #16]
 8009dae:	061b      	lsls	r3, r3, #24
 8009db0:	492d      	ldr	r1, [pc, #180]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009db2:	4313      	orrs	r3, r2
 8009db4:	604b      	str	r3, [r1, #4]
 8009db6:	e01a      	b.n	8009dee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009db8:	4b2b      	ldr	r3, [pc, #172]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	4a2a      	ldr	r2, [pc, #168]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009dbe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009dc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dc4:	f7fb f8e2 	bl	8004f8c <HAL_GetTick>
 8009dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009dca:	e008      	b.n	8009dde <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009dcc:	f7fb f8de 	bl	8004f8c <HAL_GetTick>
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	1ad3      	subs	r3, r2, r3
 8009dd6:	2b02      	cmp	r3, #2
 8009dd8:	d901      	bls.n	8009dde <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009dda:	2303      	movs	r3, #3
 8009ddc:	e216      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009dde:	4b22      	ldr	r3, [pc, #136]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d1f0      	bne.n	8009dcc <HAL_RCC_OscConfig+0x1e0>
 8009dea:	e000      	b.n	8009dee <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009dec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f003 0308 	and.w	r3, r3, #8
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d041      	beq.n	8009e7e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	695b      	ldr	r3, [r3, #20]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d01c      	beq.n	8009e3c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009e02:	4b19      	ldr	r3, [pc, #100]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009e04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e08:	4a17      	ldr	r2, [pc, #92]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009e0a:	f043 0301 	orr.w	r3, r3, #1
 8009e0e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e12:	f7fb f8bb 	bl	8004f8c <HAL_GetTick>
 8009e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009e18:	e008      	b.n	8009e2c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009e1a:	f7fb f8b7 	bl	8004f8c <HAL_GetTick>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	1ad3      	subs	r3, r2, r3
 8009e24:	2b02      	cmp	r3, #2
 8009e26:	d901      	bls.n	8009e2c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009e28:	2303      	movs	r3, #3
 8009e2a:	e1ef      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009e2c:	4b0e      	ldr	r3, [pc, #56]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009e2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e32:	f003 0302 	and.w	r3, r3, #2
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d0ef      	beq.n	8009e1a <HAL_RCC_OscConfig+0x22e>
 8009e3a:	e020      	b.n	8009e7e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009e3c:	4b0a      	ldr	r3, [pc, #40]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009e3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e42:	4a09      	ldr	r2, [pc, #36]	; (8009e68 <HAL_RCC_OscConfig+0x27c>)
 8009e44:	f023 0301 	bic.w	r3, r3, #1
 8009e48:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e4c:	f7fb f89e 	bl	8004f8c <HAL_GetTick>
 8009e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009e52:	e00d      	b.n	8009e70 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009e54:	f7fb f89a 	bl	8004f8c <HAL_GetTick>
 8009e58:	4602      	mov	r2, r0
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	1ad3      	subs	r3, r2, r3
 8009e5e:	2b02      	cmp	r3, #2
 8009e60:	d906      	bls.n	8009e70 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009e62:	2303      	movs	r3, #3
 8009e64:	e1d2      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
 8009e66:	bf00      	nop
 8009e68:	40021000 	.word	0x40021000
 8009e6c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009e70:	4b8c      	ldr	r3, [pc, #560]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009e72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e76:	f003 0302 	and.w	r3, r3, #2
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d1ea      	bne.n	8009e54 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f003 0304 	and.w	r3, r3, #4
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	f000 80a6 	beq.w	8009fd8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009e90:	4b84      	ldr	r3, [pc, #528]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009e92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d101      	bne.n	8009ea0 <HAL_RCC_OscConfig+0x2b4>
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	e000      	b.n	8009ea2 <HAL_RCC_OscConfig+0x2b6>
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d00d      	beq.n	8009ec2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ea6:	4b7f      	ldr	r3, [pc, #508]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009eaa:	4a7e      	ldr	r2, [pc, #504]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009eac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009eb0:	6593      	str	r3, [r2, #88]	; 0x58
 8009eb2:	4b7c      	ldr	r3, [pc, #496]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009eb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009eba:	60fb      	str	r3, [r7, #12]
 8009ebc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009ec2:	4b79      	ldr	r3, [pc, #484]	; (800a0a8 <HAL_RCC_OscConfig+0x4bc>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d118      	bne.n	8009f00 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009ece:	4b76      	ldr	r3, [pc, #472]	; (800a0a8 <HAL_RCC_OscConfig+0x4bc>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	4a75      	ldr	r2, [pc, #468]	; (800a0a8 <HAL_RCC_OscConfig+0x4bc>)
 8009ed4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ed8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009eda:	f7fb f857 	bl	8004f8c <HAL_GetTick>
 8009ede:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009ee0:	e008      	b.n	8009ef4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ee2:	f7fb f853 	bl	8004f8c <HAL_GetTick>
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	1ad3      	subs	r3, r2, r3
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d901      	bls.n	8009ef4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009ef0:	2303      	movs	r3, #3
 8009ef2:	e18b      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009ef4:	4b6c      	ldr	r3, [pc, #432]	; (800a0a8 <HAL_RCC_OscConfig+0x4bc>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d0f0      	beq.n	8009ee2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	689b      	ldr	r3, [r3, #8]
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d108      	bne.n	8009f1a <HAL_RCC_OscConfig+0x32e>
 8009f08:	4b66      	ldr	r3, [pc, #408]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f0e:	4a65      	ldr	r2, [pc, #404]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009f10:	f043 0301 	orr.w	r3, r3, #1
 8009f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009f18:	e024      	b.n	8009f64 <HAL_RCC_OscConfig+0x378>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	689b      	ldr	r3, [r3, #8]
 8009f1e:	2b05      	cmp	r3, #5
 8009f20:	d110      	bne.n	8009f44 <HAL_RCC_OscConfig+0x358>
 8009f22:	4b60      	ldr	r3, [pc, #384]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f28:	4a5e      	ldr	r2, [pc, #376]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009f2a:	f043 0304 	orr.w	r3, r3, #4
 8009f2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009f32:	4b5c      	ldr	r3, [pc, #368]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f38:	4a5a      	ldr	r2, [pc, #360]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009f3a:	f043 0301 	orr.w	r3, r3, #1
 8009f3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009f42:	e00f      	b.n	8009f64 <HAL_RCC_OscConfig+0x378>
 8009f44:	4b57      	ldr	r3, [pc, #348]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f4a:	4a56      	ldr	r2, [pc, #344]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009f4c:	f023 0301 	bic.w	r3, r3, #1
 8009f50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009f54:	4b53      	ldr	r3, [pc, #332]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f5a:	4a52      	ldr	r2, [pc, #328]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009f5c:	f023 0304 	bic.w	r3, r3, #4
 8009f60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	689b      	ldr	r3, [r3, #8]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d016      	beq.n	8009f9a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f6c:	f7fb f80e 	bl	8004f8c <HAL_GetTick>
 8009f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009f72:	e00a      	b.n	8009f8a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009f74:	f7fb f80a 	bl	8004f8c <HAL_GetTick>
 8009f78:	4602      	mov	r2, r0
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	1ad3      	subs	r3, r2, r3
 8009f7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d901      	bls.n	8009f8a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009f86:	2303      	movs	r3, #3
 8009f88:	e140      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009f8a:	4b46      	ldr	r3, [pc, #280]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f90:	f003 0302 	and.w	r3, r3, #2
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d0ed      	beq.n	8009f74 <HAL_RCC_OscConfig+0x388>
 8009f98:	e015      	b.n	8009fc6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f9a:	f7fa fff7 	bl	8004f8c <HAL_GetTick>
 8009f9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009fa0:	e00a      	b.n	8009fb8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009fa2:	f7fa fff3 	bl	8004f8c <HAL_GetTick>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	1ad3      	subs	r3, r2, r3
 8009fac:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d901      	bls.n	8009fb8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009fb4:	2303      	movs	r3, #3
 8009fb6:	e129      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009fb8:	4b3a      	ldr	r3, [pc, #232]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009fbe:	f003 0302 	and.w	r3, r3, #2
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d1ed      	bne.n	8009fa2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009fc6:	7ffb      	ldrb	r3, [r7, #31]
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	d105      	bne.n	8009fd8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009fcc:	4b35      	ldr	r3, [pc, #212]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fd0:	4a34      	ldr	r2, [pc, #208]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009fd6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	f003 0320 	and.w	r3, r3, #32
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d03c      	beq.n	800a05e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	699b      	ldr	r3, [r3, #24]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d01c      	beq.n	800a026 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009fec:	4b2d      	ldr	r3, [pc, #180]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009fee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009ff2:	4a2c      	ldr	r2, [pc, #176]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 8009ff4:	f043 0301 	orr.w	r3, r3, #1
 8009ff8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ffc:	f7fa ffc6 	bl	8004f8c <HAL_GetTick>
 800a000:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a002:	e008      	b.n	800a016 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a004:	f7fa ffc2 	bl	8004f8c <HAL_GetTick>
 800a008:	4602      	mov	r2, r0
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	1ad3      	subs	r3, r2, r3
 800a00e:	2b02      	cmp	r3, #2
 800a010:	d901      	bls.n	800a016 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a012:	2303      	movs	r3, #3
 800a014:	e0fa      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a016:	4b23      	ldr	r3, [pc, #140]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 800a018:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a01c:	f003 0302 	and.w	r3, r3, #2
 800a020:	2b00      	cmp	r3, #0
 800a022:	d0ef      	beq.n	800a004 <HAL_RCC_OscConfig+0x418>
 800a024:	e01b      	b.n	800a05e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a026:	4b1f      	ldr	r3, [pc, #124]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 800a028:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a02c:	4a1d      	ldr	r2, [pc, #116]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 800a02e:	f023 0301 	bic.w	r3, r3, #1
 800a032:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a036:	f7fa ffa9 	bl	8004f8c <HAL_GetTick>
 800a03a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a03c:	e008      	b.n	800a050 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a03e:	f7fa ffa5 	bl	8004f8c <HAL_GetTick>
 800a042:	4602      	mov	r2, r0
 800a044:	693b      	ldr	r3, [r7, #16]
 800a046:	1ad3      	subs	r3, r2, r3
 800a048:	2b02      	cmp	r3, #2
 800a04a:	d901      	bls.n	800a050 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a04c:	2303      	movs	r3, #3
 800a04e:	e0dd      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a050:	4b14      	ldr	r3, [pc, #80]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 800a052:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a056:	f003 0302 	and.w	r3, r3, #2
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d1ef      	bne.n	800a03e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	69db      	ldr	r3, [r3, #28]
 800a062:	2b00      	cmp	r3, #0
 800a064:	f000 80d1 	beq.w	800a20a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a068:	4b0e      	ldr	r3, [pc, #56]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	f003 030c 	and.w	r3, r3, #12
 800a070:	2b0c      	cmp	r3, #12
 800a072:	f000 808b 	beq.w	800a18c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	69db      	ldr	r3, [r3, #28]
 800a07a:	2b02      	cmp	r3, #2
 800a07c:	d15e      	bne.n	800a13c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a07e:	4b09      	ldr	r3, [pc, #36]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	4a08      	ldr	r2, [pc, #32]	; (800a0a4 <HAL_RCC_OscConfig+0x4b8>)
 800a084:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a088:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a08a:	f7fa ff7f 	bl	8004f8c <HAL_GetTick>
 800a08e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a090:	e00c      	b.n	800a0ac <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a092:	f7fa ff7b 	bl	8004f8c <HAL_GetTick>
 800a096:	4602      	mov	r2, r0
 800a098:	693b      	ldr	r3, [r7, #16]
 800a09a:	1ad3      	subs	r3, r2, r3
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	d905      	bls.n	800a0ac <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a0a0:	2303      	movs	r3, #3
 800a0a2:	e0b3      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
 800a0a4:	40021000 	.word	0x40021000
 800a0a8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a0ac:	4b59      	ldr	r3, [pc, #356]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d1ec      	bne.n	800a092 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a0b8:	4b56      	ldr	r3, [pc, #344]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a0ba:	68da      	ldr	r2, [r3, #12]
 800a0bc:	4b56      	ldr	r3, [pc, #344]	; (800a218 <HAL_RCC_OscConfig+0x62c>)
 800a0be:	4013      	ands	r3, r2
 800a0c0:	687a      	ldr	r2, [r7, #4]
 800a0c2:	6a11      	ldr	r1, [r2, #32]
 800a0c4:	687a      	ldr	r2, [r7, #4]
 800a0c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a0c8:	3a01      	subs	r2, #1
 800a0ca:	0112      	lsls	r2, r2, #4
 800a0cc:	4311      	orrs	r1, r2
 800a0ce:	687a      	ldr	r2, [r7, #4]
 800a0d0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a0d2:	0212      	lsls	r2, r2, #8
 800a0d4:	4311      	orrs	r1, r2
 800a0d6:	687a      	ldr	r2, [r7, #4]
 800a0d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a0da:	0852      	lsrs	r2, r2, #1
 800a0dc:	3a01      	subs	r2, #1
 800a0de:	0552      	lsls	r2, r2, #21
 800a0e0:	4311      	orrs	r1, r2
 800a0e2:	687a      	ldr	r2, [r7, #4]
 800a0e4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a0e6:	0852      	lsrs	r2, r2, #1
 800a0e8:	3a01      	subs	r2, #1
 800a0ea:	0652      	lsls	r2, r2, #25
 800a0ec:	4311      	orrs	r1, r2
 800a0ee:	687a      	ldr	r2, [r7, #4]
 800a0f0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a0f2:	06d2      	lsls	r2, r2, #27
 800a0f4:	430a      	orrs	r2, r1
 800a0f6:	4947      	ldr	r1, [pc, #284]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a0f8:	4313      	orrs	r3, r2
 800a0fa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a0fc:	4b45      	ldr	r3, [pc, #276]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	4a44      	ldr	r2, [pc, #272]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a102:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a106:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a108:	4b42      	ldr	r3, [pc, #264]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a10a:	68db      	ldr	r3, [r3, #12]
 800a10c:	4a41      	ldr	r2, [pc, #260]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a10e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a112:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a114:	f7fa ff3a 	bl	8004f8c <HAL_GetTick>
 800a118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a11a:	e008      	b.n	800a12e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a11c:	f7fa ff36 	bl	8004f8c <HAL_GetTick>
 800a120:	4602      	mov	r2, r0
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	1ad3      	subs	r3, r2, r3
 800a126:	2b02      	cmp	r3, #2
 800a128:	d901      	bls.n	800a12e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800a12a:	2303      	movs	r3, #3
 800a12c:	e06e      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a12e:	4b39      	ldr	r3, [pc, #228]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a136:	2b00      	cmp	r3, #0
 800a138:	d0f0      	beq.n	800a11c <HAL_RCC_OscConfig+0x530>
 800a13a:	e066      	b.n	800a20a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a13c:	4b35      	ldr	r3, [pc, #212]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a34      	ldr	r2, [pc, #208]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a142:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a146:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800a148:	4b32      	ldr	r3, [pc, #200]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a14a:	68db      	ldr	r3, [r3, #12]
 800a14c:	4a31      	ldr	r2, [pc, #196]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a14e:	f023 0303 	bic.w	r3, r3, #3
 800a152:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a154:	4b2f      	ldr	r3, [pc, #188]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a156:	68db      	ldr	r3, [r3, #12]
 800a158:	4a2e      	ldr	r2, [pc, #184]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a15a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800a15e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a162:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a164:	f7fa ff12 	bl	8004f8c <HAL_GetTick>
 800a168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a16a:	e008      	b.n	800a17e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a16c:	f7fa ff0e 	bl	8004f8c <HAL_GetTick>
 800a170:	4602      	mov	r2, r0
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	1ad3      	subs	r3, r2, r3
 800a176:	2b02      	cmp	r3, #2
 800a178:	d901      	bls.n	800a17e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800a17a:	2303      	movs	r3, #3
 800a17c:	e046      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a17e:	4b25      	ldr	r3, [pc, #148]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a186:	2b00      	cmp	r3, #0
 800a188:	d1f0      	bne.n	800a16c <HAL_RCC_OscConfig+0x580>
 800a18a:	e03e      	b.n	800a20a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	69db      	ldr	r3, [r3, #28]
 800a190:	2b01      	cmp	r3, #1
 800a192:	d101      	bne.n	800a198 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800a194:	2301      	movs	r3, #1
 800a196:	e039      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a198:	4b1e      	ldr	r3, [pc, #120]	; (800a214 <HAL_RCC_OscConfig+0x628>)
 800a19a:	68db      	ldr	r3, [r3, #12]
 800a19c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a19e:	697b      	ldr	r3, [r7, #20]
 800a1a0:	f003 0203 	and.w	r2, r3, #3
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6a1b      	ldr	r3, [r3, #32]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d12c      	bne.n	800a206 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a1ac:	697b      	ldr	r3, [r7, #20]
 800a1ae:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1b6:	3b01      	subs	r3, #1
 800a1b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a1ba:	429a      	cmp	r2, r3
 800a1bc:	d123      	bne.n	800a206 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a1be:	697b      	ldr	r3, [r7, #20]
 800a1c0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d11b      	bne.n	800a206 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1d8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a1da:	429a      	cmp	r2, r3
 800a1dc:	d113      	bne.n	800a206 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1e8:	085b      	lsrs	r3, r3, #1
 800a1ea:	3b01      	subs	r3, #1
 800a1ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a1ee:	429a      	cmp	r2, r3
 800a1f0:	d109      	bne.n	800a206 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1fc:	085b      	lsrs	r3, r3, #1
 800a1fe:	3b01      	subs	r3, #1
 800a200:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a202:	429a      	cmp	r2, r3
 800a204:	d001      	beq.n	800a20a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800a206:	2301      	movs	r3, #1
 800a208:	e000      	b.n	800a20c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800a20a:	2300      	movs	r3, #0
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3720      	adds	r7, #32
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}
 800a214:	40021000 	.word	0x40021000
 800a218:	019f800c 	.word	0x019f800c

0800a21c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b086      	sub	sp, #24
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a226:	2300      	movs	r3, #0
 800a228:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d101      	bne.n	800a234 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a230:	2301      	movs	r3, #1
 800a232:	e11e      	b.n	800a472 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a234:	4b91      	ldr	r3, [pc, #580]	; (800a47c <HAL_RCC_ClockConfig+0x260>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f003 030f 	and.w	r3, r3, #15
 800a23c:	683a      	ldr	r2, [r7, #0]
 800a23e:	429a      	cmp	r2, r3
 800a240:	d910      	bls.n	800a264 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a242:	4b8e      	ldr	r3, [pc, #568]	; (800a47c <HAL_RCC_ClockConfig+0x260>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f023 020f 	bic.w	r2, r3, #15
 800a24a:	498c      	ldr	r1, [pc, #560]	; (800a47c <HAL_RCC_ClockConfig+0x260>)
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	4313      	orrs	r3, r2
 800a250:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a252:	4b8a      	ldr	r3, [pc, #552]	; (800a47c <HAL_RCC_ClockConfig+0x260>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f003 030f 	and.w	r3, r3, #15
 800a25a:	683a      	ldr	r2, [r7, #0]
 800a25c:	429a      	cmp	r2, r3
 800a25e:	d001      	beq.n	800a264 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a260:	2301      	movs	r3, #1
 800a262:	e106      	b.n	800a472 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f003 0301 	and.w	r3, r3, #1
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d073      	beq.n	800a358 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	2b03      	cmp	r3, #3
 800a276:	d129      	bne.n	800a2cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a278:	4b81      	ldr	r3, [pc, #516]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a280:	2b00      	cmp	r3, #0
 800a282:	d101      	bne.n	800a288 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a284:	2301      	movs	r3, #1
 800a286:	e0f4      	b.n	800a472 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a288:	f000 f99e 	bl	800a5c8 <RCC_GetSysClockFreqFromPLLSource>
 800a28c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	4a7c      	ldr	r2, [pc, #496]	; (800a484 <HAL_RCC_ClockConfig+0x268>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d93f      	bls.n	800a316 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a296:	4b7a      	ldr	r3, [pc, #488]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a298:	689b      	ldr	r3, [r3, #8]
 800a29a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d009      	beq.n	800a2b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d033      	beq.n	800a316 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d12f      	bne.n	800a316 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a2b6:	4b72      	ldr	r3, [pc, #456]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a2b8:	689b      	ldr	r3, [r3, #8]
 800a2ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a2be:	4a70      	ldr	r2, [pc, #448]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a2c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a2c6:	2380      	movs	r3, #128	; 0x80
 800a2c8:	617b      	str	r3, [r7, #20]
 800a2ca:	e024      	b.n	800a316 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	685b      	ldr	r3, [r3, #4]
 800a2d0:	2b02      	cmp	r3, #2
 800a2d2:	d107      	bne.n	800a2e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a2d4:	4b6a      	ldr	r3, [pc, #424]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d109      	bne.n	800a2f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	e0c6      	b.n	800a472 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a2e4:	4b66      	ldr	r3, [pc, #408]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d101      	bne.n	800a2f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	e0be      	b.n	800a472 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a2f4:	f000 f8ce 	bl	800a494 <HAL_RCC_GetSysClockFreq>
 800a2f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	4a61      	ldr	r2, [pc, #388]	; (800a484 <HAL_RCC_ClockConfig+0x268>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d909      	bls.n	800a316 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a302:	4b5f      	ldr	r3, [pc, #380]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a304:	689b      	ldr	r3, [r3, #8]
 800a306:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a30a:	4a5d      	ldr	r2, [pc, #372]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a30c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a310:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a312:	2380      	movs	r3, #128	; 0x80
 800a314:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a316:	4b5a      	ldr	r3, [pc, #360]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	f023 0203 	bic.w	r2, r3, #3
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	685b      	ldr	r3, [r3, #4]
 800a322:	4957      	ldr	r1, [pc, #348]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a324:	4313      	orrs	r3, r2
 800a326:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a328:	f7fa fe30 	bl	8004f8c <HAL_GetTick>
 800a32c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a32e:	e00a      	b.n	800a346 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a330:	f7fa fe2c 	bl	8004f8c <HAL_GetTick>
 800a334:	4602      	mov	r2, r0
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	1ad3      	subs	r3, r2, r3
 800a33a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a33e:	4293      	cmp	r3, r2
 800a340:	d901      	bls.n	800a346 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a342:	2303      	movs	r3, #3
 800a344:	e095      	b.n	800a472 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a346:	4b4e      	ldr	r3, [pc, #312]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a348:	689b      	ldr	r3, [r3, #8]
 800a34a:	f003 020c 	and.w	r2, r3, #12
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	685b      	ldr	r3, [r3, #4]
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	429a      	cmp	r2, r3
 800a356:	d1eb      	bne.n	800a330 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f003 0302 	and.w	r3, r3, #2
 800a360:	2b00      	cmp	r3, #0
 800a362:	d023      	beq.n	800a3ac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f003 0304 	and.w	r3, r3, #4
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d005      	beq.n	800a37c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a370:	4b43      	ldr	r3, [pc, #268]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a372:	689b      	ldr	r3, [r3, #8]
 800a374:	4a42      	ldr	r2, [pc, #264]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a376:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800a37a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f003 0308 	and.w	r3, r3, #8
 800a384:	2b00      	cmp	r3, #0
 800a386:	d007      	beq.n	800a398 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a388:	4b3d      	ldr	r3, [pc, #244]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a38a:	689b      	ldr	r3, [r3, #8]
 800a38c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800a390:	4a3b      	ldr	r2, [pc, #236]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a392:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800a396:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a398:	4b39      	ldr	r3, [pc, #228]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a39a:	689b      	ldr	r3, [r3, #8]
 800a39c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	689b      	ldr	r3, [r3, #8]
 800a3a4:	4936      	ldr	r1, [pc, #216]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a3a6:	4313      	orrs	r3, r2
 800a3a8:	608b      	str	r3, [r1, #8]
 800a3aa:	e008      	b.n	800a3be <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	2b80      	cmp	r3, #128	; 0x80
 800a3b0:	d105      	bne.n	800a3be <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a3b2:	4b33      	ldr	r3, [pc, #204]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a3b4:	689b      	ldr	r3, [r3, #8]
 800a3b6:	4a32      	ldr	r2, [pc, #200]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a3b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a3bc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a3be:	4b2f      	ldr	r3, [pc, #188]	; (800a47c <HAL_RCC_ClockConfig+0x260>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f003 030f 	and.w	r3, r3, #15
 800a3c6:	683a      	ldr	r2, [r7, #0]
 800a3c8:	429a      	cmp	r2, r3
 800a3ca:	d21d      	bcs.n	800a408 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a3cc:	4b2b      	ldr	r3, [pc, #172]	; (800a47c <HAL_RCC_ClockConfig+0x260>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f023 020f 	bic.w	r2, r3, #15
 800a3d4:	4929      	ldr	r1, [pc, #164]	; (800a47c <HAL_RCC_ClockConfig+0x260>)
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	4313      	orrs	r3, r2
 800a3da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a3dc:	f7fa fdd6 	bl	8004f8c <HAL_GetTick>
 800a3e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a3e2:	e00a      	b.n	800a3fa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a3e4:	f7fa fdd2 	bl	8004f8c <HAL_GetTick>
 800a3e8:	4602      	mov	r2, r0
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	1ad3      	subs	r3, r2, r3
 800a3ee:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	d901      	bls.n	800a3fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a3f6:	2303      	movs	r3, #3
 800a3f8:	e03b      	b.n	800a472 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a3fa:	4b20      	ldr	r3, [pc, #128]	; (800a47c <HAL_RCC_ClockConfig+0x260>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f003 030f 	and.w	r3, r3, #15
 800a402:	683a      	ldr	r2, [r7, #0]
 800a404:	429a      	cmp	r2, r3
 800a406:	d1ed      	bne.n	800a3e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	f003 0304 	and.w	r3, r3, #4
 800a410:	2b00      	cmp	r3, #0
 800a412:	d008      	beq.n	800a426 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a414:	4b1a      	ldr	r3, [pc, #104]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a416:	689b      	ldr	r3, [r3, #8]
 800a418:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	68db      	ldr	r3, [r3, #12]
 800a420:	4917      	ldr	r1, [pc, #92]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a422:	4313      	orrs	r3, r2
 800a424:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f003 0308 	and.w	r3, r3, #8
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d009      	beq.n	800a446 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a432:	4b13      	ldr	r3, [pc, #76]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a434:	689b      	ldr	r3, [r3, #8]
 800a436:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	691b      	ldr	r3, [r3, #16]
 800a43e:	00db      	lsls	r3, r3, #3
 800a440:	490f      	ldr	r1, [pc, #60]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a442:	4313      	orrs	r3, r2
 800a444:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a446:	f000 f825 	bl	800a494 <HAL_RCC_GetSysClockFreq>
 800a44a:	4602      	mov	r2, r0
 800a44c:	4b0c      	ldr	r3, [pc, #48]	; (800a480 <HAL_RCC_ClockConfig+0x264>)
 800a44e:	689b      	ldr	r3, [r3, #8]
 800a450:	091b      	lsrs	r3, r3, #4
 800a452:	f003 030f 	and.w	r3, r3, #15
 800a456:	490c      	ldr	r1, [pc, #48]	; (800a488 <HAL_RCC_ClockConfig+0x26c>)
 800a458:	5ccb      	ldrb	r3, [r1, r3]
 800a45a:	f003 031f 	and.w	r3, r3, #31
 800a45e:	fa22 f303 	lsr.w	r3, r2, r3
 800a462:	4a0a      	ldr	r2, [pc, #40]	; (800a48c <HAL_RCC_ClockConfig+0x270>)
 800a464:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a466:	4b0a      	ldr	r3, [pc, #40]	; (800a490 <HAL_RCC_ClockConfig+0x274>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4618      	mov	r0, r3
 800a46c:	f7fa fd42 	bl	8004ef4 <HAL_InitTick>
 800a470:	4603      	mov	r3, r0
}
 800a472:	4618      	mov	r0, r3
 800a474:	3718      	adds	r7, #24
 800a476:	46bd      	mov	sp, r7
 800a478:	bd80      	pop	{r7, pc}
 800a47a:	bf00      	nop
 800a47c:	40022000 	.word	0x40022000
 800a480:	40021000 	.word	0x40021000
 800a484:	04c4b400 	.word	0x04c4b400
 800a488:	08010e3c 	.word	0x08010e3c
 800a48c:	20000000 	.word	0x20000000
 800a490:	20000004 	.word	0x20000004

0800a494 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a494:	b480      	push	{r7}
 800a496:	b087      	sub	sp, #28
 800a498:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a49a:	4b2c      	ldr	r3, [pc, #176]	; (800a54c <HAL_RCC_GetSysClockFreq+0xb8>)
 800a49c:	689b      	ldr	r3, [r3, #8]
 800a49e:	f003 030c 	and.w	r3, r3, #12
 800a4a2:	2b04      	cmp	r3, #4
 800a4a4:	d102      	bne.n	800a4ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a4a6:	4b2a      	ldr	r3, [pc, #168]	; (800a550 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a4a8:	613b      	str	r3, [r7, #16]
 800a4aa:	e047      	b.n	800a53c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a4ac:	4b27      	ldr	r3, [pc, #156]	; (800a54c <HAL_RCC_GetSysClockFreq+0xb8>)
 800a4ae:	689b      	ldr	r3, [r3, #8]
 800a4b0:	f003 030c 	and.w	r3, r3, #12
 800a4b4:	2b08      	cmp	r3, #8
 800a4b6:	d102      	bne.n	800a4be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a4b8:	4b26      	ldr	r3, [pc, #152]	; (800a554 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a4ba:	613b      	str	r3, [r7, #16]
 800a4bc:	e03e      	b.n	800a53c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a4be:	4b23      	ldr	r3, [pc, #140]	; (800a54c <HAL_RCC_GetSysClockFreq+0xb8>)
 800a4c0:	689b      	ldr	r3, [r3, #8]
 800a4c2:	f003 030c 	and.w	r3, r3, #12
 800a4c6:	2b0c      	cmp	r3, #12
 800a4c8:	d136      	bne.n	800a538 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a4ca:	4b20      	ldr	r3, [pc, #128]	; (800a54c <HAL_RCC_GetSysClockFreq+0xb8>)
 800a4cc:	68db      	ldr	r3, [r3, #12]
 800a4ce:	f003 0303 	and.w	r3, r3, #3
 800a4d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a4d4:	4b1d      	ldr	r3, [pc, #116]	; (800a54c <HAL_RCC_GetSysClockFreq+0xb8>)
 800a4d6:	68db      	ldr	r3, [r3, #12]
 800a4d8:	091b      	lsrs	r3, r3, #4
 800a4da:	f003 030f 	and.w	r3, r3, #15
 800a4de:	3301      	adds	r3, #1
 800a4e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	2b03      	cmp	r3, #3
 800a4e6:	d10c      	bne.n	800a502 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a4e8:	4a1a      	ldr	r2, [pc, #104]	; (800a554 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4f0:	4a16      	ldr	r2, [pc, #88]	; (800a54c <HAL_RCC_GetSysClockFreq+0xb8>)
 800a4f2:	68d2      	ldr	r2, [r2, #12]
 800a4f4:	0a12      	lsrs	r2, r2, #8
 800a4f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a4fa:	fb02 f303 	mul.w	r3, r2, r3
 800a4fe:	617b      	str	r3, [r7, #20]
      break;
 800a500:	e00c      	b.n	800a51c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a502:	4a13      	ldr	r2, [pc, #76]	; (800a550 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	fbb2 f3f3 	udiv	r3, r2, r3
 800a50a:	4a10      	ldr	r2, [pc, #64]	; (800a54c <HAL_RCC_GetSysClockFreq+0xb8>)
 800a50c:	68d2      	ldr	r2, [r2, #12]
 800a50e:	0a12      	lsrs	r2, r2, #8
 800a510:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a514:	fb02 f303 	mul.w	r3, r2, r3
 800a518:	617b      	str	r3, [r7, #20]
      break;
 800a51a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a51c:	4b0b      	ldr	r3, [pc, #44]	; (800a54c <HAL_RCC_GetSysClockFreq+0xb8>)
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	0e5b      	lsrs	r3, r3, #25
 800a522:	f003 0303 	and.w	r3, r3, #3
 800a526:	3301      	adds	r3, #1
 800a528:	005b      	lsls	r3, r3, #1
 800a52a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a52c:	697a      	ldr	r2, [r7, #20]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	fbb2 f3f3 	udiv	r3, r2, r3
 800a534:	613b      	str	r3, [r7, #16]
 800a536:	e001      	b.n	800a53c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a538:	2300      	movs	r3, #0
 800a53a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a53c:	693b      	ldr	r3, [r7, #16]
}
 800a53e:	4618      	mov	r0, r3
 800a540:	371c      	adds	r7, #28
 800a542:	46bd      	mov	sp, r7
 800a544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a548:	4770      	bx	lr
 800a54a:	bf00      	nop
 800a54c:	40021000 	.word	0x40021000
 800a550:	00f42400 	.word	0x00f42400
 800a554:	007a1200 	.word	0x007a1200

0800a558 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a558:	b480      	push	{r7}
 800a55a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a55c:	4b03      	ldr	r3, [pc, #12]	; (800a56c <HAL_RCC_GetHCLKFreq+0x14>)
 800a55e:	681b      	ldr	r3, [r3, #0]
}
 800a560:	4618      	mov	r0, r3
 800a562:	46bd      	mov	sp, r7
 800a564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a568:	4770      	bx	lr
 800a56a:	bf00      	nop
 800a56c:	20000000 	.word	0x20000000

0800a570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a574:	f7ff fff0 	bl	800a558 <HAL_RCC_GetHCLKFreq>
 800a578:	4602      	mov	r2, r0
 800a57a:	4b06      	ldr	r3, [pc, #24]	; (800a594 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a57c:	689b      	ldr	r3, [r3, #8]
 800a57e:	0a1b      	lsrs	r3, r3, #8
 800a580:	f003 0307 	and.w	r3, r3, #7
 800a584:	4904      	ldr	r1, [pc, #16]	; (800a598 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a586:	5ccb      	ldrb	r3, [r1, r3]
 800a588:	f003 031f 	and.w	r3, r3, #31
 800a58c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a590:	4618      	mov	r0, r3
 800a592:	bd80      	pop	{r7, pc}
 800a594:	40021000 	.word	0x40021000
 800a598:	08010e4c 	.word	0x08010e4c

0800a59c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a5a0:	f7ff ffda 	bl	800a558 <HAL_RCC_GetHCLKFreq>
 800a5a4:	4602      	mov	r2, r0
 800a5a6:	4b06      	ldr	r3, [pc, #24]	; (800a5c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a5a8:	689b      	ldr	r3, [r3, #8]
 800a5aa:	0adb      	lsrs	r3, r3, #11
 800a5ac:	f003 0307 	and.w	r3, r3, #7
 800a5b0:	4904      	ldr	r1, [pc, #16]	; (800a5c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a5b2:	5ccb      	ldrb	r3, [r1, r3]
 800a5b4:	f003 031f 	and.w	r3, r3, #31
 800a5b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	bd80      	pop	{r7, pc}
 800a5c0:	40021000 	.word	0x40021000
 800a5c4:	08010e4c 	.word	0x08010e4c

0800a5c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a5c8:	b480      	push	{r7}
 800a5ca:	b087      	sub	sp, #28
 800a5cc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a5ce:	4b1e      	ldr	r3, [pc, #120]	; (800a648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a5d0:	68db      	ldr	r3, [r3, #12]
 800a5d2:	f003 0303 	and.w	r3, r3, #3
 800a5d6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a5d8:	4b1b      	ldr	r3, [pc, #108]	; (800a648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a5da:	68db      	ldr	r3, [r3, #12]
 800a5dc:	091b      	lsrs	r3, r3, #4
 800a5de:	f003 030f 	and.w	r3, r3, #15
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a5e6:	693b      	ldr	r3, [r7, #16]
 800a5e8:	2b03      	cmp	r3, #3
 800a5ea:	d10c      	bne.n	800a606 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a5ec:	4a17      	ldr	r2, [pc, #92]	; (800a64c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5f4:	4a14      	ldr	r2, [pc, #80]	; (800a648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a5f6:	68d2      	ldr	r2, [r2, #12]
 800a5f8:	0a12      	lsrs	r2, r2, #8
 800a5fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a5fe:	fb02 f303 	mul.w	r3, r2, r3
 800a602:	617b      	str	r3, [r7, #20]
    break;
 800a604:	e00c      	b.n	800a620 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a606:	4a12      	ldr	r2, [pc, #72]	; (800a650 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a60e:	4a0e      	ldr	r2, [pc, #56]	; (800a648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a610:	68d2      	ldr	r2, [r2, #12]
 800a612:	0a12      	lsrs	r2, r2, #8
 800a614:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a618:	fb02 f303 	mul.w	r3, r2, r3
 800a61c:	617b      	str	r3, [r7, #20]
    break;
 800a61e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a620:	4b09      	ldr	r3, [pc, #36]	; (800a648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a622:	68db      	ldr	r3, [r3, #12]
 800a624:	0e5b      	lsrs	r3, r3, #25
 800a626:	f003 0303 	and.w	r3, r3, #3
 800a62a:	3301      	adds	r3, #1
 800a62c:	005b      	lsls	r3, r3, #1
 800a62e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a630:	697a      	ldr	r2, [r7, #20]
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	fbb2 f3f3 	udiv	r3, r2, r3
 800a638:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a63a:	687b      	ldr	r3, [r7, #4]
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	371c      	adds	r7, #28
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr
 800a648:	40021000 	.word	0x40021000
 800a64c:	007a1200 	.word	0x007a1200
 800a650:	00f42400 	.word	0x00f42400

0800a654 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b086      	sub	sp, #24
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a65c:	2300      	movs	r3, #0
 800a65e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a660:	2300      	movs	r3, #0
 800a662:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	f000 8098 	beq.w	800a7a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a672:	2300      	movs	r3, #0
 800a674:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a676:	4b43      	ldr	r3, [pc, #268]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a67a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d10d      	bne.n	800a69e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a682:	4b40      	ldr	r3, [pc, #256]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a686:	4a3f      	ldr	r2, [pc, #252]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a68c:	6593      	str	r3, [r2, #88]	; 0x58
 800a68e:	4b3d      	ldr	r3, [pc, #244]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a696:	60bb      	str	r3, [r7, #8]
 800a698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a69a:	2301      	movs	r3, #1
 800a69c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a69e:	4b3a      	ldr	r3, [pc, #232]	; (800a788 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	4a39      	ldr	r2, [pc, #228]	; (800a788 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a6a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a6a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a6aa:	f7fa fc6f 	bl	8004f8c <HAL_GetTick>
 800a6ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a6b0:	e009      	b.n	800a6c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a6b2:	f7fa fc6b 	bl	8004f8c <HAL_GetTick>
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	1ad3      	subs	r3, r2, r3
 800a6bc:	2b02      	cmp	r3, #2
 800a6be:	d902      	bls.n	800a6c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a6c0:	2303      	movs	r3, #3
 800a6c2:	74fb      	strb	r3, [r7, #19]
        break;
 800a6c4:	e005      	b.n	800a6d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a6c6:	4b30      	ldr	r3, [pc, #192]	; (800a788 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d0ef      	beq.n	800a6b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a6d2:	7cfb      	ldrb	r3, [r7, #19]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d159      	bne.n	800a78c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a6d8:	4b2a      	ldr	r3, [pc, #168]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a6da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a6e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d01e      	beq.n	800a728 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6ee:	697a      	ldr	r2, [r7, #20]
 800a6f0:	429a      	cmp	r2, r3
 800a6f2:	d019      	beq.n	800a728 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a6f4:	4b23      	ldr	r3, [pc, #140]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a6f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a6fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a6fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a700:	4b20      	ldr	r3, [pc, #128]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a706:	4a1f      	ldr	r2, [pc, #124]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a708:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a70c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a710:	4b1c      	ldr	r3, [pc, #112]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a716:	4a1b      	ldr	r2, [pc, #108]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a718:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a71c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a720:	4a18      	ldr	r2, [pc, #96]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a728:	697b      	ldr	r3, [r7, #20]
 800a72a:	f003 0301 	and.w	r3, r3, #1
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d016      	beq.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a732:	f7fa fc2b 	bl	8004f8c <HAL_GetTick>
 800a736:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a738:	e00b      	b.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a73a:	f7fa fc27 	bl	8004f8c <HAL_GetTick>
 800a73e:	4602      	mov	r2, r0
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	1ad3      	subs	r3, r2, r3
 800a744:	f241 3288 	movw	r2, #5000	; 0x1388
 800a748:	4293      	cmp	r3, r2
 800a74a:	d902      	bls.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a74c:	2303      	movs	r3, #3
 800a74e:	74fb      	strb	r3, [r7, #19]
            break;
 800a750:	e006      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a752:	4b0c      	ldr	r3, [pc, #48]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a754:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a758:	f003 0302 	and.w	r3, r3, #2
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d0ec      	beq.n	800a73a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a760:	7cfb      	ldrb	r3, [r7, #19]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d10b      	bne.n	800a77e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a766:	4b07      	ldr	r3, [pc, #28]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a768:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a76c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a774:	4903      	ldr	r1, [pc, #12]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a776:	4313      	orrs	r3, r2
 800a778:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a77c:	e008      	b.n	800a790 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a77e:	7cfb      	ldrb	r3, [r7, #19]
 800a780:	74bb      	strb	r3, [r7, #18]
 800a782:	e005      	b.n	800a790 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a784:	40021000 	.word	0x40021000
 800a788:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a78c:	7cfb      	ldrb	r3, [r7, #19]
 800a78e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a790:	7c7b      	ldrb	r3, [r7, #17]
 800a792:	2b01      	cmp	r3, #1
 800a794:	d105      	bne.n	800a7a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a796:	4ba6      	ldr	r3, [pc, #664]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a79a:	4aa5      	ldr	r2, [pc, #660]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a79c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a7a0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f003 0301 	and.w	r3, r3, #1
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d00a      	beq.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a7ae:	4ba0      	ldr	r3, [pc, #640]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7b4:	f023 0203 	bic.w	r2, r3, #3
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	685b      	ldr	r3, [r3, #4]
 800a7bc:	499c      	ldr	r1, [pc, #624]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f003 0302 	and.w	r3, r3, #2
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d00a      	beq.n	800a7e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a7d0:	4b97      	ldr	r3, [pc, #604]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7d6:	f023 020c 	bic.w	r2, r3, #12
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	689b      	ldr	r3, [r3, #8]
 800a7de:	4994      	ldr	r1, [pc, #592]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7e0:	4313      	orrs	r3, r2
 800a7e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	f003 0304 	and.w	r3, r3, #4
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d00a      	beq.n	800a808 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a7f2:	4b8f      	ldr	r3, [pc, #572]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a7f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7f8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	68db      	ldr	r3, [r3, #12]
 800a800:	498b      	ldr	r1, [pc, #556]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a802:	4313      	orrs	r3, r2
 800a804:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	f003 0308 	and.w	r3, r3, #8
 800a810:	2b00      	cmp	r3, #0
 800a812:	d00a      	beq.n	800a82a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a814:	4b86      	ldr	r3, [pc, #536]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a81a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	691b      	ldr	r3, [r3, #16]
 800a822:	4983      	ldr	r1, [pc, #524]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a824:	4313      	orrs	r3, r2
 800a826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	f003 0320 	and.w	r3, r3, #32
 800a832:	2b00      	cmp	r3, #0
 800a834:	d00a      	beq.n	800a84c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a836:	4b7e      	ldr	r3, [pc, #504]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a838:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a83c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	695b      	ldr	r3, [r3, #20]
 800a844:	497a      	ldr	r1, [pc, #488]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a846:	4313      	orrs	r3, r2
 800a848:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a854:	2b00      	cmp	r3, #0
 800a856:	d00a      	beq.n	800a86e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a858:	4b75      	ldr	r3, [pc, #468]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a85a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a85e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	699b      	ldr	r3, [r3, #24]
 800a866:	4972      	ldr	r1, [pc, #456]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a868:	4313      	orrs	r3, r2
 800a86a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a876:	2b00      	cmp	r3, #0
 800a878:	d00a      	beq.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a87a:	4b6d      	ldr	r3, [pc, #436]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a87c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a880:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	69db      	ldr	r3, [r3, #28]
 800a888:	4969      	ldr	r1, [pc, #420]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a88a:	4313      	orrs	r3, r2
 800a88c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d00a      	beq.n	800a8b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a89c:	4b64      	ldr	r3, [pc, #400]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a89e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a8a2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6a1b      	ldr	r3, [r3, #32]
 800a8aa:	4961      	ldr	r1, [pc, #388]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8ac:	4313      	orrs	r3, r2
 800a8ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d00a      	beq.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a8be:	4b5c      	ldr	r3, [pc, #368]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a8c4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8cc:	4958      	ldr	r1, [pc, #352]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8ce:	4313      	orrs	r3, r2
 800a8d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d015      	beq.n	800a90c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a8e0:	4b53      	ldr	r3, [pc, #332]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a8e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8ee:	4950      	ldr	r1, [pc, #320]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8f0:	4313      	orrs	r3, r2
 800a8f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a8fe:	d105      	bne.n	800a90c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a900:	4b4b      	ldr	r3, [pc, #300]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a902:	68db      	ldr	r3, [r3, #12]
 800a904:	4a4a      	ldr	r2, [pc, #296]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a906:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a90a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a914:	2b00      	cmp	r3, #0
 800a916:	d015      	beq.n	800a944 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a918:	4b45      	ldr	r3, [pc, #276]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a91a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a91e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a926:	4942      	ldr	r1, [pc, #264]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a928:	4313      	orrs	r3, r2
 800a92a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a932:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a936:	d105      	bne.n	800a944 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a938:	4b3d      	ldr	r3, [pc, #244]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a93a:	68db      	ldr	r3, [r3, #12]
 800a93c:	4a3c      	ldr	r2, [pc, #240]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a93e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a942:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d015      	beq.n	800a97c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a950:	4b37      	ldr	r3, [pc, #220]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a956:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a95e:	4934      	ldr	r1, [pc, #208]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a960:	4313      	orrs	r3, r2
 800a962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a96a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a96e:	d105      	bne.n	800a97c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a970:	4b2f      	ldr	r3, [pc, #188]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a972:	68db      	ldr	r3, [r3, #12]
 800a974:	4a2e      	ldr	r2, [pc, #184]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a976:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a97a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a984:	2b00      	cmp	r3, #0
 800a986:	d015      	beq.n	800a9b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a988:	4b29      	ldr	r3, [pc, #164]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a98a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a98e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a996:	4926      	ldr	r1, [pc, #152]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a998:	4313      	orrs	r3, r2
 800a99a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a9a6:	d105      	bne.n	800a9b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a9a8:	4b21      	ldr	r3, [pc, #132]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9aa:	68db      	ldr	r3, [r3, #12]
 800a9ac:	4a20      	ldr	r2, [pc, #128]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a9b2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d015      	beq.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a9c0:	4b1b      	ldr	r3, [pc, #108]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9ce:	4918      	ldr	r1, [pc, #96]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9d0:	4313      	orrs	r3, r2
 800a9d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a9de:	d105      	bne.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a9e0:	4b13      	ldr	r3, [pc, #76]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9e2:	68db      	ldr	r3, [r3, #12]
 800a9e4:	4a12      	ldr	r2, [pc, #72]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a9ea:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d015      	beq.n	800aa24 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a9f8:	4b0d      	ldr	r3, [pc, #52]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9fe:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa06:	490a      	ldr	r1, [pc, #40]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa08:	4313      	orrs	r3, r2
 800aa0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aa16:	d105      	bne.n	800aa24 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800aa18:	4b05      	ldr	r3, [pc, #20]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa1a:	68db      	ldr	r3, [r3, #12]
 800aa1c:	4a04      	ldr	r2, [pc, #16]	; (800aa30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aa22:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800aa24:	7cbb      	ldrb	r3, [r7, #18]
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3718      	adds	r7, #24
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}
 800aa2e:	bf00      	nop
 800aa30:	40021000 	.word	0x40021000

0800aa34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b082      	sub	sp, #8
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d101      	bne.n	800aa46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aa42:	2301      	movs	r3, #1
 800aa44:	e049      	b.n	800aada <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa4c:	b2db      	uxtb	r3, r3
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d106      	bne.n	800aa60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2200      	movs	r2, #0
 800aa56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aa5a:	6878      	ldr	r0, [r7, #4]
 800aa5c:	f7f9 ff8c 	bl	8004978 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2202      	movs	r2, #2
 800aa64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681a      	ldr	r2, [r3, #0]
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	3304      	adds	r3, #4
 800aa70:	4619      	mov	r1, r3
 800aa72:	4610      	mov	r0, r2
 800aa74:	f000 fe1a 	bl	800b6ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2201      	movs	r2, #1
 800aa7c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	2201      	movs	r2, #1
 800aa84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2201      	movs	r2, #1
 800aa94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2201      	movs	r2, #1
 800aaa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2201      	movs	r2, #1
 800aaac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2201      	movs	r2, #1
 800aab4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2201      	movs	r2, #1
 800aabc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2201      	movs	r2, #1
 800aac4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2201      	movs	r2, #1
 800aacc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2201      	movs	r2, #1
 800aad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800aad8:	2300      	movs	r3, #0
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3708      	adds	r7, #8
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}
	...

0800aae4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800aae4:	b480      	push	{r7}
 800aae6:	b085      	sub	sp, #20
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aaf2:	b2db      	uxtb	r3, r3
 800aaf4:	2b01      	cmp	r3, #1
 800aaf6:	d001      	beq.n	800aafc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800aaf8:	2301      	movs	r3, #1
 800aafa:	e042      	b.n	800ab82 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2202      	movs	r2, #2
 800ab00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	4a21      	ldr	r2, [pc, #132]	; (800ab90 <HAL_TIM_Base_Start+0xac>)
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	d018      	beq.n	800ab40 <HAL_TIM_Base_Start+0x5c>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab16:	d013      	beq.n	800ab40 <HAL_TIM_Base_Start+0x5c>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	4a1d      	ldr	r2, [pc, #116]	; (800ab94 <HAL_TIM_Base_Start+0xb0>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d00e      	beq.n	800ab40 <HAL_TIM_Base_Start+0x5c>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	4a1c      	ldr	r2, [pc, #112]	; (800ab98 <HAL_TIM_Base_Start+0xb4>)
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	d009      	beq.n	800ab40 <HAL_TIM_Base_Start+0x5c>
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4a1a      	ldr	r2, [pc, #104]	; (800ab9c <HAL_TIM_Base_Start+0xb8>)
 800ab32:	4293      	cmp	r3, r2
 800ab34:	d004      	beq.n	800ab40 <HAL_TIM_Base_Start+0x5c>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4a19      	ldr	r2, [pc, #100]	; (800aba0 <HAL_TIM_Base_Start+0xbc>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d115      	bne.n	800ab6c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	689a      	ldr	r2, [r3, #8]
 800ab46:	4b17      	ldr	r3, [pc, #92]	; (800aba4 <HAL_TIM_Base_Start+0xc0>)
 800ab48:	4013      	ands	r3, r2
 800ab4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	2b06      	cmp	r3, #6
 800ab50:	d015      	beq.n	800ab7e <HAL_TIM_Base_Start+0x9a>
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab58:	d011      	beq.n	800ab7e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	681a      	ldr	r2, [r3, #0]
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f042 0201 	orr.w	r2, r2, #1
 800ab68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab6a:	e008      	b.n	800ab7e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	681a      	ldr	r2, [r3, #0]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	f042 0201 	orr.w	r2, r2, #1
 800ab7a:	601a      	str	r2, [r3, #0]
 800ab7c:	e000      	b.n	800ab80 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab7e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ab80:	2300      	movs	r3, #0
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	3714      	adds	r7, #20
 800ab86:	46bd      	mov	sp, r7
 800ab88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8c:	4770      	bx	lr
 800ab8e:	bf00      	nop
 800ab90:	40012c00 	.word	0x40012c00
 800ab94:	40000400 	.word	0x40000400
 800ab98:	40000800 	.word	0x40000800
 800ab9c:	40013400 	.word	0x40013400
 800aba0:	40014000 	.word	0x40014000
 800aba4:	00010007 	.word	0x00010007

0800aba8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800aba8:	b480      	push	{r7}
 800abaa:	b085      	sub	sp, #20
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800abb6:	b2db      	uxtb	r3, r3
 800abb8:	2b01      	cmp	r3, #1
 800abba:	d001      	beq.n	800abc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800abbc:	2301      	movs	r3, #1
 800abbe:	e04a      	b.n	800ac56 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2202      	movs	r2, #2
 800abc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	68da      	ldr	r2, [r3, #12]
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f042 0201 	orr.w	r2, r2, #1
 800abd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	4a21      	ldr	r2, [pc, #132]	; (800ac64 <HAL_TIM_Base_Start_IT+0xbc>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d018      	beq.n	800ac14 <HAL_TIM_Base_Start_IT+0x6c>
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800abea:	d013      	beq.n	800ac14 <HAL_TIM_Base_Start_IT+0x6c>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	4a1d      	ldr	r2, [pc, #116]	; (800ac68 <HAL_TIM_Base_Start_IT+0xc0>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	d00e      	beq.n	800ac14 <HAL_TIM_Base_Start_IT+0x6c>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	4a1c      	ldr	r2, [pc, #112]	; (800ac6c <HAL_TIM_Base_Start_IT+0xc4>)
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d009      	beq.n	800ac14 <HAL_TIM_Base_Start_IT+0x6c>
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	4a1a      	ldr	r2, [pc, #104]	; (800ac70 <HAL_TIM_Base_Start_IT+0xc8>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d004      	beq.n	800ac14 <HAL_TIM_Base_Start_IT+0x6c>
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	4a19      	ldr	r2, [pc, #100]	; (800ac74 <HAL_TIM_Base_Start_IT+0xcc>)
 800ac10:	4293      	cmp	r3, r2
 800ac12:	d115      	bne.n	800ac40 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	689a      	ldr	r2, [r3, #8]
 800ac1a:	4b17      	ldr	r3, [pc, #92]	; (800ac78 <HAL_TIM_Base_Start_IT+0xd0>)
 800ac1c:	4013      	ands	r3, r2
 800ac1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2b06      	cmp	r3, #6
 800ac24:	d015      	beq.n	800ac52 <HAL_TIM_Base_Start_IT+0xaa>
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ac2c:	d011      	beq.n	800ac52 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	681a      	ldr	r2, [r3, #0]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f042 0201 	orr.w	r2, r2, #1
 800ac3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ac3e:	e008      	b.n	800ac52 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	681a      	ldr	r2, [r3, #0]
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f042 0201 	orr.w	r2, r2, #1
 800ac4e:	601a      	str	r2, [r3, #0]
 800ac50:	e000      	b.n	800ac54 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ac52:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ac54:	2300      	movs	r3, #0
}
 800ac56:	4618      	mov	r0, r3
 800ac58:	3714      	adds	r7, #20
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac60:	4770      	bx	lr
 800ac62:	bf00      	nop
 800ac64:	40012c00 	.word	0x40012c00
 800ac68:	40000400 	.word	0x40000400
 800ac6c:	40000800 	.word	0x40000800
 800ac70:	40013400 	.word	0x40013400
 800ac74:	40014000 	.word	0x40014000
 800ac78:	00010007 	.word	0x00010007

0800ac7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b082      	sub	sp, #8
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d101      	bne.n	800ac8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	e049      	b.n	800ad22 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac94:	b2db      	uxtb	r3, r3
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d106      	bne.n	800aca8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f000 f841 	bl	800ad2a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2202      	movs	r2, #2
 800acac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681a      	ldr	r2, [r3, #0]
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	3304      	adds	r3, #4
 800acb8:	4619      	mov	r1, r3
 800acba:	4610      	mov	r0, r2
 800acbc:	f000 fcf6 	bl	800b6ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2201      	movs	r2, #1
 800acc4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2201      	movs	r2, #1
 800accc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2201      	movs	r2, #1
 800acd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2201      	movs	r2, #1
 800acdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2201      	movs	r2, #1
 800ace4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2201      	movs	r2, #1
 800acec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2201      	movs	r2, #1
 800acf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2201      	movs	r2, #1
 800acfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2201      	movs	r2, #1
 800ad04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2201      	movs	r2, #1
 800ad0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2201      	movs	r2, #1
 800ad14:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ad20:	2300      	movs	r3, #0
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3708      	adds	r7, #8
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}

0800ad2a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ad2a:	b480      	push	{r7}
 800ad2c:	b083      	sub	sp, #12
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ad32:	bf00      	nop
 800ad34:	370c      	adds	r7, #12
 800ad36:	46bd      	mov	sp, r7
 800ad38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3c:	4770      	bx	lr
	...

0800ad40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b084      	sub	sp, #16
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
 800ad48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d109      	bne.n	800ad64 <HAL_TIM_PWM_Start+0x24>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ad56:	b2db      	uxtb	r3, r3
 800ad58:	2b01      	cmp	r3, #1
 800ad5a:	bf14      	ite	ne
 800ad5c:	2301      	movne	r3, #1
 800ad5e:	2300      	moveq	r3, #0
 800ad60:	b2db      	uxtb	r3, r3
 800ad62:	e03c      	b.n	800adde <HAL_TIM_PWM_Start+0x9e>
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	2b04      	cmp	r3, #4
 800ad68:	d109      	bne.n	800ad7e <HAL_TIM_PWM_Start+0x3e>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ad70:	b2db      	uxtb	r3, r3
 800ad72:	2b01      	cmp	r3, #1
 800ad74:	bf14      	ite	ne
 800ad76:	2301      	movne	r3, #1
 800ad78:	2300      	moveq	r3, #0
 800ad7a:	b2db      	uxtb	r3, r3
 800ad7c:	e02f      	b.n	800adde <HAL_TIM_PWM_Start+0x9e>
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	2b08      	cmp	r3, #8
 800ad82:	d109      	bne.n	800ad98 <HAL_TIM_PWM_Start+0x58>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ad8a:	b2db      	uxtb	r3, r3
 800ad8c:	2b01      	cmp	r3, #1
 800ad8e:	bf14      	ite	ne
 800ad90:	2301      	movne	r3, #1
 800ad92:	2300      	moveq	r3, #0
 800ad94:	b2db      	uxtb	r3, r3
 800ad96:	e022      	b.n	800adde <HAL_TIM_PWM_Start+0x9e>
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	2b0c      	cmp	r3, #12
 800ad9c:	d109      	bne.n	800adb2 <HAL_TIM_PWM_Start+0x72>
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ada4:	b2db      	uxtb	r3, r3
 800ada6:	2b01      	cmp	r3, #1
 800ada8:	bf14      	ite	ne
 800adaa:	2301      	movne	r3, #1
 800adac:	2300      	moveq	r3, #0
 800adae:	b2db      	uxtb	r3, r3
 800adb0:	e015      	b.n	800adde <HAL_TIM_PWM_Start+0x9e>
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	2b10      	cmp	r3, #16
 800adb6:	d109      	bne.n	800adcc <HAL_TIM_PWM_Start+0x8c>
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800adbe:	b2db      	uxtb	r3, r3
 800adc0:	2b01      	cmp	r3, #1
 800adc2:	bf14      	ite	ne
 800adc4:	2301      	movne	r3, #1
 800adc6:	2300      	moveq	r3, #0
 800adc8:	b2db      	uxtb	r3, r3
 800adca:	e008      	b.n	800adde <HAL_TIM_PWM_Start+0x9e>
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800add2:	b2db      	uxtb	r3, r3
 800add4:	2b01      	cmp	r3, #1
 800add6:	bf14      	ite	ne
 800add8:	2301      	movne	r3, #1
 800adda:	2300      	moveq	r3, #0
 800addc:	b2db      	uxtb	r3, r3
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d001      	beq.n	800ade6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800ade2:	2301      	movs	r3, #1
 800ade4:	e097      	b.n	800af16 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d104      	bne.n	800adf6 <HAL_TIM_PWM_Start+0xb6>
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2202      	movs	r2, #2
 800adf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800adf4:	e023      	b.n	800ae3e <HAL_TIM_PWM_Start+0xfe>
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	2b04      	cmp	r3, #4
 800adfa:	d104      	bne.n	800ae06 <HAL_TIM_PWM_Start+0xc6>
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2202      	movs	r2, #2
 800ae00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ae04:	e01b      	b.n	800ae3e <HAL_TIM_PWM_Start+0xfe>
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	2b08      	cmp	r3, #8
 800ae0a:	d104      	bne.n	800ae16 <HAL_TIM_PWM_Start+0xd6>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2202      	movs	r2, #2
 800ae10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ae14:	e013      	b.n	800ae3e <HAL_TIM_PWM_Start+0xfe>
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	2b0c      	cmp	r3, #12
 800ae1a:	d104      	bne.n	800ae26 <HAL_TIM_PWM_Start+0xe6>
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2202      	movs	r2, #2
 800ae20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ae24:	e00b      	b.n	800ae3e <HAL_TIM_PWM_Start+0xfe>
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	2b10      	cmp	r3, #16
 800ae2a:	d104      	bne.n	800ae36 <HAL_TIM_PWM_Start+0xf6>
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2202      	movs	r2, #2
 800ae30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ae34:	e003      	b.n	800ae3e <HAL_TIM_PWM_Start+0xfe>
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	2202      	movs	r2, #2
 800ae3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	2201      	movs	r2, #1
 800ae44:	6839      	ldr	r1, [r7, #0]
 800ae46:	4618      	mov	r0, r3
 800ae48:	f001 f852 	bl	800bef0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	4a33      	ldr	r2, [pc, #204]	; (800af20 <HAL_TIM_PWM_Start+0x1e0>)
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d013      	beq.n	800ae7e <HAL_TIM_PWM_Start+0x13e>
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	4a32      	ldr	r2, [pc, #200]	; (800af24 <HAL_TIM_PWM_Start+0x1e4>)
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d00e      	beq.n	800ae7e <HAL_TIM_PWM_Start+0x13e>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	4a30      	ldr	r2, [pc, #192]	; (800af28 <HAL_TIM_PWM_Start+0x1e8>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d009      	beq.n	800ae7e <HAL_TIM_PWM_Start+0x13e>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	4a2f      	ldr	r2, [pc, #188]	; (800af2c <HAL_TIM_PWM_Start+0x1ec>)
 800ae70:	4293      	cmp	r3, r2
 800ae72:	d004      	beq.n	800ae7e <HAL_TIM_PWM_Start+0x13e>
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	4a2d      	ldr	r2, [pc, #180]	; (800af30 <HAL_TIM_PWM_Start+0x1f0>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d101      	bne.n	800ae82 <HAL_TIM_PWM_Start+0x142>
 800ae7e:	2301      	movs	r3, #1
 800ae80:	e000      	b.n	800ae84 <HAL_TIM_PWM_Start+0x144>
 800ae82:	2300      	movs	r3, #0
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d007      	beq.n	800ae98 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ae96:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	4a20      	ldr	r2, [pc, #128]	; (800af20 <HAL_TIM_PWM_Start+0x1e0>)
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d018      	beq.n	800aed4 <HAL_TIM_PWM_Start+0x194>
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aeaa:	d013      	beq.n	800aed4 <HAL_TIM_PWM_Start+0x194>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a20      	ldr	r2, [pc, #128]	; (800af34 <HAL_TIM_PWM_Start+0x1f4>)
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d00e      	beq.n	800aed4 <HAL_TIM_PWM_Start+0x194>
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	4a1f      	ldr	r2, [pc, #124]	; (800af38 <HAL_TIM_PWM_Start+0x1f8>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d009      	beq.n	800aed4 <HAL_TIM_PWM_Start+0x194>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4a17      	ldr	r2, [pc, #92]	; (800af24 <HAL_TIM_PWM_Start+0x1e4>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d004      	beq.n	800aed4 <HAL_TIM_PWM_Start+0x194>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a16      	ldr	r2, [pc, #88]	; (800af28 <HAL_TIM_PWM_Start+0x1e8>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d115      	bne.n	800af00 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	689a      	ldr	r2, [r3, #8]
 800aeda:	4b18      	ldr	r3, [pc, #96]	; (800af3c <HAL_TIM_PWM_Start+0x1fc>)
 800aedc:	4013      	ands	r3, r2
 800aede:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	2b06      	cmp	r3, #6
 800aee4:	d015      	beq.n	800af12 <HAL_TIM_PWM_Start+0x1d2>
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aeec:	d011      	beq.n	800af12 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	681a      	ldr	r2, [r3, #0]
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f042 0201 	orr.w	r2, r2, #1
 800aefc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aefe:	e008      	b.n	800af12 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	681a      	ldr	r2, [r3, #0]
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	f042 0201 	orr.w	r2, r2, #1
 800af0e:	601a      	str	r2, [r3, #0]
 800af10:	e000      	b.n	800af14 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af12:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800af14:	2300      	movs	r3, #0
}
 800af16:	4618      	mov	r0, r3
 800af18:	3710      	adds	r7, #16
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bd80      	pop	{r7, pc}
 800af1e:	bf00      	nop
 800af20:	40012c00 	.word	0x40012c00
 800af24:	40013400 	.word	0x40013400
 800af28:	40014000 	.word	0x40014000
 800af2c:	40014400 	.word	0x40014400
 800af30:	40014800 	.word	0x40014800
 800af34:	40000400 	.word	0x40000400
 800af38:	40000800 	.word	0x40000800
 800af3c:	00010007 	.word	0x00010007

0800af40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b082      	sub	sp, #8
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	691b      	ldr	r3, [r3, #16]
 800af4e:	f003 0302 	and.w	r3, r3, #2
 800af52:	2b02      	cmp	r3, #2
 800af54:	d122      	bne.n	800af9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	68db      	ldr	r3, [r3, #12]
 800af5c:	f003 0302 	and.w	r3, r3, #2
 800af60:	2b02      	cmp	r3, #2
 800af62:	d11b      	bne.n	800af9c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	f06f 0202 	mvn.w	r2, #2
 800af6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	2201      	movs	r2, #1
 800af72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	699b      	ldr	r3, [r3, #24]
 800af7a:	f003 0303 	and.w	r3, r3, #3
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d003      	beq.n	800af8a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f000 fb74 	bl	800b670 <HAL_TIM_IC_CaptureCallback>
 800af88:	e005      	b.n	800af96 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f000 fb66 	bl	800b65c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af90:	6878      	ldr	r0, [r7, #4]
 800af92:	f000 fb77 	bl	800b684 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2200      	movs	r2, #0
 800af9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	691b      	ldr	r3, [r3, #16]
 800afa2:	f003 0304 	and.w	r3, r3, #4
 800afa6:	2b04      	cmp	r3, #4
 800afa8:	d122      	bne.n	800aff0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	68db      	ldr	r3, [r3, #12]
 800afb0:	f003 0304 	and.w	r3, r3, #4
 800afb4:	2b04      	cmp	r3, #4
 800afb6:	d11b      	bne.n	800aff0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f06f 0204 	mvn.w	r2, #4
 800afc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2202      	movs	r2, #2
 800afc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	699b      	ldr	r3, [r3, #24]
 800afce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d003      	beq.n	800afde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800afd6:	6878      	ldr	r0, [r7, #4]
 800afd8:	f000 fb4a 	bl	800b670 <HAL_TIM_IC_CaptureCallback>
 800afdc:	e005      	b.n	800afea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f000 fb3c 	bl	800b65c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	f000 fb4d 	bl	800b684 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2200      	movs	r2, #0
 800afee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	691b      	ldr	r3, [r3, #16]
 800aff6:	f003 0308 	and.w	r3, r3, #8
 800affa:	2b08      	cmp	r3, #8
 800affc:	d122      	bne.n	800b044 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	68db      	ldr	r3, [r3, #12]
 800b004:	f003 0308 	and.w	r3, r3, #8
 800b008:	2b08      	cmp	r3, #8
 800b00a:	d11b      	bne.n	800b044 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f06f 0208 	mvn.w	r2, #8
 800b014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2204      	movs	r2, #4
 800b01a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	69db      	ldr	r3, [r3, #28]
 800b022:	f003 0303 	and.w	r3, r3, #3
 800b026:	2b00      	cmp	r3, #0
 800b028:	d003      	beq.n	800b032 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b02a:	6878      	ldr	r0, [r7, #4]
 800b02c:	f000 fb20 	bl	800b670 <HAL_TIM_IC_CaptureCallback>
 800b030:	e005      	b.n	800b03e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f000 fb12 	bl	800b65c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b038:	6878      	ldr	r0, [r7, #4]
 800b03a:	f000 fb23 	bl	800b684 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2200      	movs	r2, #0
 800b042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	691b      	ldr	r3, [r3, #16]
 800b04a:	f003 0310 	and.w	r3, r3, #16
 800b04e:	2b10      	cmp	r3, #16
 800b050:	d122      	bne.n	800b098 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	68db      	ldr	r3, [r3, #12]
 800b058:	f003 0310 	and.w	r3, r3, #16
 800b05c:	2b10      	cmp	r3, #16
 800b05e:	d11b      	bne.n	800b098 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	f06f 0210 	mvn.w	r2, #16
 800b068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2208      	movs	r2, #8
 800b06e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	69db      	ldr	r3, [r3, #28]
 800b076:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d003      	beq.n	800b086 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b07e:	6878      	ldr	r0, [r7, #4]
 800b080:	f000 faf6 	bl	800b670 <HAL_TIM_IC_CaptureCallback>
 800b084:	e005      	b.n	800b092 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 fae8 	bl	800b65c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f000 faf9 	bl	800b684 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	2200      	movs	r2, #0
 800b096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	691b      	ldr	r3, [r3, #16]
 800b09e:	f003 0301 	and.w	r3, r3, #1
 800b0a2:	2b01      	cmp	r3, #1
 800b0a4:	d10e      	bne.n	800b0c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	68db      	ldr	r3, [r3, #12]
 800b0ac:	f003 0301 	and.w	r3, r3, #1
 800b0b0:	2b01      	cmp	r3, #1
 800b0b2:	d107      	bne.n	800b0c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	f06f 0201 	mvn.w	r2, #1
 800b0bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f7f5 ff86 	bl	8000fd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	691b      	ldr	r3, [r3, #16]
 800b0ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0ce:	2b80      	cmp	r3, #128	; 0x80
 800b0d0:	d10e      	bne.n	800b0f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	68db      	ldr	r3, [r3, #12]
 800b0d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0dc:	2b80      	cmp	r3, #128	; 0x80
 800b0de:	d107      	bne.n	800b0f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b0e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b0ea:	6878      	ldr	r0, [r7, #4]
 800b0ec:	f001 f906 	bl	800c2fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	691b      	ldr	r3, [r3, #16]
 800b0f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b0fe:	d10e      	bne.n	800b11e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	68db      	ldr	r3, [r3, #12]
 800b106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b10a:	2b80      	cmp	r3, #128	; 0x80
 800b10c:	d107      	bne.n	800b11e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b116:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f001 f8f9 	bl	800c310 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	691b      	ldr	r3, [r3, #16]
 800b124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b128:	2b40      	cmp	r3, #64	; 0x40
 800b12a:	d10e      	bne.n	800b14a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	68db      	ldr	r3, [r3, #12]
 800b132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b136:	2b40      	cmp	r3, #64	; 0x40
 800b138:	d107      	bne.n	800b14a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b142:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f000 faa7 	bl	800b698 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	691b      	ldr	r3, [r3, #16]
 800b150:	f003 0320 	and.w	r3, r3, #32
 800b154:	2b20      	cmp	r3, #32
 800b156:	d10e      	bne.n	800b176 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	68db      	ldr	r3, [r3, #12]
 800b15e:	f003 0320 	and.w	r3, r3, #32
 800b162:	2b20      	cmp	r3, #32
 800b164:	d107      	bne.n	800b176 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f06f 0220 	mvn.w	r2, #32
 800b16e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	f001 f8b9 	bl	800c2e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	691b      	ldr	r3, [r3, #16]
 800b17c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b180:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b184:	d10f      	bne.n	800b1a6 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	68db      	ldr	r3, [r3, #12]
 800b18c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b190:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b194:	d107      	bne.n	800b1a6 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800b19e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800b1a0:	6878      	ldr	r0, [r7, #4]
 800b1a2:	f001 f8bf 	bl	800c324 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	691b      	ldr	r3, [r3, #16]
 800b1ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b1b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b1b4:	d10f      	bne.n	800b1d6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	68db      	ldr	r3, [r3, #12]
 800b1bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b1c0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b1c4:	d107      	bne.n	800b1d6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800b1ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800b1d0:	6878      	ldr	r0, [r7, #4]
 800b1d2:	f001 f8b1 	bl	800c338 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	691b      	ldr	r3, [r3, #16]
 800b1dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b1e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b1e4:	d10f      	bne.n	800b206 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	68db      	ldr	r3, [r3, #12]
 800b1ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b1f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b1f4:	d107      	bne.n	800b206 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800b1fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f001 f8a3 	bl	800c34c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	691b      	ldr	r3, [r3, #16]
 800b20c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b210:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b214:	d10f      	bne.n	800b236 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	68db      	ldr	r3, [r3, #12]
 800b21c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b220:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b224:	d107      	bne.n	800b236 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800b22e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f001 f895 	bl	800c360 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b236:	bf00      	nop
 800b238:	3708      	adds	r7, #8
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bd80      	pop	{r7, pc}
	...

0800b240 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b086      	sub	sp, #24
 800b244:	af00      	add	r7, sp, #0
 800b246:	60f8      	str	r0, [r7, #12]
 800b248:	60b9      	str	r1, [r7, #8]
 800b24a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b24c:	2300      	movs	r3, #0
 800b24e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b256:	2b01      	cmp	r3, #1
 800b258:	d101      	bne.n	800b25e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b25a:	2302      	movs	r3, #2
 800b25c:	e0ff      	b.n	800b45e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	2201      	movs	r2, #1
 800b262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	2b14      	cmp	r3, #20
 800b26a:	f200 80f0 	bhi.w	800b44e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b26e:	a201      	add	r2, pc, #4	; (adr r2, 800b274 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b274:	0800b2c9 	.word	0x0800b2c9
 800b278:	0800b44f 	.word	0x0800b44f
 800b27c:	0800b44f 	.word	0x0800b44f
 800b280:	0800b44f 	.word	0x0800b44f
 800b284:	0800b309 	.word	0x0800b309
 800b288:	0800b44f 	.word	0x0800b44f
 800b28c:	0800b44f 	.word	0x0800b44f
 800b290:	0800b44f 	.word	0x0800b44f
 800b294:	0800b34b 	.word	0x0800b34b
 800b298:	0800b44f 	.word	0x0800b44f
 800b29c:	0800b44f 	.word	0x0800b44f
 800b2a0:	0800b44f 	.word	0x0800b44f
 800b2a4:	0800b38b 	.word	0x0800b38b
 800b2a8:	0800b44f 	.word	0x0800b44f
 800b2ac:	0800b44f 	.word	0x0800b44f
 800b2b0:	0800b44f 	.word	0x0800b44f
 800b2b4:	0800b3cd 	.word	0x0800b3cd
 800b2b8:	0800b44f 	.word	0x0800b44f
 800b2bc:	0800b44f 	.word	0x0800b44f
 800b2c0:	0800b44f 	.word	0x0800b44f
 800b2c4:	0800b40d 	.word	0x0800b40d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	68b9      	ldr	r1, [r7, #8]
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	f000 fa7c 	bl	800b7cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	699a      	ldr	r2, [r3, #24]
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	f042 0208 	orr.w	r2, r2, #8
 800b2e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	699a      	ldr	r2, [r3, #24]
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f022 0204 	bic.w	r2, r2, #4
 800b2f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	6999      	ldr	r1, [r3, #24]
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	691a      	ldr	r2, [r3, #16]
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	430a      	orrs	r2, r1
 800b304:	619a      	str	r2, [r3, #24]
      break;
 800b306:	e0a5      	b.n	800b454 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	68b9      	ldr	r1, [r7, #8]
 800b30e:	4618      	mov	r0, r3
 800b310:	f000 faec 	bl	800b8ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	699a      	ldr	r2, [r3, #24]
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b322:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	699a      	ldr	r2, [r3, #24]
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b332:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	6999      	ldr	r1, [r3, #24]
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	691b      	ldr	r3, [r3, #16]
 800b33e:	021a      	lsls	r2, r3, #8
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	430a      	orrs	r2, r1
 800b346:	619a      	str	r2, [r3, #24]
      break;
 800b348:	e084      	b.n	800b454 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	68b9      	ldr	r1, [r7, #8]
 800b350:	4618      	mov	r0, r3
 800b352:	f000 fb55 	bl	800ba00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	69da      	ldr	r2, [r3, #28]
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	f042 0208 	orr.w	r2, r2, #8
 800b364:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	69da      	ldr	r2, [r3, #28]
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f022 0204 	bic.w	r2, r2, #4
 800b374:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	69d9      	ldr	r1, [r3, #28]
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	691a      	ldr	r2, [r3, #16]
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	430a      	orrs	r2, r1
 800b386:	61da      	str	r2, [r3, #28]
      break;
 800b388:	e064      	b.n	800b454 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	68b9      	ldr	r1, [r7, #8]
 800b390:	4618      	mov	r0, r3
 800b392:	f000 fbbd 	bl	800bb10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	69da      	ldr	r2, [r3, #28]
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b3a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	69da      	ldr	r2, [r3, #28]
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b3b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	69d9      	ldr	r1, [r3, #28]
 800b3bc:	68bb      	ldr	r3, [r7, #8]
 800b3be:	691b      	ldr	r3, [r3, #16]
 800b3c0:	021a      	lsls	r2, r3, #8
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	430a      	orrs	r2, r1
 800b3c8:	61da      	str	r2, [r3, #28]
      break;
 800b3ca:	e043      	b.n	800b454 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	68b9      	ldr	r1, [r7, #8]
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	f000 fc26 	bl	800bc24 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f042 0208 	orr.w	r2, r2, #8
 800b3e6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f022 0204 	bic.w	r2, r2, #4
 800b3f6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800b3fe:	68bb      	ldr	r3, [r7, #8]
 800b400:	691a      	ldr	r2, [r3, #16]
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	430a      	orrs	r2, r1
 800b408:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800b40a:	e023      	b.n	800b454 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	68b9      	ldr	r1, [r7, #8]
 800b412:	4618      	mov	r0, r3
 800b414:	f000 fc6a 	bl	800bcec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b426:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b436:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	691b      	ldr	r3, [r3, #16]
 800b442:	021a      	lsls	r2, r3, #8
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	430a      	orrs	r2, r1
 800b44a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800b44c:	e002      	b.n	800b454 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b44e:	2301      	movs	r3, #1
 800b450:	75fb      	strb	r3, [r7, #23]
      break;
 800b452:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	2200      	movs	r2, #0
 800b458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b45c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b45e:	4618      	mov	r0, r3
 800b460:	3718      	adds	r7, #24
 800b462:	46bd      	mov	sp, r7
 800b464:	bd80      	pop	{r7, pc}
 800b466:	bf00      	nop

0800b468 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b084      	sub	sp, #16
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
 800b470:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b472:	2300      	movs	r3, #0
 800b474:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	d101      	bne.n	800b484 <HAL_TIM_ConfigClockSource+0x1c>
 800b480:	2302      	movs	r3, #2
 800b482:	e0de      	b.n	800b642 <HAL_TIM_ConfigClockSource+0x1da>
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2201      	movs	r2, #1
 800b488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2202      	movs	r2, #2
 800b490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	689b      	ldr	r3, [r3, #8]
 800b49a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800b4a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b4a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b4ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	68ba      	ldr	r2, [r7, #8]
 800b4b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	4a63      	ldr	r2, [pc, #396]	; (800b64c <HAL_TIM_ConfigClockSource+0x1e4>)
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	f000 80a9 	beq.w	800b616 <HAL_TIM_ConfigClockSource+0x1ae>
 800b4c4:	4a61      	ldr	r2, [pc, #388]	; (800b64c <HAL_TIM_ConfigClockSource+0x1e4>)
 800b4c6:	4293      	cmp	r3, r2
 800b4c8:	f200 80ae 	bhi.w	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b4cc:	4a60      	ldr	r2, [pc, #384]	; (800b650 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	f000 80a1 	beq.w	800b616 <HAL_TIM_ConfigClockSource+0x1ae>
 800b4d4:	4a5e      	ldr	r2, [pc, #376]	; (800b650 <HAL_TIM_ConfigClockSource+0x1e8>)
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	f200 80a6 	bhi.w	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b4dc:	4a5d      	ldr	r2, [pc, #372]	; (800b654 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b4de:	4293      	cmp	r3, r2
 800b4e0:	f000 8099 	beq.w	800b616 <HAL_TIM_ConfigClockSource+0x1ae>
 800b4e4:	4a5b      	ldr	r2, [pc, #364]	; (800b654 <HAL_TIM_ConfigClockSource+0x1ec>)
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	f200 809e 	bhi.w	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b4ec:	4a5a      	ldr	r2, [pc, #360]	; (800b658 <HAL_TIM_ConfigClockSource+0x1f0>)
 800b4ee:	4293      	cmp	r3, r2
 800b4f0:	f000 8091 	beq.w	800b616 <HAL_TIM_ConfigClockSource+0x1ae>
 800b4f4:	4a58      	ldr	r2, [pc, #352]	; (800b658 <HAL_TIM_ConfigClockSource+0x1f0>)
 800b4f6:	4293      	cmp	r3, r2
 800b4f8:	f200 8096 	bhi.w	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b4fc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b500:	f000 8089 	beq.w	800b616 <HAL_TIM_ConfigClockSource+0x1ae>
 800b504:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b508:	f200 808e 	bhi.w	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b50c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b510:	d03e      	beq.n	800b590 <HAL_TIM_ConfigClockSource+0x128>
 800b512:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b516:	f200 8087 	bhi.w	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b51a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b51e:	f000 8086 	beq.w	800b62e <HAL_TIM_ConfigClockSource+0x1c6>
 800b522:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b526:	d87f      	bhi.n	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b528:	2b70      	cmp	r3, #112	; 0x70
 800b52a:	d01a      	beq.n	800b562 <HAL_TIM_ConfigClockSource+0xfa>
 800b52c:	2b70      	cmp	r3, #112	; 0x70
 800b52e:	d87b      	bhi.n	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b530:	2b60      	cmp	r3, #96	; 0x60
 800b532:	d050      	beq.n	800b5d6 <HAL_TIM_ConfigClockSource+0x16e>
 800b534:	2b60      	cmp	r3, #96	; 0x60
 800b536:	d877      	bhi.n	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b538:	2b50      	cmp	r3, #80	; 0x50
 800b53a:	d03c      	beq.n	800b5b6 <HAL_TIM_ConfigClockSource+0x14e>
 800b53c:	2b50      	cmp	r3, #80	; 0x50
 800b53e:	d873      	bhi.n	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b540:	2b40      	cmp	r3, #64	; 0x40
 800b542:	d058      	beq.n	800b5f6 <HAL_TIM_ConfigClockSource+0x18e>
 800b544:	2b40      	cmp	r3, #64	; 0x40
 800b546:	d86f      	bhi.n	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b548:	2b30      	cmp	r3, #48	; 0x30
 800b54a:	d064      	beq.n	800b616 <HAL_TIM_ConfigClockSource+0x1ae>
 800b54c:	2b30      	cmp	r3, #48	; 0x30
 800b54e:	d86b      	bhi.n	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b550:	2b20      	cmp	r3, #32
 800b552:	d060      	beq.n	800b616 <HAL_TIM_ConfigClockSource+0x1ae>
 800b554:	2b20      	cmp	r3, #32
 800b556:	d867      	bhi.n	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d05c      	beq.n	800b616 <HAL_TIM_ConfigClockSource+0x1ae>
 800b55c:	2b10      	cmp	r3, #16
 800b55e:	d05a      	beq.n	800b616 <HAL_TIM_ConfigClockSource+0x1ae>
 800b560:	e062      	b.n	800b628 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6818      	ldr	r0, [r3, #0]
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	6899      	ldr	r1, [r3, #8]
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	685a      	ldr	r2, [r3, #4]
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	68db      	ldr	r3, [r3, #12]
 800b572:	f000 fc9d 	bl	800beb0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	689b      	ldr	r3, [r3, #8]
 800b57c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b584:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	68ba      	ldr	r2, [r7, #8]
 800b58c:	609a      	str	r2, [r3, #8]
      break;
 800b58e:	e04f      	b.n	800b630 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	6818      	ldr	r0, [r3, #0]
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	6899      	ldr	r1, [r3, #8]
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	685a      	ldr	r2, [r3, #4]
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	68db      	ldr	r3, [r3, #12]
 800b5a0:	f000 fc86 	bl	800beb0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	689a      	ldr	r2, [r3, #8]
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b5b2:	609a      	str	r2, [r3, #8]
      break;
 800b5b4:	e03c      	b.n	800b630 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6818      	ldr	r0, [r3, #0]
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	6859      	ldr	r1, [r3, #4]
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	68db      	ldr	r3, [r3, #12]
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	f000 fbf8 	bl	800bdb8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	2150      	movs	r1, #80	; 0x50
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	f000 fc51 	bl	800be76 <TIM_ITRx_SetConfig>
      break;
 800b5d4:	e02c      	b.n	800b630 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6818      	ldr	r0, [r3, #0]
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	6859      	ldr	r1, [r3, #4]
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	68db      	ldr	r3, [r3, #12]
 800b5e2:	461a      	mov	r2, r3
 800b5e4:	f000 fc17 	bl	800be16 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2160      	movs	r1, #96	; 0x60
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f000 fc41 	bl	800be76 <TIM_ITRx_SetConfig>
      break;
 800b5f4:	e01c      	b.n	800b630 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	6818      	ldr	r0, [r3, #0]
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	6859      	ldr	r1, [r3, #4]
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	68db      	ldr	r3, [r3, #12]
 800b602:	461a      	mov	r2, r3
 800b604:	f000 fbd8 	bl	800bdb8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	2140      	movs	r1, #64	; 0x40
 800b60e:	4618      	mov	r0, r3
 800b610:	f000 fc31 	bl	800be76 <TIM_ITRx_SetConfig>
      break;
 800b614:	e00c      	b.n	800b630 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681a      	ldr	r2, [r3, #0]
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	4619      	mov	r1, r3
 800b620:	4610      	mov	r0, r2
 800b622:	f000 fc28 	bl	800be76 <TIM_ITRx_SetConfig>
      break;
 800b626:	e003      	b.n	800b630 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800b628:	2301      	movs	r3, #1
 800b62a:	73fb      	strb	r3, [r7, #15]
      break;
 800b62c:	e000      	b.n	800b630 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800b62e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2201      	movs	r2, #1
 800b634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2200      	movs	r2, #0
 800b63c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b640:	7bfb      	ldrb	r3, [r7, #15]
}
 800b642:	4618      	mov	r0, r3
 800b644:	3710      	adds	r7, #16
 800b646:	46bd      	mov	sp, r7
 800b648:	bd80      	pop	{r7, pc}
 800b64a:	bf00      	nop
 800b64c:	00100070 	.word	0x00100070
 800b650:	00100040 	.word	0x00100040
 800b654:	00100030 	.word	0x00100030
 800b658:	00100020 	.word	0x00100020

0800b65c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b65c:	b480      	push	{r7}
 800b65e:	b083      	sub	sp, #12
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b664:	bf00      	nop
 800b666:	370c      	adds	r7, #12
 800b668:	46bd      	mov	sp, r7
 800b66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66e:	4770      	bx	lr

0800b670 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b670:	b480      	push	{r7}
 800b672:	b083      	sub	sp, #12
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b678:	bf00      	nop
 800b67a:	370c      	adds	r7, #12
 800b67c:	46bd      	mov	sp, r7
 800b67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b682:	4770      	bx	lr

0800b684 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b684:	b480      	push	{r7}
 800b686:	b083      	sub	sp, #12
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b68c:	bf00      	nop
 800b68e:	370c      	adds	r7, #12
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr

0800b698 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b698:	b480      	push	{r7}
 800b69a:	b083      	sub	sp, #12
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b6a0:	bf00      	nop
 800b6a2:	370c      	adds	r7, #12
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6aa:	4770      	bx	lr

0800b6ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b6ac:	b480      	push	{r7}
 800b6ae:	b085      	sub	sp, #20
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
 800b6b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	4a3c      	ldr	r2, [pc, #240]	; (800b7b0 <TIM_Base_SetConfig+0x104>)
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d00f      	beq.n	800b6e4 <TIM_Base_SetConfig+0x38>
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b6ca:	d00b      	beq.n	800b6e4 <TIM_Base_SetConfig+0x38>
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	4a39      	ldr	r2, [pc, #228]	; (800b7b4 <TIM_Base_SetConfig+0x108>)
 800b6d0:	4293      	cmp	r3, r2
 800b6d2:	d007      	beq.n	800b6e4 <TIM_Base_SetConfig+0x38>
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	4a38      	ldr	r2, [pc, #224]	; (800b7b8 <TIM_Base_SetConfig+0x10c>)
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d003      	beq.n	800b6e4 <TIM_Base_SetConfig+0x38>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	4a37      	ldr	r2, [pc, #220]	; (800b7bc <TIM_Base_SetConfig+0x110>)
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d108      	bne.n	800b6f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b6ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	68fa      	ldr	r2, [r7, #12]
 800b6f2:	4313      	orrs	r3, r2
 800b6f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	4a2d      	ldr	r2, [pc, #180]	; (800b7b0 <TIM_Base_SetConfig+0x104>)
 800b6fa:	4293      	cmp	r3, r2
 800b6fc:	d01b      	beq.n	800b736 <TIM_Base_SetConfig+0x8a>
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b704:	d017      	beq.n	800b736 <TIM_Base_SetConfig+0x8a>
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	4a2a      	ldr	r2, [pc, #168]	; (800b7b4 <TIM_Base_SetConfig+0x108>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d013      	beq.n	800b736 <TIM_Base_SetConfig+0x8a>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	4a29      	ldr	r2, [pc, #164]	; (800b7b8 <TIM_Base_SetConfig+0x10c>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d00f      	beq.n	800b736 <TIM_Base_SetConfig+0x8a>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	4a28      	ldr	r2, [pc, #160]	; (800b7bc <TIM_Base_SetConfig+0x110>)
 800b71a:	4293      	cmp	r3, r2
 800b71c:	d00b      	beq.n	800b736 <TIM_Base_SetConfig+0x8a>
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	4a27      	ldr	r2, [pc, #156]	; (800b7c0 <TIM_Base_SetConfig+0x114>)
 800b722:	4293      	cmp	r3, r2
 800b724:	d007      	beq.n	800b736 <TIM_Base_SetConfig+0x8a>
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	4a26      	ldr	r2, [pc, #152]	; (800b7c4 <TIM_Base_SetConfig+0x118>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d003      	beq.n	800b736 <TIM_Base_SetConfig+0x8a>
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	4a25      	ldr	r2, [pc, #148]	; (800b7c8 <TIM_Base_SetConfig+0x11c>)
 800b732:	4293      	cmp	r3, r2
 800b734:	d108      	bne.n	800b748 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b73c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	68db      	ldr	r3, [r3, #12]
 800b742:	68fa      	ldr	r2, [r7, #12]
 800b744:	4313      	orrs	r3, r2
 800b746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	695b      	ldr	r3, [r3, #20]
 800b752:	4313      	orrs	r3, r2
 800b754:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	68fa      	ldr	r2, [r7, #12]
 800b75a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	689a      	ldr	r2, [r3, #8]
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	681a      	ldr	r2, [r3, #0]
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	4a10      	ldr	r2, [pc, #64]	; (800b7b0 <TIM_Base_SetConfig+0x104>)
 800b770:	4293      	cmp	r3, r2
 800b772:	d00f      	beq.n	800b794 <TIM_Base_SetConfig+0xe8>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	4a11      	ldr	r2, [pc, #68]	; (800b7bc <TIM_Base_SetConfig+0x110>)
 800b778:	4293      	cmp	r3, r2
 800b77a:	d00b      	beq.n	800b794 <TIM_Base_SetConfig+0xe8>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	4a10      	ldr	r2, [pc, #64]	; (800b7c0 <TIM_Base_SetConfig+0x114>)
 800b780:	4293      	cmp	r3, r2
 800b782:	d007      	beq.n	800b794 <TIM_Base_SetConfig+0xe8>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	4a0f      	ldr	r2, [pc, #60]	; (800b7c4 <TIM_Base_SetConfig+0x118>)
 800b788:	4293      	cmp	r3, r2
 800b78a:	d003      	beq.n	800b794 <TIM_Base_SetConfig+0xe8>
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	4a0e      	ldr	r2, [pc, #56]	; (800b7c8 <TIM_Base_SetConfig+0x11c>)
 800b790:	4293      	cmp	r3, r2
 800b792:	d103      	bne.n	800b79c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	691a      	ldr	r2, [r3, #16]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2201      	movs	r2, #1
 800b7a0:	615a      	str	r2, [r3, #20]
}
 800b7a2:	bf00      	nop
 800b7a4:	3714      	adds	r7, #20
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ac:	4770      	bx	lr
 800b7ae:	bf00      	nop
 800b7b0:	40012c00 	.word	0x40012c00
 800b7b4:	40000400 	.word	0x40000400
 800b7b8:	40000800 	.word	0x40000800
 800b7bc:	40013400 	.word	0x40013400
 800b7c0:	40014000 	.word	0x40014000
 800b7c4:	40014400 	.word	0x40014400
 800b7c8:	40014800 	.word	0x40014800

0800b7cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b087      	sub	sp, #28
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
 800b7d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	6a1b      	ldr	r3, [r3, #32]
 800b7da:	f023 0201 	bic.w	r2, r3, #1
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6a1b      	ldr	r3, [r3, #32]
 800b7e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	685b      	ldr	r3, [r3, #4]
 800b7ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	699b      	ldr	r3, [r3, #24]
 800b7f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b7fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b7fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	f023 0303 	bic.w	r3, r3, #3
 800b806:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	68fa      	ldr	r2, [r7, #12]
 800b80e:	4313      	orrs	r3, r2
 800b810:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b812:	697b      	ldr	r3, [r7, #20]
 800b814:	f023 0302 	bic.w	r3, r3, #2
 800b818:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	689b      	ldr	r3, [r3, #8]
 800b81e:	697a      	ldr	r2, [r7, #20]
 800b820:	4313      	orrs	r3, r2
 800b822:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	4a2c      	ldr	r2, [pc, #176]	; (800b8d8 <TIM_OC1_SetConfig+0x10c>)
 800b828:	4293      	cmp	r3, r2
 800b82a:	d00f      	beq.n	800b84c <TIM_OC1_SetConfig+0x80>
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	4a2b      	ldr	r2, [pc, #172]	; (800b8dc <TIM_OC1_SetConfig+0x110>)
 800b830:	4293      	cmp	r3, r2
 800b832:	d00b      	beq.n	800b84c <TIM_OC1_SetConfig+0x80>
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	4a2a      	ldr	r2, [pc, #168]	; (800b8e0 <TIM_OC1_SetConfig+0x114>)
 800b838:	4293      	cmp	r3, r2
 800b83a:	d007      	beq.n	800b84c <TIM_OC1_SetConfig+0x80>
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	4a29      	ldr	r2, [pc, #164]	; (800b8e4 <TIM_OC1_SetConfig+0x118>)
 800b840:	4293      	cmp	r3, r2
 800b842:	d003      	beq.n	800b84c <TIM_OC1_SetConfig+0x80>
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	4a28      	ldr	r2, [pc, #160]	; (800b8e8 <TIM_OC1_SetConfig+0x11c>)
 800b848:	4293      	cmp	r3, r2
 800b84a:	d10c      	bne.n	800b866 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b84c:	697b      	ldr	r3, [r7, #20]
 800b84e:	f023 0308 	bic.w	r3, r3, #8
 800b852:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	68db      	ldr	r3, [r3, #12]
 800b858:	697a      	ldr	r2, [r7, #20]
 800b85a:	4313      	orrs	r3, r2
 800b85c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b85e:	697b      	ldr	r3, [r7, #20]
 800b860:	f023 0304 	bic.w	r3, r3, #4
 800b864:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	4a1b      	ldr	r2, [pc, #108]	; (800b8d8 <TIM_OC1_SetConfig+0x10c>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d00f      	beq.n	800b88e <TIM_OC1_SetConfig+0xc2>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	4a1a      	ldr	r2, [pc, #104]	; (800b8dc <TIM_OC1_SetConfig+0x110>)
 800b872:	4293      	cmp	r3, r2
 800b874:	d00b      	beq.n	800b88e <TIM_OC1_SetConfig+0xc2>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	4a19      	ldr	r2, [pc, #100]	; (800b8e0 <TIM_OC1_SetConfig+0x114>)
 800b87a:	4293      	cmp	r3, r2
 800b87c:	d007      	beq.n	800b88e <TIM_OC1_SetConfig+0xc2>
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	4a18      	ldr	r2, [pc, #96]	; (800b8e4 <TIM_OC1_SetConfig+0x118>)
 800b882:	4293      	cmp	r3, r2
 800b884:	d003      	beq.n	800b88e <TIM_OC1_SetConfig+0xc2>
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	4a17      	ldr	r2, [pc, #92]	; (800b8e8 <TIM_OC1_SetConfig+0x11c>)
 800b88a:	4293      	cmp	r3, r2
 800b88c:	d111      	bne.n	800b8b2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b88e:	693b      	ldr	r3, [r7, #16]
 800b890:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b894:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b896:	693b      	ldr	r3, [r7, #16]
 800b898:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b89c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b89e:	683b      	ldr	r3, [r7, #0]
 800b8a0:	695b      	ldr	r3, [r3, #20]
 800b8a2:	693a      	ldr	r2, [r7, #16]
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	699b      	ldr	r3, [r3, #24]
 800b8ac:	693a      	ldr	r2, [r7, #16]
 800b8ae:	4313      	orrs	r3, r2
 800b8b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	693a      	ldr	r2, [r7, #16]
 800b8b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	68fa      	ldr	r2, [r7, #12]
 800b8bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	685a      	ldr	r2, [r3, #4]
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	697a      	ldr	r2, [r7, #20]
 800b8ca:	621a      	str	r2, [r3, #32]
}
 800b8cc:	bf00      	nop
 800b8ce:	371c      	adds	r7, #28
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d6:	4770      	bx	lr
 800b8d8:	40012c00 	.word	0x40012c00
 800b8dc:	40013400 	.word	0x40013400
 800b8e0:	40014000 	.word	0x40014000
 800b8e4:	40014400 	.word	0x40014400
 800b8e8:	40014800 	.word	0x40014800

0800b8ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b087      	sub	sp, #28
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
 800b8f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6a1b      	ldr	r3, [r3, #32]
 800b8fa:	f023 0210 	bic.w	r2, r3, #16
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6a1b      	ldr	r3, [r3, #32]
 800b906:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	685b      	ldr	r3, [r3, #4]
 800b90c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	699b      	ldr	r3, [r3, #24]
 800b912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b91a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b91e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b926:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	021b      	lsls	r3, r3, #8
 800b92e:	68fa      	ldr	r2, [r7, #12]
 800b930:	4313      	orrs	r3, r2
 800b932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b934:	697b      	ldr	r3, [r7, #20]
 800b936:	f023 0320 	bic.w	r3, r3, #32
 800b93a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	689b      	ldr	r3, [r3, #8]
 800b940:	011b      	lsls	r3, r3, #4
 800b942:	697a      	ldr	r2, [r7, #20]
 800b944:	4313      	orrs	r3, r2
 800b946:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	4a28      	ldr	r2, [pc, #160]	; (800b9ec <TIM_OC2_SetConfig+0x100>)
 800b94c:	4293      	cmp	r3, r2
 800b94e:	d003      	beq.n	800b958 <TIM_OC2_SetConfig+0x6c>
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	4a27      	ldr	r2, [pc, #156]	; (800b9f0 <TIM_OC2_SetConfig+0x104>)
 800b954:	4293      	cmp	r3, r2
 800b956:	d10d      	bne.n	800b974 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b95e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	68db      	ldr	r3, [r3, #12]
 800b964:	011b      	lsls	r3, r3, #4
 800b966:	697a      	ldr	r2, [r7, #20]
 800b968:	4313      	orrs	r3, r2
 800b96a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b96c:	697b      	ldr	r3, [r7, #20]
 800b96e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b972:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	4a1d      	ldr	r2, [pc, #116]	; (800b9ec <TIM_OC2_SetConfig+0x100>)
 800b978:	4293      	cmp	r3, r2
 800b97a:	d00f      	beq.n	800b99c <TIM_OC2_SetConfig+0xb0>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	4a1c      	ldr	r2, [pc, #112]	; (800b9f0 <TIM_OC2_SetConfig+0x104>)
 800b980:	4293      	cmp	r3, r2
 800b982:	d00b      	beq.n	800b99c <TIM_OC2_SetConfig+0xb0>
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	4a1b      	ldr	r2, [pc, #108]	; (800b9f4 <TIM_OC2_SetConfig+0x108>)
 800b988:	4293      	cmp	r3, r2
 800b98a:	d007      	beq.n	800b99c <TIM_OC2_SetConfig+0xb0>
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	4a1a      	ldr	r2, [pc, #104]	; (800b9f8 <TIM_OC2_SetConfig+0x10c>)
 800b990:	4293      	cmp	r3, r2
 800b992:	d003      	beq.n	800b99c <TIM_OC2_SetConfig+0xb0>
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	4a19      	ldr	r2, [pc, #100]	; (800b9fc <TIM_OC2_SetConfig+0x110>)
 800b998:	4293      	cmp	r3, r2
 800b99a:	d113      	bne.n	800b9c4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b99c:	693b      	ldr	r3, [r7, #16]
 800b99e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b9a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b9a4:	693b      	ldr	r3, [r7, #16]
 800b9a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b9aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	695b      	ldr	r3, [r3, #20]
 800b9b0:	009b      	lsls	r3, r3, #2
 800b9b2:	693a      	ldr	r2, [r7, #16]
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b9b8:	683b      	ldr	r3, [r7, #0]
 800b9ba:	699b      	ldr	r3, [r3, #24]
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	693a      	ldr	r2, [r7, #16]
 800b9c0:	4313      	orrs	r3, r2
 800b9c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	693a      	ldr	r2, [r7, #16]
 800b9c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	68fa      	ldr	r2, [r7, #12]
 800b9ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	685a      	ldr	r2, [r3, #4]
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	697a      	ldr	r2, [r7, #20]
 800b9dc:	621a      	str	r2, [r3, #32]
}
 800b9de:	bf00      	nop
 800b9e0:	371c      	adds	r7, #28
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e8:	4770      	bx	lr
 800b9ea:	bf00      	nop
 800b9ec:	40012c00 	.word	0x40012c00
 800b9f0:	40013400 	.word	0x40013400
 800b9f4:	40014000 	.word	0x40014000
 800b9f8:	40014400 	.word	0x40014400
 800b9fc:	40014800 	.word	0x40014800

0800ba00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ba00:	b480      	push	{r7}
 800ba02:	b087      	sub	sp, #28
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
 800ba08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6a1b      	ldr	r3, [r3, #32]
 800ba0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6a1b      	ldr	r3, [r3, #32]
 800ba1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	685b      	ldr	r3, [r3, #4]
 800ba20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	69db      	ldr	r3, [r3, #28]
 800ba26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ba2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	f023 0303 	bic.w	r3, r3, #3
 800ba3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ba3c:	683b      	ldr	r3, [r7, #0]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	68fa      	ldr	r2, [r7, #12]
 800ba42:	4313      	orrs	r3, r2
 800ba44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ba46:	697b      	ldr	r3, [r7, #20]
 800ba48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ba4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	689b      	ldr	r3, [r3, #8]
 800ba52:	021b      	lsls	r3, r3, #8
 800ba54:	697a      	ldr	r2, [r7, #20]
 800ba56:	4313      	orrs	r3, r2
 800ba58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	4a27      	ldr	r2, [pc, #156]	; (800bafc <TIM_OC3_SetConfig+0xfc>)
 800ba5e:	4293      	cmp	r3, r2
 800ba60:	d003      	beq.n	800ba6a <TIM_OC3_SetConfig+0x6a>
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	4a26      	ldr	r2, [pc, #152]	; (800bb00 <TIM_OC3_SetConfig+0x100>)
 800ba66:	4293      	cmp	r3, r2
 800ba68:	d10d      	bne.n	800ba86 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ba6a:	697b      	ldr	r3, [r7, #20]
 800ba6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ba70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	68db      	ldr	r3, [r3, #12]
 800ba76:	021b      	lsls	r3, r3, #8
 800ba78:	697a      	ldr	r2, [r7, #20]
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ba7e:	697b      	ldr	r3, [r7, #20]
 800ba80:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ba84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	4a1c      	ldr	r2, [pc, #112]	; (800bafc <TIM_OC3_SetConfig+0xfc>)
 800ba8a:	4293      	cmp	r3, r2
 800ba8c:	d00f      	beq.n	800baae <TIM_OC3_SetConfig+0xae>
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	4a1b      	ldr	r2, [pc, #108]	; (800bb00 <TIM_OC3_SetConfig+0x100>)
 800ba92:	4293      	cmp	r3, r2
 800ba94:	d00b      	beq.n	800baae <TIM_OC3_SetConfig+0xae>
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	4a1a      	ldr	r2, [pc, #104]	; (800bb04 <TIM_OC3_SetConfig+0x104>)
 800ba9a:	4293      	cmp	r3, r2
 800ba9c:	d007      	beq.n	800baae <TIM_OC3_SetConfig+0xae>
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	4a19      	ldr	r2, [pc, #100]	; (800bb08 <TIM_OC3_SetConfig+0x108>)
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d003      	beq.n	800baae <TIM_OC3_SetConfig+0xae>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	4a18      	ldr	r2, [pc, #96]	; (800bb0c <TIM_OC3_SetConfig+0x10c>)
 800baaa:	4293      	cmp	r3, r2
 800baac:	d113      	bne.n	800bad6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800baae:	693b      	ldr	r3, [r7, #16]
 800bab0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bab4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bab6:	693b      	ldr	r3, [r7, #16]
 800bab8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800babc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	695b      	ldr	r3, [r3, #20]
 800bac2:	011b      	lsls	r3, r3, #4
 800bac4:	693a      	ldr	r2, [r7, #16]
 800bac6:	4313      	orrs	r3, r2
 800bac8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	699b      	ldr	r3, [r3, #24]
 800bace:	011b      	lsls	r3, r3, #4
 800bad0:	693a      	ldr	r2, [r7, #16]
 800bad2:	4313      	orrs	r3, r2
 800bad4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	693a      	ldr	r2, [r7, #16]
 800bada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	68fa      	ldr	r2, [r7, #12]
 800bae0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	685a      	ldr	r2, [r3, #4]
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	697a      	ldr	r2, [r7, #20]
 800baee:	621a      	str	r2, [r3, #32]
}
 800baf0:	bf00      	nop
 800baf2:	371c      	adds	r7, #28
 800baf4:	46bd      	mov	sp, r7
 800baf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafa:	4770      	bx	lr
 800bafc:	40012c00 	.word	0x40012c00
 800bb00:	40013400 	.word	0x40013400
 800bb04:	40014000 	.word	0x40014000
 800bb08:	40014400 	.word	0x40014400
 800bb0c:	40014800 	.word	0x40014800

0800bb10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bb10:	b480      	push	{r7}
 800bb12:	b087      	sub	sp, #28
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	6078      	str	r0, [r7, #4]
 800bb18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	6a1b      	ldr	r3, [r3, #32]
 800bb1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6a1b      	ldr	r3, [r3, #32]
 800bb2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	685b      	ldr	r3, [r3, #4]
 800bb30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	69db      	ldr	r3, [r3, #28]
 800bb36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bb3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bb42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bb4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	021b      	lsls	r3, r3, #8
 800bb52:	68fa      	ldr	r2, [r7, #12]
 800bb54:	4313      	orrs	r3, r2
 800bb56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bb58:	697b      	ldr	r3, [r7, #20]
 800bb5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bb5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	689b      	ldr	r3, [r3, #8]
 800bb64:	031b      	lsls	r3, r3, #12
 800bb66:	697a      	ldr	r2, [r7, #20]
 800bb68:	4313      	orrs	r3, r2
 800bb6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	4a28      	ldr	r2, [pc, #160]	; (800bc10 <TIM_OC4_SetConfig+0x100>)
 800bb70:	4293      	cmp	r3, r2
 800bb72:	d003      	beq.n	800bb7c <TIM_OC4_SetConfig+0x6c>
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	4a27      	ldr	r2, [pc, #156]	; (800bc14 <TIM_OC4_SetConfig+0x104>)
 800bb78:	4293      	cmp	r3, r2
 800bb7a:	d10d      	bne.n	800bb98 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800bb7c:	697b      	ldr	r3, [r7, #20]
 800bb7e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bb82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800bb84:	683b      	ldr	r3, [r7, #0]
 800bb86:	68db      	ldr	r3, [r3, #12]
 800bb88:	031b      	lsls	r3, r3, #12
 800bb8a:	697a      	ldr	r2, [r7, #20]
 800bb8c:	4313      	orrs	r3, r2
 800bb8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800bb90:	697b      	ldr	r3, [r7, #20]
 800bb92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bb96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	4a1d      	ldr	r2, [pc, #116]	; (800bc10 <TIM_OC4_SetConfig+0x100>)
 800bb9c:	4293      	cmp	r3, r2
 800bb9e:	d00f      	beq.n	800bbc0 <TIM_OC4_SetConfig+0xb0>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	4a1c      	ldr	r2, [pc, #112]	; (800bc14 <TIM_OC4_SetConfig+0x104>)
 800bba4:	4293      	cmp	r3, r2
 800bba6:	d00b      	beq.n	800bbc0 <TIM_OC4_SetConfig+0xb0>
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	4a1b      	ldr	r2, [pc, #108]	; (800bc18 <TIM_OC4_SetConfig+0x108>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d007      	beq.n	800bbc0 <TIM_OC4_SetConfig+0xb0>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	4a1a      	ldr	r2, [pc, #104]	; (800bc1c <TIM_OC4_SetConfig+0x10c>)
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	d003      	beq.n	800bbc0 <TIM_OC4_SetConfig+0xb0>
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	4a19      	ldr	r2, [pc, #100]	; (800bc20 <TIM_OC4_SetConfig+0x110>)
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	d113      	bne.n	800bbe8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bbc6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800bbc8:	693b      	ldr	r3, [r7, #16]
 800bbca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bbce:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	695b      	ldr	r3, [r3, #20]
 800bbd4:	019b      	lsls	r3, r3, #6
 800bbd6:	693a      	ldr	r2, [r7, #16]
 800bbd8:	4313      	orrs	r3, r2
 800bbda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800bbdc:	683b      	ldr	r3, [r7, #0]
 800bbde:	699b      	ldr	r3, [r3, #24]
 800bbe0:	019b      	lsls	r3, r3, #6
 800bbe2:	693a      	ldr	r2, [r7, #16]
 800bbe4:	4313      	orrs	r3, r2
 800bbe6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	693a      	ldr	r2, [r7, #16]
 800bbec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	68fa      	ldr	r2, [r7, #12]
 800bbf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	685a      	ldr	r2, [r3, #4]
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	697a      	ldr	r2, [r7, #20]
 800bc00:	621a      	str	r2, [r3, #32]
}
 800bc02:	bf00      	nop
 800bc04:	371c      	adds	r7, #28
 800bc06:	46bd      	mov	sp, r7
 800bc08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0c:	4770      	bx	lr
 800bc0e:	bf00      	nop
 800bc10:	40012c00 	.word	0x40012c00
 800bc14:	40013400 	.word	0x40013400
 800bc18:	40014000 	.word	0x40014000
 800bc1c:	40014400 	.word	0x40014400
 800bc20:	40014800 	.word	0x40014800

0800bc24 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800bc24:	b480      	push	{r7}
 800bc26:	b087      	sub	sp, #28
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
 800bc2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6a1b      	ldr	r3, [r3, #32]
 800bc32:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	6a1b      	ldr	r3, [r3, #32]
 800bc3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	685b      	ldr	r3, [r3, #4]
 800bc44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bc52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	68fa      	ldr	r2, [r7, #12]
 800bc5e:	4313      	orrs	r3, r2
 800bc60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bc62:	693b      	ldr	r3, [r7, #16]
 800bc64:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800bc68:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	689b      	ldr	r3, [r3, #8]
 800bc6e:	041b      	lsls	r3, r3, #16
 800bc70:	693a      	ldr	r2, [r7, #16]
 800bc72:	4313      	orrs	r3, r2
 800bc74:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	4a17      	ldr	r2, [pc, #92]	; (800bcd8 <TIM_OC5_SetConfig+0xb4>)
 800bc7a:	4293      	cmp	r3, r2
 800bc7c:	d00f      	beq.n	800bc9e <TIM_OC5_SetConfig+0x7a>
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	4a16      	ldr	r2, [pc, #88]	; (800bcdc <TIM_OC5_SetConfig+0xb8>)
 800bc82:	4293      	cmp	r3, r2
 800bc84:	d00b      	beq.n	800bc9e <TIM_OC5_SetConfig+0x7a>
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	4a15      	ldr	r2, [pc, #84]	; (800bce0 <TIM_OC5_SetConfig+0xbc>)
 800bc8a:	4293      	cmp	r3, r2
 800bc8c:	d007      	beq.n	800bc9e <TIM_OC5_SetConfig+0x7a>
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	4a14      	ldr	r2, [pc, #80]	; (800bce4 <TIM_OC5_SetConfig+0xc0>)
 800bc92:	4293      	cmp	r3, r2
 800bc94:	d003      	beq.n	800bc9e <TIM_OC5_SetConfig+0x7a>
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	4a13      	ldr	r2, [pc, #76]	; (800bce8 <TIM_OC5_SetConfig+0xc4>)
 800bc9a:	4293      	cmp	r3, r2
 800bc9c:	d109      	bne.n	800bcb2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bca4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	695b      	ldr	r3, [r3, #20]
 800bcaa:	021b      	lsls	r3, r3, #8
 800bcac:	697a      	ldr	r2, [r7, #20]
 800bcae:	4313      	orrs	r3, r2
 800bcb0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	697a      	ldr	r2, [r7, #20]
 800bcb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	68fa      	ldr	r2, [r7, #12]
 800bcbc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	685a      	ldr	r2, [r3, #4]
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	693a      	ldr	r2, [r7, #16]
 800bcca:	621a      	str	r2, [r3, #32]
}
 800bccc:	bf00      	nop
 800bcce:	371c      	adds	r7, #28
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd6:	4770      	bx	lr
 800bcd8:	40012c00 	.word	0x40012c00
 800bcdc:	40013400 	.word	0x40013400
 800bce0:	40014000 	.word	0x40014000
 800bce4:	40014400 	.word	0x40014400
 800bce8:	40014800 	.word	0x40014800

0800bcec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800bcec:	b480      	push	{r7}
 800bcee:	b087      	sub	sp, #28
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
 800bcf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6a1b      	ldr	r3, [r3, #32]
 800bcfa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	6a1b      	ldr	r3, [r3, #32]
 800bd06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	685b      	ldr	r3, [r3, #4]
 800bd0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bd1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bd1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	021b      	lsls	r3, r3, #8
 800bd26:	68fa      	ldr	r2, [r7, #12]
 800bd28:	4313      	orrs	r3, r2
 800bd2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bd2c:	693b      	ldr	r3, [r7, #16]
 800bd2e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800bd32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	689b      	ldr	r3, [r3, #8]
 800bd38:	051b      	lsls	r3, r3, #20
 800bd3a:	693a      	ldr	r2, [r7, #16]
 800bd3c:	4313      	orrs	r3, r2
 800bd3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	4a18      	ldr	r2, [pc, #96]	; (800bda4 <TIM_OC6_SetConfig+0xb8>)
 800bd44:	4293      	cmp	r3, r2
 800bd46:	d00f      	beq.n	800bd68 <TIM_OC6_SetConfig+0x7c>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	4a17      	ldr	r2, [pc, #92]	; (800bda8 <TIM_OC6_SetConfig+0xbc>)
 800bd4c:	4293      	cmp	r3, r2
 800bd4e:	d00b      	beq.n	800bd68 <TIM_OC6_SetConfig+0x7c>
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	4a16      	ldr	r2, [pc, #88]	; (800bdac <TIM_OC6_SetConfig+0xc0>)
 800bd54:	4293      	cmp	r3, r2
 800bd56:	d007      	beq.n	800bd68 <TIM_OC6_SetConfig+0x7c>
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	4a15      	ldr	r2, [pc, #84]	; (800bdb0 <TIM_OC6_SetConfig+0xc4>)
 800bd5c:	4293      	cmp	r3, r2
 800bd5e:	d003      	beq.n	800bd68 <TIM_OC6_SetConfig+0x7c>
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	4a14      	ldr	r2, [pc, #80]	; (800bdb4 <TIM_OC6_SetConfig+0xc8>)
 800bd64:	4293      	cmp	r3, r2
 800bd66:	d109      	bne.n	800bd7c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bd68:	697b      	ldr	r3, [r7, #20]
 800bd6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bd6e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	695b      	ldr	r3, [r3, #20]
 800bd74:	029b      	lsls	r3, r3, #10
 800bd76:	697a      	ldr	r2, [r7, #20]
 800bd78:	4313      	orrs	r3, r2
 800bd7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	697a      	ldr	r2, [r7, #20]
 800bd80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	68fa      	ldr	r2, [r7, #12]
 800bd86:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	685a      	ldr	r2, [r3, #4]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	693a      	ldr	r2, [r7, #16]
 800bd94:	621a      	str	r2, [r3, #32]
}
 800bd96:	bf00      	nop
 800bd98:	371c      	adds	r7, #28
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda0:	4770      	bx	lr
 800bda2:	bf00      	nop
 800bda4:	40012c00 	.word	0x40012c00
 800bda8:	40013400 	.word	0x40013400
 800bdac:	40014000 	.word	0x40014000
 800bdb0:	40014400 	.word	0x40014400
 800bdb4:	40014800 	.word	0x40014800

0800bdb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bdb8:	b480      	push	{r7}
 800bdba:	b087      	sub	sp, #28
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	60f8      	str	r0, [r7, #12]
 800bdc0:	60b9      	str	r1, [r7, #8]
 800bdc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	6a1b      	ldr	r3, [r3, #32]
 800bdc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	6a1b      	ldr	r3, [r3, #32]
 800bdce:	f023 0201 	bic.w	r2, r3, #1
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	699b      	ldr	r3, [r3, #24]
 800bdda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bddc:	693b      	ldr	r3, [r7, #16]
 800bdde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bde2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	011b      	lsls	r3, r3, #4
 800bde8:	693a      	ldr	r2, [r7, #16]
 800bdea:	4313      	orrs	r3, r2
 800bdec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	f023 030a 	bic.w	r3, r3, #10
 800bdf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bdf6:	697a      	ldr	r2, [r7, #20]
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	4313      	orrs	r3, r2
 800bdfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	693a      	ldr	r2, [r7, #16]
 800be02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	697a      	ldr	r2, [r7, #20]
 800be08:	621a      	str	r2, [r3, #32]
}
 800be0a:	bf00      	nop
 800be0c:	371c      	adds	r7, #28
 800be0e:	46bd      	mov	sp, r7
 800be10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be14:	4770      	bx	lr

0800be16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800be16:	b480      	push	{r7}
 800be18:	b087      	sub	sp, #28
 800be1a:	af00      	add	r7, sp, #0
 800be1c:	60f8      	str	r0, [r7, #12]
 800be1e:	60b9      	str	r1, [r7, #8]
 800be20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	6a1b      	ldr	r3, [r3, #32]
 800be26:	f023 0210 	bic.w	r2, r3, #16
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	699b      	ldr	r3, [r3, #24]
 800be32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	6a1b      	ldr	r3, [r3, #32]
 800be38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800be3a:	697b      	ldr	r3, [r7, #20]
 800be3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800be40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	031b      	lsls	r3, r3, #12
 800be46:	697a      	ldr	r2, [r7, #20]
 800be48:	4313      	orrs	r3, r2
 800be4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800be4c:	693b      	ldr	r3, [r7, #16]
 800be4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800be52:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	011b      	lsls	r3, r3, #4
 800be58:	693a      	ldr	r2, [r7, #16]
 800be5a:	4313      	orrs	r3, r2
 800be5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	697a      	ldr	r2, [r7, #20]
 800be62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	693a      	ldr	r2, [r7, #16]
 800be68:	621a      	str	r2, [r3, #32]
}
 800be6a:	bf00      	nop
 800be6c:	371c      	adds	r7, #28
 800be6e:	46bd      	mov	sp, r7
 800be70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be74:	4770      	bx	lr

0800be76 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800be76:	b480      	push	{r7}
 800be78:	b085      	sub	sp, #20
 800be7a:	af00      	add	r7, sp, #0
 800be7c:	6078      	str	r0, [r7, #4]
 800be7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	689b      	ldr	r3, [r3, #8]
 800be84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800be8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800be90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800be92:	683a      	ldr	r2, [r7, #0]
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	4313      	orrs	r3, r2
 800be98:	f043 0307 	orr.w	r3, r3, #7
 800be9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	68fa      	ldr	r2, [r7, #12]
 800bea2:	609a      	str	r2, [r3, #8]
}
 800bea4:	bf00      	nop
 800bea6:	3714      	adds	r7, #20
 800bea8:	46bd      	mov	sp, r7
 800beaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beae:	4770      	bx	lr

0800beb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800beb0:	b480      	push	{r7}
 800beb2:	b087      	sub	sp, #28
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	60f8      	str	r0, [r7, #12]
 800beb8:	60b9      	str	r1, [r7, #8]
 800beba:	607a      	str	r2, [r7, #4]
 800bebc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	689b      	ldr	r3, [r3, #8]
 800bec2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bec4:	697b      	ldr	r3, [r7, #20]
 800bec6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800beca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	021a      	lsls	r2, r3, #8
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	431a      	orrs	r2, r3
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	4313      	orrs	r3, r2
 800bed8:	697a      	ldr	r2, [r7, #20]
 800beda:	4313      	orrs	r3, r2
 800bedc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	697a      	ldr	r2, [r7, #20]
 800bee2:	609a      	str	r2, [r3, #8]
}
 800bee4:	bf00      	nop
 800bee6:	371c      	adds	r7, #28
 800bee8:	46bd      	mov	sp, r7
 800beea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beee:	4770      	bx	lr

0800bef0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bef0:	b480      	push	{r7}
 800bef2:	b087      	sub	sp, #28
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	60f8      	str	r0, [r7, #12]
 800bef8:	60b9      	str	r1, [r7, #8]
 800befa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	f003 031f 	and.w	r3, r3, #31
 800bf02:	2201      	movs	r2, #1
 800bf04:	fa02 f303 	lsl.w	r3, r2, r3
 800bf08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	6a1a      	ldr	r2, [r3, #32]
 800bf0e:	697b      	ldr	r3, [r7, #20]
 800bf10:	43db      	mvns	r3, r3
 800bf12:	401a      	ands	r2, r3
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	6a1a      	ldr	r2, [r3, #32]
 800bf1c:	68bb      	ldr	r3, [r7, #8]
 800bf1e:	f003 031f 	and.w	r3, r3, #31
 800bf22:	6879      	ldr	r1, [r7, #4]
 800bf24:	fa01 f303 	lsl.w	r3, r1, r3
 800bf28:	431a      	orrs	r2, r3
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	621a      	str	r2, [r3, #32]
}
 800bf2e:	bf00      	nop
 800bf30:	371c      	adds	r7, #28
 800bf32:	46bd      	mov	sp, r7
 800bf34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf38:	4770      	bx	lr
	...

0800bf3c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b084      	sub	sp, #16
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
 800bf44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d109      	bne.n	800bf60 <HAL_TIMEx_PWMN_Start+0x24>
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf52:	b2db      	uxtb	r3, r3
 800bf54:	2b01      	cmp	r3, #1
 800bf56:	bf14      	ite	ne
 800bf58:	2301      	movne	r3, #1
 800bf5a:	2300      	moveq	r3, #0
 800bf5c:	b2db      	uxtb	r3, r3
 800bf5e:	e022      	b.n	800bfa6 <HAL_TIMEx_PWMN_Start+0x6a>
 800bf60:	683b      	ldr	r3, [r7, #0]
 800bf62:	2b04      	cmp	r3, #4
 800bf64:	d109      	bne.n	800bf7a <HAL_TIMEx_PWMN_Start+0x3e>
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bf6c:	b2db      	uxtb	r3, r3
 800bf6e:	2b01      	cmp	r3, #1
 800bf70:	bf14      	ite	ne
 800bf72:	2301      	movne	r3, #1
 800bf74:	2300      	moveq	r3, #0
 800bf76:	b2db      	uxtb	r3, r3
 800bf78:	e015      	b.n	800bfa6 <HAL_TIMEx_PWMN_Start+0x6a>
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	2b08      	cmp	r3, #8
 800bf7e:	d109      	bne.n	800bf94 <HAL_TIMEx_PWMN_Start+0x58>
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800bf86:	b2db      	uxtb	r3, r3
 800bf88:	2b01      	cmp	r3, #1
 800bf8a:	bf14      	ite	ne
 800bf8c:	2301      	movne	r3, #1
 800bf8e:	2300      	moveq	r3, #0
 800bf90:	b2db      	uxtb	r3, r3
 800bf92:	e008      	b.n	800bfa6 <HAL_TIMEx_PWMN_Start+0x6a>
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800bf9a:	b2db      	uxtb	r3, r3
 800bf9c:	2b01      	cmp	r3, #1
 800bf9e:	bf14      	ite	ne
 800bfa0:	2301      	movne	r3, #1
 800bfa2:	2300      	moveq	r3, #0
 800bfa4:	b2db      	uxtb	r3, r3
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d001      	beq.n	800bfae <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800bfaa:	2301      	movs	r3, #1
 800bfac:	e069      	b.n	800c082 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d104      	bne.n	800bfbe <HAL_TIMEx_PWMN_Start+0x82>
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2202      	movs	r2, #2
 800bfb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bfbc:	e013      	b.n	800bfe6 <HAL_TIMEx_PWMN_Start+0xaa>
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	2b04      	cmp	r3, #4
 800bfc2:	d104      	bne.n	800bfce <HAL_TIMEx_PWMN_Start+0x92>
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2202      	movs	r2, #2
 800bfc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bfcc:	e00b      	b.n	800bfe6 <HAL_TIMEx_PWMN_Start+0xaa>
 800bfce:	683b      	ldr	r3, [r7, #0]
 800bfd0:	2b08      	cmp	r3, #8
 800bfd2:	d104      	bne.n	800bfde <HAL_TIMEx_PWMN_Start+0xa2>
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2202      	movs	r2, #2
 800bfd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bfdc:	e003      	b.n	800bfe6 <HAL_TIMEx_PWMN_Start+0xaa>
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2202      	movs	r2, #2
 800bfe2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	2204      	movs	r2, #4
 800bfec:	6839      	ldr	r1, [r7, #0]
 800bfee:	4618      	mov	r0, r3
 800bff0:	f000 f9c0 	bl	800c374 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c002:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	4a20      	ldr	r2, [pc, #128]	; (800c08c <HAL_TIMEx_PWMN_Start+0x150>)
 800c00a:	4293      	cmp	r3, r2
 800c00c:	d018      	beq.n	800c040 <HAL_TIMEx_PWMN_Start+0x104>
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c016:	d013      	beq.n	800c040 <HAL_TIMEx_PWMN_Start+0x104>
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	4a1c      	ldr	r2, [pc, #112]	; (800c090 <HAL_TIMEx_PWMN_Start+0x154>)
 800c01e:	4293      	cmp	r3, r2
 800c020:	d00e      	beq.n	800c040 <HAL_TIMEx_PWMN_Start+0x104>
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	4a1b      	ldr	r2, [pc, #108]	; (800c094 <HAL_TIMEx_PWMN_Start+0x158>)
 800c028:	4293      	cmp	r3, r2
 800c02a:	d009      	beq.n	800c040 <HAL_TIMEx_PWMN_Start+0x104>
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	4a19      	ldr	r2, [pc, #100]	; (800c098 <HAL_TIMEx_PWMN_Start+0x15c>)
 800c032:	4293      	cmp	r3, r2
 800c034:	d004      	beq.n	800c040 <HAL_TIMEx_PWMN_Start+0x104>
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	4a18      	ldr	r2, [pc, #96]	; (800c09c <HAL_TIMEx_PWMN_Start+0x160>)
 800c03c:	4293      	cmp	r3, r2
 800c03e:	d115      	bne.n	800c06c <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	689a      	ldr	r2, [r3, #8]
 800c046:	4b16      	ldr	r3, [pc, #88]	; (800c0a0 <HAL_TIMEx_PWMN_Start+0x164>)
 800c048:	4013      	ands	r3, r2
 800c04a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	2b06      	cmp	r3, #6
 800c050:	d015      	beq.n	800c07e <HAL_TIMEx_PWMN_Start+0x142>
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c058:	d011      	beq.n	800c07e <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	681a      	ldr	r2, [r3, #0]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	f042 0201 	orr.w	r2, r2, #1
 800c068:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c06a:	e008      	b.n	800c07e <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	681a      	ldr	r2, [r3, #0]
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f042 0201 	orr.w	r2, r2, #1
 800c07a:	601a      	str	r2, [r3, #0]
 800c07c:	e000      	b.n	800c080 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c07e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c080:	2300      	movs	r3, #0
}
 800c082:	4618      	mov	r0, r3
 800c084:	3710      	adds	r7, #16
 800c086:	46bd      	mov	sp, r7
 800c088:	bd80      	pop	{r7, pc}
 800c08a:	bf00      	nop
 800c08c:	40012c00 	.word	0x40012c00
 800c090:	40000400 	.word	0x40000400
 800c094:	40000800 	.word	0x40000800
 800c098:	40013400 	.word	0x40013400
 800c09c:	40014000 	.word	0x40014000
 800c0a0:	00010007 	.word	0x00010007

0800c0a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c0a4:	b480      	push	{r7}
 800c0a6:	b085      	sub	sp, #20
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
 800c0ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c0b4:	2b01      	cmp	r3, #1
 800c0b6:	d101      	bne.n	800c0bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c0b8:	2302      	movs	r3, #2
 800c0ba:	e065      	b.n	800c188 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2201      	movs	r2, #1
 800c0c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2202      	movs	r2, #2
 800c0c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	685b      	ldr	r3, [r3, #4]
 800c0d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	689b      	ldr	r3, [r3, #8]
 800c0da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4a2c      	ldr	r2, [pc, #176]	; (800c194 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c0e2:	4293      	cmp	r3, r2
 800c0e4:	d004      	beq.n	800c0f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	4a2b      	ldr	r2, [pc, #172]	; (800c198 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c0ec:	4293      	cmp	r3, r2
 800c0ee:	d108      	bne.n	800c102 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c0f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	685b      	ldr	r3, [r3, #4]
 800c0fc:	68fa      	ldr	r2, [r7, #12]
 800c0fe:	4313      	orrs	r3, r2
 800c100:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800c108:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c10c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	68fa      	ldr	r2, [r7, #12]
 800c114:	4313      	orrs	r3, r2
 800c116:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	68fa      	ldr	r2, [r7, #12]
 800c11e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	4a1b      	ldr	r2, [pc, #108]	; (800c194 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c126:	4293      	cmp	r3, r2
 800c128:	d018      	beq.n	800c15c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c132:	d013      	beq.n	800c15c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	4a18      	ldr	r2, [pc, #96]	; (800c19c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c13a:	4293      	cmp	r3, r2
 800c13c:	d00e      	beq.n	800c15c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	4a17      	ldr	r2, [pc, #92]	; (800c1a0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d009      	beq.n	800c15c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	4a12      	ldr	r2, [pc, #72]	; (800c198 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d004      	beq.n	800c15c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	4a13      	ldr	r2, [pc, #76]	; (800c1a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c158:	4293      	cmp	r3, r2
 800c15a:	d10c      	bne.n	800c176 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c15c:	68bb      	ldr	r3, [r7, #8]
 800c15e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c162:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c164:	683b      	ldr	r3, [r7, #0]
 800c166:	689b      	ldr	r3, [r3, #8]
 800c168:	68ba      	ldr	r2, [r7, #8]
 800c16a:	4313      	orrs	r3, r2
 800c16c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	68ba      	ldr	r2, [r7, #8]
 800c174:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	2201      	movs	r2, #1
 800c17a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2200      	movs	r2, #0
 800c182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c186:	2300      	movs	r3, #0
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3714      	adds	r7, #20
 800c18c:	46bd      	mov	sp, r7
 800c18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c192:	4770      	bx	lr
 800c194:	40012c00 	.word	0x40012c00
 800c198:	40013400 	.word	0x40013400
 800c19c:	40000400 	.word	0x40000400
 800c1a0:	40000800 	.word	0x40000800
 800c1a4:	40014000 	.word	0x40014000

0800c1a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	b085      	sub	sp, #20
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
 800c1b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c1bc:	2b01      	cmp	r3, #1
 800c1be:	d101      	bne.n	800c1c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c1c0:	2302      	movs	r3, #2
 800c1c2:	e087      	b.n	800c2d4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	2201      	movs	r2, #1
 800c1c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	68db      	ldr	r3, [r3, #12]
 800c1d6:	4313      	orrs	r3, r2
 800c1d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	689b      	ldr	r3, [r3, #8]
 800c1e4:	4313      	orrs	r3, r2
 800c1e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	685b      	ldr	r3, [r3, #4]
 800c1f2:	4313      	orrs	r3, r2
 800c1f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	4313      	orrs	r3, r2
 800c202:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	691b      	ldr	r3, [r3, #16]
 800c20e:	4313      	orrs	r3, r2
 800c210:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c218:	683b      	ldr	r3, [r7, #0]
 800c21a:	695b      	ldr	r3, [r3, #20]
 800c21c:	4313      	orrs	r3, r2
 800c21e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c226:	683b      	ldr	r3, [r7, #0]
 800c228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c22a:	4313      	orrs	r3, r2
 800c22c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800c234:	683b      	ldr	r3, [r7, #0]
 800c236:	699b      	ldr	r3, [r3, #24]
 800c238:	041b      	lsls	r3, r3, #16
 800c23a:	4313      	orrs	r3, r2
 800c23c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	4a27      	ldr	r2, [pc, #156]	; (800c2e0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800c244:	4293      	cmp	r3, r2
 800c246:	d004      	beq.n	800c252 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	4a25      	ldr	r2, [pc, #148]	; (800c2e4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800c24e:	4293      	cmp	r3, r2
 800c250:	d106      	bne.n	800c260 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	69db      	ldr	r3, [r3, #28]
 800c25c:	4313      	orrs	r3, r2
 800c25e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	4a1e      	ldr	r2, [pc, #120]	; (800c2e0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800c266:	4293      	cmp	r3, r2
 800c268:	d004      	beq.n	800c274 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	4a1d      	ldr	r2, [pc, #116]	; (800c2e4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800c270:	4293      	cmp	r3, r2
 800c272:	d126      	bne.n	800c2c2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c27e:	051b      	lsls	r3, r3, #20
 800c280:	4313      	orrs	r3, r2
 800c282:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	6a1b      	ldr	r3, [r3, #32]
 800c28e:	4313      	orrs	r3, r2
 800c290:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c29c:	4313      	orrs	r3, r2
 800c29e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	4a0e      	ldr	r2, [pc, #56]	; (800c2e0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800c2a6:	4293      	cmp	r3, r2
 800c2a8:	d004      	beq.n	800c2b4 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	4a0d      	ldr	r2, [pc, #52]	; (800c2e4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800c2b0:	4293      	cmp	r3, r2
 800c2b2:	d106      	bne.n	800c2c2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800c2ba:	683b      	ldr	r3, [r7, #0]
 800c2bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2be:	4313      	orrs	r3, r2
 800c2c0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	68fa      	ldr	r2, [r7, #12]
 800c2c8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c2d2:	2300      	movs	r3, #0
}
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	3714      	adds	r7, #20
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2de:	4770      	bx	lr
 800c2e0:	40012c00 	.word	0x40012c00
 800c2e4:	40013400 	.word	0x40013400

0800c2e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	b083      	sub	sp, #12
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c2f0:	bf00      	nop
 800c2f2:	370c      	adds	r7, #12
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fa:	4770      	bx	lr

0800c2fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b083      	sub	sp, #12
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c304:	bf00      	nop
 800c306:	370c      	adds	r7, #12
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr

0800c310 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c310:	b480      	push	{r7}
 800c312:	b083      	sub	sp, #12
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c318:	bf00      	nop
 800c31a:	370c      	adds	r7, #12
 800c31c:	46bd      	mov	sp, r7
 800c31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c322:	4770      	bx	lr

0800c324 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c324:	b480      	push	{r7}
 800c326:	b083      	sub	sp, #12
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c32c:	bf00      	nop
 800c32e:	370c      	adds	r7, #12
 800c330:	46bd      	mov	sp, r7
 800c332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c336:	4770      	bx	lr

0800c338 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c338:	b480      	push	{r7}
 800c33a:	b083      	sub	sp, #12
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c340:	bf00      	nop
 800c342:	370c      	adds	r7, #12
 800c344:	46bd      	mov	sp, r7
 800c346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34a:	4770      	bx	lr

0800c34c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c34c:	b480      	push	{r7}
 800c34e:	b083      	sub	sp, #12
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c354:	bf00      	nop
 800c356:	370c      	adds	r7, #12
 800c358:	46bd      	mov	sp, r7
 800c35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35e:	4770      	bx	lr

0800c360 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c360:	b480      	push	{r7}
 800c362:	b083      	sub	sp, #12
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c368:	bf00      	nop
 800c36a:	370c      	adds	r7, #12
 800c36c:	46bd      	mov	sp, r7
 800c36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c372:	4770      	bx	lr

0800c374 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800c374:	b480      	push	{r7}
 800c376:	b087      	sub	sp, #28
 800c378:	af00      	add	r7, sp, #0
 800c37a:	60f8      	str	r0, [r7, #12]
 800c37c:	60b9      	str	r1, [r7, #8]
 800c37e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	f003 031f 	and.w	r3, r3, #31
 800c386:	2204      	movs	r2, #4
 800c388:	fa02 f303 	lsl.w	r3, r2, r3
 800c38c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	6a1a      	ldr	r2, [r3, #32]
 800c392:	697b      	ldr	r3, [r7, #20]
 800c394:	43db      	mvns	r3, r3
 800c396:	401a      	ands	r2, r3
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	6a1a      	ldr	r2, [r3, #32]
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	f003 031f 	and.w	r3, r3, #31
 800c3a6:	6879      	ldr	r1, [r7, #4]
 800c3a8:	fa01 f303 	lsl.w	r3, r1, r3
 800c3ac:	431a      	orrs	r2, r3
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	621a      	str	r2, [r3, #32]
}
 800c3b2:	bf00      	nop
 800c3b4:	371c      	adds	r7, #28
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3bc:	4770      	bx	lr

0800c3be <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c3be:	b580      	push	{r7, lr}
 800c3c0:	b082      	sub	sp, #8
 800c3c2:	af00      	add	r7, sp, #0
 800c3c4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d101      	bne.n	800c3d0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	e042      	b.n	800c456 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d106      	bne.n	800c3e8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	2200      	movs	r2, #0
 800c3de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f7f8 fbae 	bl	8004b44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2224      	movs	r2, #36	; 0x24
 800c3ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	681a      	ldr	r2, [r3, #0]
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	f022 0201 	bic.w	r2, r2, #1
 800c3fe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f000 f8c3 	bl	800c58c <UART_SetConfig>
 800c406:	4603      	mov	r3, r0
 800c408:	2b01      	cmp	r3, #1
 800c40a:	d101      	bne.n	800c410 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800c40c:	2301      	movs	r3, #1
 800c40e:	e022      	b.n	800c456 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c414:	2b00      	cmp	r3, #0
 800c416:	d002      	beq.n	800c41e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800c418:	6878      	ldr	r0, [r7, #4]
 800c41a:	f000 fb83 	bl	800cb24 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	685a      	ldr	r2, [r3, #4]
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c42c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	689a      	ldr	r2, [r3, #8]
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c43c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	681a      	ldr	r2, [r3, #0]
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	f042 0201 	orr.w	r2, r2, #1
 800c44c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c44e:	6878      	ldr	r0, [r7, #4]
 800c450:	f000 fc0a 	bl	800cc68 <UART_CheckIdleState>
 800c454:	4603      	mov	r3, r0
}
 800c456:	4618      	mov	r0, r3
 800c458:	3708      	adds	r7, #8
 800c45a:	46bd      	mov	sp, r7
 800c45c:	bd80      	pop	{r7, pc}

0800c45e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c45e:	b580      	push	{r7, lr}
 800c460:	b08a      	sub	sp, #40	; 0x28
 800c462:	af02      	add	r7, sp, #8
 800c464:	60f8      	str	r0, [r7, #12]
 800c466:	60b9      	str	r1, [r7, #8]
 800c468:	603b      	str	r3, [r7, #0]
 800c46a:	4613      	mov	r3, r2
 800c46c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c474:	2b20      	cmp	r3, #32
 800c476:	f040 8083 	bne.w	800c580 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d002      	beq.n	800c486 <HAL_UART_Transmit+0x28>
 800c480:	88fb      	ldrh	r3, [r7, #6]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d101      	bne.n	800c48a <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800c486:	2301      	movs	r3, #1
 800c488:	e07b      	b.n	800c582 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c490:	2b01      	cmp	r3, #1
 800c492:	d101      	bne.n	800c498 <HAL_UART_Transmit+0x3a>
 800c494:	2302      	movs	r3, #2
 800c496:	e074      	b.n	800c582 <HAL_UART_Transmit+0x124>
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	2201      	movs	r2, #1
 800c49c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	2221      	movs	r2, #33	; 0x21
 800c4ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c4b0:	f7f8 fd6c 	bl	8004f8c <HAL_GetTick>
 800c4b4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	88fa      	ldrh	r2, [r7, #6]
 800c4ba:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	88fa      	ldrh	r2, [r7, #6]
 800c4c2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	689b      	ldr	r3, [r3, #8]
 800c4ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c4ce:	d108      	bne.n	800c4e2 <HAL_UART_Transmit+0x84>
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	691b      	ldr	r3, [r3, #16]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d104      	bne.n	800c4e2 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c4dc:	68bb      	ldr	r3, [r7, #8]
 800c4de:	61bb      	str	r3, [r7, #24]
 800c4e0:	e003      	b.n	800c4ea <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800c4e2:	68bb      	ldr	r3, [r7, #8]
 800c4e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800c4f2:	e02c      	b.n	800c54e <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c4f4:	683b      	ldr	r3, [r7, #0]
 800c4f6:	9300      	str	r3, [sp, #0]
 800c4f8:	697b      	ldr	r3, [r7, #20]
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	2180      	movs	r1, #128	; 0x80
 800c4fe:	68f8      	ldr	r0, [r7, #12]
 800c500:	f000 fbfd 	bl	800ccfe <UART_WaitOnFlagUntilTimeout>
 800c504:	4603      	mov	r3, r0
 800c506:	2b00      	cmp	r3, #0
 800c508:	d001      	beq.n	800c50e <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800c50a:	2303      	movs	r3, #3
 800c50c:	e039      	b.n	800c582 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800c50e:	69fb      	ldr	r3, [r7, #28]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d10b      	bne.n	800c52c <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c514:	69bb      	ldr	r3, [r7, #24]
 800c516:	881b      	ldrh	r3, [r3, #0]
 800c518:	461a      	mov	r2, r3
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c522:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800c524:	69bb      	ldr	r3, [r7, #24]
 800c526:	3302      	adds	r3, #2
 800c528:	61bb      	str	r3, [r7, #24]
 800c52a:	e007      	b.n	800c53c <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c52c:	69fb      	ldr	r3, [r7, #28]
 800c52e:	781a      	ldrb	r2, [r3, #0]
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800c536:	69fb      	ldr	r3, [r7, #28]
 800c538:	3301      	adds	r3, #1
 800c53a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800c542:	b29b      	uxth	r3, r3
 800c544:	3b01      	subs	r3, #1
 800c546:	b29a      	uxth	r2, r3
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800c554:	b29b      	uxth	r3, r3
 800c556:	2b00      	cmp	r3, #0
 800c558:	d1cc      	bne.n	800c4f4 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	9300      	str	r3, [sp, #0]
 800c55e:	697b      	ldr	r3, [r7, #20]
 800c560:	2200      	movs	r2, #0
 800c562:	2140      	movs	r1, #64	; 0x40
 800c564:	68f8      	ldr	r0, [r7, #12]
 800c566:	f000 fbca 	bl	800ccfe <UART_WaitOnFlagUntilTimeout>
 800c56a:	4603      	mov	r3, r0
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d001      	beq.n	800c574 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800c570:	2303      	movs	r3, #3
 800c572:	e006      	b.n	800c582 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	2220      	movs	r2, #32
 800c578:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800c57c:	2300      	movs	r3, #0
 800c57e:	e000      	b.n	800c582 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800c580:	2302      	movs	r3, #2
  }
}
 800c582:	4618      	mov	r0, r3
 800c584:	3720      	adds	r7, #32
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}
	...

0800c58c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c58c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c590:	b08c      	sub	sp, #48	; 0x30
 800c592:	af00      	add	r7, sp, #0
 800c594:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c596:	2300      	movs	r3, #0
 800c598:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	689a      	ldr	r2, [r3, #8]
 800c5a0:	697b      	ldr	r3, [r7, #20]
 800c5a2:	691b      	ldr	r3, [r3, #16]
 800c5a4:	431a      	orrs	r2, r3
 800c5a6:	697b      	ldr	r3, [r7, #20]
 800c5a8:	695b      	ldr	r3, [r3, #20]
 800c5aa:	431a      	orrs	r2, r3
 800c5ac:	697b      	ldr	r3, [r7, #20]
 800c5ae:	69db      	ldr	r3, [r3, #28]
 800c5b0:	4313      	orrs	r3, r2
 800c5b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c5b4:	697b      	ldr	r3, [r7, #20]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	681a      	ldr	r2, [r3, #0]
 800c5ba:	4bab      	ldr	r3, [pc, #684]	; (800c868 <UART_SetConfig+0x2dc>)
 800c5bc:	4013      	ands	r3, r2
 800c5be:	697a      	ldr	r2, [r7, #20]
 800c5c0:	6812      	ldr	r2, [r2, #0]
 800c5c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c5c4:	430b      	orrs	r3, r1
 800c5c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c5c8:	697b      	ldr	r3, [r7, #20]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	685b      	ldr	r3, [r3, #4]
 800c5ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c5d2:	697b      	ldr	r3, [r7, #20]
 800c5d4:	68da      	ldr	r2, [r3, #12]
 800c5d6:	697b      	ldr	r3, [r7, #20]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	430a      	orrs	r2, r1
 800c5dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c5de:	697b      	ldr	r3, [r7, #20]
 800c5e0:	699b      	ldr	r3, [r3, #24]
 800c5e2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c5e4:	697b      	ldr	r3, [r7, #20]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	4aa0      	ldr	r2, [pc, #640]	; (800c86c <UART_SetConfig+0x2e0>)
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d004      	beq.n	800c5f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c5ee:	697b      	ldr	r3, [r7, #20]
 800c5f0:	6a1b      	ldr	r3, [r3, #32]
 800c5f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c5f4:	4313      	orrs	r3, r2
 800c5f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	689b      	ldr	r3, [r3, #8]
 800c5fe:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800c602:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800c606:	697a      	ldr	r2, [r7, #20]
 800c608:	6812      	ldr	r2, [r2, #0]
 800c60a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c60c:	430b      	orrs	r3, r1
 800c60e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c610:	697b      	ldr	r3, [r7, #20]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c616:	f023 010f 	bic.w	r1, r3, #15
 800c61a:	697b      	ldr	r3, [r7, #20]
 800c61c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c61e:	697b      	ldr	r3, [r7, #20]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	430a      	orrs	r2, r1
 800c624:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c626:	697b      	ldr	r3, [r7, #20]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	4a91      	ldr	r2, [pc, #580]	; (800c870 <UART_SetConfig+0x2e4>)
 800c62c:	4293      	cmp	r3, r2
 800c62e:	d125      	bne.n	800c67c <UART_SetConfig+0xf0>
 800c630:	4b90      	ldr	r3, [pc, #576]	; (800c874 <UART_SetConfig+0x2e8>)
 800c632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c636:	f003 0303 	and.w	r3, r3, #3
 800c63a:	2b03      	cmp	r3, #3
 800c63c:	d81a      	bhi.n	800c674 <UART_SetConfig+0xe8>
 800c63e:	a201      	add	r2, pc, #4	; (adr r2, 800c644 <UART_SetConfig+0xb8>)
 800c640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c644:	0800c655 	.word	0x0800c655
 800c648:	0800c665 	.word	0x0800c665
 800c64c:	0800c65d 	.word	0x0800c65d
 800c650:	0800c66d 	.word	0x0800c66d
 800c654:	2301      	movs	r3, #1
 800c656:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c65a:	e0d6      	b.n	800c80a <UART_SetConfig+0x27e>
 800c65c:	2302      	movs	r3, #2
 800c65e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c662:	e0d2      	b.n	800c80a <UART_SetConfig+0x27e>
 800c664:	2304      	movs	r3, #4
 800c666:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c66a:	e0ce      	b.n	800c80a <UART_SetConfig+0x27e>
 800c66c:	2308      	movs	r3, #8
 800c66e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c672:	e0ca      	b.n	800c80a <UART_SetConfig+0x27e>
 800c674:	2310      	movs	r3, #16
 800c676:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c67a:	e0c6      	b.n	800c80a <UART_SetConfig+0x27e>
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	4a7d      	ldr	r2, [pc, #500]	; (800c878 <UART_SetConfig+0x2ec>)
 800c682:	4293      	cmp	r3, r2
 800c684:	d138      	bne.n	800c6f8 <UART_SetConfig+0x16c>
 800c686:	4b7b      	ldr	r3, [pc, #492]	; (800c874 <UART_SetConfig+0x2e8>)
 800c688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c68c:	f003 030c 	and.w	r3, r3, #12
 800c690:	2b0c      	cmp	r3, #12
 800c692:	d82d      	bhi.n	800c6f0 <UART_SetConfig+0x164>
 800c694:	a201      	add	r2, pc, #4	; (adr r2, 800c69c <UART_SetConfig+0x110>)
 800c696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c69a:	bf00      	nop
 800c69c:	0800c6d1 	.word	0x0800c6d1
 800c6a0:	0800c6f1 	.word	0x0800c6f1
 800c6a4:	0800c6f1 	.word	0x0800c6f1
 800c6a8:	0800c6f1 	.word	0x0800c6f1
 800c6ac:	0800c6e1 	.word	0x0800c6e1
 800c6b0:	0800c6f1 	.word	0x0800c6f1
 800c6b4:	0800c6f1 	.word	0x0800c6f1
 800c6b8:	0800c6f1 	.word	0x0800c6f1
 800c6bc:	0800c6d9 	.word	0x0800c6d9
 800c6c0:	0800c6f1 	.word	0x0800c6f1
 800c6c4:	0800c6f1 	.word	0x0800c6f1
 800c6c8:	0800c6f1 	.word	0x0800c6f1
 800c6cc:	0800c6e9 	.word	0x0800c6e9
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c6d6:	e098      	b.n	800c80a <UART_SetConfig+0x27e>
 800c6d8:	2302      	movs	r3, #2
 800c6da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c6de:	e094      	b.n	800c80a <UART_SetConfig+0x27e>
 800c6e0:	2304      	movs	r3, #4
 800c6e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c6e6:	e090      	b.n	800c80a <UART_SetConfig+0x27e>
 800c6e8:	2308      	movs	r3, #8
 800c6ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c6ee:	e08c      	b.n	800c80a <UART_SetConfig+0x27e>
 800c6f0:	2310      	movs	r3, #16
 800c6f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c6f6:	e088      	b.n	800c80a <UART_SetConfig+0x27e>
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	4a5f      	ldr	r2, [pc, #380]	; (800c87c <UART_SetConfig+0x2f0>)
 800c6fe:	4293      	cmp	r3, r2
 800c700:	d125      	bne.n	800c74e <UART_SetConfig+0x1c2>
 800c702:	4b5c      	ldr	r3, [pc, #368]	; (800c874 <UART_SetConfig+0x2e8>)
 800c704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c708:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c70c:	2b30      	cmp	r3, #48	; 0x30
 800c70e:	d016      	beq.n	800c73e <UART_SetConfig+0x1b2>
 800c710:	2b30      	cmp	r3, #48	; 0x30
 800c712:	d818      	bhi.n	800c746 <UART_SetConfig+0x1ba>
 800c714:	2b20      	cmp	r3, #32
 800c716:	d00a      	beq.n	800c72e <UART_SetConfig+0x1a2>
 800c718:	2b20      	cmp	r3, #32
 800c71a:	d814      	bhi.n	800c746 <UART_SetConfig+0x1ba>
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d002      	beq.n	800c726 <UART_SetConfig+0x19a>
 800c720:	2b10      	cmp	r3, #16
 800c722:	d008      	beq.n	800c736 <UART_SetConfig+0x1aa>
 800c724:	e00f      	b.n	800c746 <UART_SetConfig+0x1ba>
 800c726:	2300      	movs	r3, #0
 800c728:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c72c:	e06d      	b.n	800c80a <UART_SetConfig+0x27e>
 800c72e:	2302      	movs	r3, #2
 800c730:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c734:	e069      	b.n	800c80a <UART_SetConfig+0x27e>
 800c736:	2304      	movs	r3, #4
 800c738:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c73c:	e065      	b.n	800c80a <UART_SetConfig+0x27e>
 800c73e:	2308      	movs	r3, #8
 800c740:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c744:	e061      	b.n	800c80a <UART_SetConfig+0x27e>
 800c746:	2310      	movs	r3, #16
 800c748:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c74c:	e05d      	b.n	800c80a <UART_SetConfig+0x27e>
 800c74e:	697b      	ldr	r3, [r7, #20]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	4a4b      	ldr	r2, [pc, #300]	; (800c880 <UART_SetConfig+0x2f4>)
 800c754:	4293      	cmp	r3, r2
 800c756:	d125      	bne.n	800c7a4 <UART_SetConfig+0x218>
 800c758:	4b46      	ldr	r3, [pc, #280]	; (800c874 <UART_SetConfig+0x2e8>)
 800c75a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c75e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c762:	2bc0      	cmp	r3, #192	; 0xc0
 800c764:	d016      	beq.n	800c794 <UART_SetConfig+0x208>
 800c766:	2bc0      	cmp	r3, #192	; 0xc0
 800c768:	d818      	bhi.n	800c79c <UART_SetConfig+0x210>
 800c76a:	2b80      	cmp	r3, #128	; 0x80
 800c76c:	d00a      	beq.n	800c784 <UART_SetConfig+0x1f8>
 800c76e:	2b80      	cmp	r3, #128	; 0x80
 800c770:	d814      	bhi.n	800c79c <UART_SetConfig+0x210>
 800c772:	2b00      	cmp	r3, #0
 800c774:	d002      	beq.n	800c77c <UART_SetConfig+0x1f0>
 800c776:	2b40      	cmp	r3, #64	; 0x40
 800c778:	d008      	beq.n	800c78c <UART_SetConfig+0x200>
 800c77a:	e00f      	b.n	800c79c <UART_SetConfig+0x210>
 800c77c:	2300      	movs	r3, #0
 800c77e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c782:	e042      	b.n	800c80a <UART_SetConfig+0x27e>
 800c784:	2302      	movs	r3, #2
 800c786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c78a:	e03e      	b.n	800c80a <UART_SetConfig+0x27e>
 800c78c:	2304      	movs	r3, #4
 800c78e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c792:	e03a      	b.n	800c80a <UART_SetConfig+0x27e>
 800c794:	2308      	movs	r3, #8
 800c796:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c79a:	e036      	b.n	800c80a <UART_SetConfig+0x27e>
 800c79c:	2310      	movs	r3, #16
 800c79e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c7a2:	e032      	b.n	800c80a <UART_SetConfig+0x27e>
 800c7a4:	697b      	ldr	r3, [r7, #20]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	4a30      	ldr	r2, [pc, #192]	; (800c86c <UART_SetConfig+0x2e0>)
 800c7aa:	4293      	cmp	r3, r2
 800c7ac:	d12a      	bne.n	800c804 <UART_SetConfig+0x278>
 800c7ae:	4b31      	ldr	r3, [pc, #196]	; (800c874 <UART_SetConfig+0x2e8>)
 800c7b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7b4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c7b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c7bc:	d01a      	beq.n	800c7f4 <UART_SetConfig+0x268>
 800c7be:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c7c2:	d81b      	bhi.n	800c7fc <UART_SetConfig+0x270>
 800c7c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c7c8:	d00c      	beq.n	800c7e4 <UART_SetConfig+0x258>
 800c7ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c7ce:	d815      	bhi.n	800c7fc <UART_SetConfig+0x270>
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d003      	beq.n	800c7dc <UART_SetConfig+0x250>
 800c7d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c7d8:	d008      	beq.n	800c7ec <UART_SetConfig+0x260>
 800c7da:	e00f      	b.n	800c7fc <UART_SetConfig+0x270>
 800c7dc:	2300      	movs	r3, #0
 800c7de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c7e2:	e012      	b.n	800c80a <UART_SetConfig+0x27e>
 800c7e4:	2302      	movs	r3, #2
 800c7e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c7ea:	e00e      	b.n	800c80a <UART_SetConfig+0x27e>
 800c7ec:	2304      	movs	r3, #4
 800c7ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c7f2:	e00a      	b.n	800c80a <UART_SetConfig+0x27e>
 800c7f4:	2308      	movs	r3, #8
 800c7f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c7fa:	e006      	b.n	800c80a <UART_SetConfig+0x27e>
 800c7fc:	2310      	movs	r3, #16
 800c7fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c802:	e002      	b.n	800c80a <UART_SetConfig+0x27e>
 800c804:	2310      	movs	r3, #16
 800c806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c80a:	697b      	ldr	r3, [r7, #20]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	4a17      	ldr	r2, [pc, #92]	; (800c86c <UART_SetConfig+0x2e0>)
 800c810:	4293      	cmp	r3, r2
 800c812:	f040 80a8 	bne.w	800c966 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c816:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c81a:	2b08      	cmp	r3, #8
 800c81c:	d834      	bhi.n	800c888 <UART_SetConfig+0x2fc>
 800c81e:	a201      	add	r2, pc, #4	; (adr r2, 800c824 <UART_SetConfig+0x298>)
 800c820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c824:	0800c849 	.word	0x0800c849
 800c828:	0800c889 	.word	0x0800c889
 800c82c:	0800c851 	.word	0x0800c851
 800c830:	0800c889 	.word	0x0800c889
 800c834:	0800c857 	.word	0x0800c857
 800c838:	0800c889 	.word	0x0800c889
 800c83c:	0800c889 	.word	0x0800c889
 800c840:	0800c889 	.word	0x0800c889
 800c844:	0800c85f 	.word	0x0800c85f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c848:	f7fd fe92 	bl	800a570 <HAL_RCC_GetPCLK1Freq>
 800c84c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c84e:	e021      	b.n	800c894 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c850:	4b0c      	ldr	r3, [pc, #48]	; (800c884 <UART_SetConfig+0x2f8>)
 800c852:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c854:	e01e      	b.n	800c894 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c856:	f7fd fe1d 	bl	800a494 <HAL_RCC_GetSysClockFreq>
 800c85a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c85c:	e01a      	b.n	800c894 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c85e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c862:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c864:	e016      	b.n	800c894 <UART_SetConfig+0x308>
 800c866:	bf00      	nop
 800c868:	cfff69f3 	.word	0xcfff69f3
 800c86c:	40008000 	.word	0x40008000
 800c870:	40013800 	.word	0x40013800
 800c874:	40021000 	.word	0x40021000
 800c878:	40004400 	.word	0x40004400
 800c87c:	40004800 	.word	0x40004800
 800c880:	40004c00 	.word	0x40004c00
 800c884:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800c888:	2300      	movs	r3, #0
 800c88a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c88c:	2301      	movs	r3, #1
 800c88e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c892:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c896:	2b00      	cmp	r3, #0
 800c898:	f000 812a 	beq.w	800caf0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c89c:	697b      	ldr	r3, [r7, #20]
 800c89e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8a0:	4a9e      	ldr	r2, [pc, #632]	; (800cb1c <UART_SetConfig+0x590>)
 800c8a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c8a6:	461a      	mov	r2, r3
 800c8a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8aa:	fbb3 f3f2 	udiv	r3, r3, r2
 800c8ae:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c8b0:	697b      	ldr	r3, [r7, #20]
 800c8b2:	685a      	ldr	r2, [r3, #4]
 800c8b4:	4613      	mov	r3, r2
 800c8b6:	005b      	lsls	r3, r3, #1
 800c8b8:	4413      	add	r3, r2
 800c8ba:	69ba      	ldr	r2, [r7, #24]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d305      	bcc.n	800c8cc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c8c0:	697b      	ldr	r3, [r7, #20]
 800c8c2:	685b      	ldr	r3, [r3, #4]
 800c8c4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c8c6:	69ba      	ldr	r2, [r7, #24]
 800c8c8:	429a      	cmp	r2, r3
 800c8ca:	d903      	bls.n	800c8d4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800c8cc:	2301      	movs	r3, #1
 800c8ce:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c8d2:	e10d      	b.n	800caf0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	60bb      	str	r3, [r7, #8]
 800c8da:	60fa      	str	r2, [r7, #12]
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8e0:	4a8e      	ldr	r2, [pc, #568]	; (800cb1c <UART_SetConfig+0x590>)
 800c8e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c8e6:	b29b      	uxth	r3, r3
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	603b      	str	r3, [r7, #0]
 800c8ec:	607a      	str	r2, [r7, #4]
 800c8ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c8f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c8f6:	f7f4 f9cf 	bl	8000c98 <__aeabi_uldivmod>
 800c8fa:	4602      	mov	r2, r0
 800c8fc:	460b      	mov	r3, r1
 800c8fe:	4610      	mov	r0, r2
 800c900:	4619      	mov	r1, r3
 800c902:	f04f 0200 	mov.w	r2, #0
 800c906:	f04f 0300 	mov.w	r3, #0
 800c90a:	020b      	lsls	r3, r1, #8
 800c90c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c910:	0202      	lsls	r2, r0, #8
 800c912:	6979      	ldr	r1, [r7, #20]
 800c914:	6849      	ldr	r1, [r1, #4]
 800c916:	0849      	lsrs	r1, r1, #1
 800c918:	2000      	movs	r0, #0
 800c91a:	460c      	mov	r4, r1
 800c91c:	4605      	mov	r5, r0
 800c91e:	eb12 0804 	adds.w	r8, r2, r4
 800c922:	eb43 0905 	adc.w	r9, r3, r5
 800c926:	697b      	ldr	r3, [r7, #20]
 800c928:	685b      	ldr	r3, [r3, #4]
 800c92a:	2200      	movs	r2, #0
 800c92c:	469a      	mov	sl, r3
 800c92e:	4693      	mov	fp, r2
 800c930:	4652      	mov	r2, sl
 800c932:	465b      	mov	r3, fp
 800c934:	4640      	mov	r0, r8
 800c936:	4649      	mov	r1, r9
 800c938:	f7f4 f9ae 	bl	8000c98 <__aeabi_uldivmod>
 800c93c:	4602      	mov	r2, r0
 800c93e:	460b      	mov	r3, r1
 800c940:	4613      	mov	r3, r2
 800c942:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c944:	6a3b      	ldr	r3, [r7, #32]
 800c946:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c94a:	d308      	bcc.n	800c95e <UART_SetConfig+0x3d2>
 800c94c:	6a3b      	ldr	r3, [r7, #32]
 800c94e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c952:	d204      	bcs.n	800c95e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800c954:	697b      	ldr	r3, [r7, #20]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	6a3a      	ldr	r2, [r7, #32]
 800c95a:	60da      	str	r2, [r3, #12]
 800c95c:	e0c8      	b.n	800caf0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800c95e:	2301      	movs	r3, #1
 800c960:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c964:	e0c4      	b.n	800caf0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c966:	697b      	ldr	r3, [r7, #20]
 800c968:	69db      	ldr	r3, [r3, #28]
 800c96a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c96e:	d167      	bne.n	800ca40 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800c970:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c974:	2b08      	cmp	r3, #8
 800c976:	d828      	bhi.n	800c9ca <UART_SetConfig+0x43e>
 800c978:	a201      	add	r2, pc, #4	; (adr r2, 800c980 <UART_SetConfig+0x3f4>)
 800c97a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c97e:	bf00      	nop
 800c980:	0800c9a5 	.word	0x0800c9a5
 800c984:	0800c9ad 	.word	0x0800c9ad
 800c988:	0800c9b5 	.word	0x0800c9b5
 800c98c:	0800c9cb 	.word	0x0800c9cb
 800c990:	0800c9bb 	.word	0x0800c9bb
 800c994:	0800c9cb 	.word	0x0800c9cb
 800c998:	0800c9cb 	.word	0x0800c9cb
 800c99c:	0800c9cb 	.word	0x0800c9cb
 800c9a0:	0800c9c3 	.word	0x0800c9c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c9a4:	f7fd fde4 	bl	800a570 <HAL_RCC_GetPCLK1Freq>
 800c9a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c9aa:	e014      	b.n	800c9d6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c9ac:	f7fd fdf6 	bl	800a59c <HAL_RCC_GetPCLK2Freq>
 800c9b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c9b2:	e010      	b.n	800c9d6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c9b4:	4b5a      	ldr	r3, [pc, #360]	; (800cb20 <UART_SetConfig+0x594>)
 800c9b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c9b8:	e00d      	b.n	800c9d6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c9ba:	f7fd fd6b 	bl	800a494 <HAL_RCC_GetSysClockFreq>
 800c9be:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c9c0:	e009      	b.n	800c9d6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c9c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c9c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c9c8:	e005      	b.n	800c9d6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c9ce:	2301      	movs	r3, #1
 800c9d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c9d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c9d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	f000 8089 	beq.w	800caf0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c9de:	697b      	ldr	r3, [r7, #20]
 800c9e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9e2:	4a4e      	ldr	r2, [pc, #312]	; (800cb1c <UART_SetConfig+0x590>)
 800c9e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c9e8:	461a      	mov	r2, r3
 800c9ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9ec:	fbb3 f3f2 	udiv	r3, r3, r2
 800c9f0:	005a      	lsls	r2, r3, #1
 800c9f2:	697b      	ldr	r3, [r7, #20]
 800c9f4:	685b      	ldr	r3, [r3, #4]
 800c9f6:	085b      	lsrs	r3, r3, #1
 800c9f8:	441a      	add	r2, r3
 800c9fa:	697b      	ldr	r3, [r7, #20]
 800c9fc:	685b      	ldr	r3, [r3, #4]
 800c9fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca02:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca04:	6a3b      	ldr	r3, [r7, #32]
 800ca06:	2b0f      	cmp	r3, #15
 800ca08:	d916      	bls.n	800ca38 <UART_SetConfig+0x4ac>
 800ca0a:	6a3b      	ldr	r3, [r7, #32]
 800ca0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca10:	d212      	bcs.n	800ca38 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ca12:	6a3b      	ldr	r3, [r7, #32]
 800ca14:	b29b      	uxth	r3, r3
 800ca16:	f023 030f 	bic.w	r3, r3, #15
 800ca1a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ca1c:	6a3b      	ldr	r3, [r7, #32]
 800ca1e:	085b      	lsrs	r3, r3, #1
 800ca20:	b29b      	uxth	r3, r3
 800ca22:	f003 0307 	and.w	r3, r3, #7
 800ca26:	b29a      	uxth	r2, r3
 800ca28:	8bfb      	ldrh	r3, [r7, #30]
 800ca2a:	4313      	orrs	r3, r2
 800ca2c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ca2e:	697b      	ldr	r3, [r7, #20]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	8bfa      	ldrh	r2, [r7, #30]
 800ca34:	60da      	str	r2, [r3, #12]
 800ca36:	e05b      	b.n	800caf0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ca38:	2301      	movs	r3, #1
 800ca3a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800ca3e:	e057      	b.n	800caf0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ca40:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ca44:	2b08      	cmp	r3, #8
 800ca46:	d828      	bhi.n	800ca9a <UART_SetConfig+0x50e>
 800ca48:	a201      	add	r2, pc, #4	; (adr r2, 800ca50 <UART_SetConfig+0x4c4>)
 800ca4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca4e:	bf00      	nop
 800ca50:	0800ca75 	.word	0x0800ca75
 800ca54:	0800ca7d 	.word	0x0800ca7d
 800ca58:	0800ca85 	.word	0x0800ca85
 800ca5c:	0800ca9b 	.word	0x0800ca9b
 800ca60:	0800ca8b 	.word	0x0800ca8b
 800ca64:	0800ca9b 	.word	0x0800ca9b
 800ca68:	0800ca9b 	.word	0x0800ca9b
 800ca6c:	0800ca9b 	.word	0x0800ca9b
 800ca70:	0800ca93 	.word	0x0800ca93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca74:	f7fd fd7c 	bl	800a570 <HAL_RCC_GetPCLK1Freq>
 800ca78:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ca7a:	e014      	b.n	800caa6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca7c:	f7fd fd8e 	bl	800a59c <HAL_RCC_GetPCLK2Freq>
 800ca80:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ca82:	e010      	b.n	800caa6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca84:	4b26      	ldr	r3, [pc, #152]	; (800cb20 <UART_SetConfig+0x594>)
 800ca86:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ca88:	e00d      	b.n	800caa6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca8a:	f7fd fd03 	bl	800a494 <HAL_RCC_GetSysClockFreq>
 800ca8e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ca90:	e009      	b.n	800caa6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ca92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ca96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ca98:	e005      	b.n	800caa6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800ca9e:	2301      	movs	r3, #1
 800caa0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800caa4:	bf00      	nop
    }

    if (pclk != 0U)
 800caa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d021      	beq.n	800caf0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800caac:	697b      	ldr	r3, [r7, #20]
 800caae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cab0:	4a1a      	ldr	r2, [pc, #104]	; (800cb1c <UART_SetConfig+0x590>)
 800cab2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cab6:	461a      	mov	r2, r3
 800cab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caba:	fbb3 f2f2 	udiv	r2, r3, r2
 800cabe:	697b      	ldr	r3, [r7, #20]
 800cac0:	685b      	ldr	r3, [r3, #4]
 800cac2:	085b      	lsrs	r3, r3, #1
 800cac4:	441a      	add	r2, r3
 800cac6:	697b      	ldr	r3, [r7, #20]
 800cac8:	685b      	ldr	r3, [r3, #4]
 800caca:	fbb2 f3f3 	udiv	r3, r2, r3
 800cace:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cad0:	6a3b      	ldr	r3, [r7, #32]
 800cad2:	2b0f      	cmp	r3, #15
 800cad4:	d909      	bls.n	800caea <UART_SetConfig+0x55e>
 800cad6:	6a3b      	ldr	r3, [r7, #32]
 800cad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cadc:	d205      	bcs.n	800caea <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cade:	6a3b      	ldr	r3, [r7, #32]
 800cae0:	b29a      	uxth	r2, r3
 800cae2:	697b      	ldr	r3, [r7, #20]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	60da      	str	r2, [r3, #12]
 800cae8:	e002      	b.n	800caf0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800caea:	2301      	movs	r3, #1
 800caec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800caf0:	697b      	ldr	r3, [r7, #20]
 800caf2:	2201      	movs	r2, #1
 800caf4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800caf8:	697b      	ldr	r3, [r7, #20]
 800cafa:	2201      	movs	r2, #1
 800cafc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cb00:	697b      	ldr	r3, [r7, #20]
 800cb02:	2200      	movs	r2, #0
 800cb04:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800cb06:	697b      	ldr	r3, [r7, #20]
 800cb08:	2200      	movs	r2, #0
 800cb0a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800cb0c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800cb10:	4618      	mov	r0, r3
 800cb12:	3730      	adds	r7, #48	; 0x30
 800cb14:	46bd      	mov	sp, r7
 800cb16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cb1a:	bf00      	nop
 800cb1c:	08010e64 	.word	0x08010e64
 800cb20:	00f42400 	.word	0x00f42400

0800cb24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cb24:	b480      	push	{r7}
 800cb26:	b083      	sub	sp, #12
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb30:	f003 0301 	and.w	r3, r3, #1
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d00a      	beq.n	800cb4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	685b      	ldr	r3, [r3, #4]
 800cb3e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	430a      	orrs	r2, r1
 800cb4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb52:	f003 0302 	and.w	r3, r3, #2
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d00a      	beq.n	800cb70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	685b      	ldr	r3, [r3, #4]
 800cb60:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	430a      	orrs	r2, r1
 800cb6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb74:	f003 0304 	and.w	r3, r3, #4
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d00a      	beq.n	800cb92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	685b      	ldr	r3, [r3, #4]
 800cb82:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	430a      	orrs	r2, r1
 800cb90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb96:	f003 0308 	and.w	r3, r3, #8
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d00a      	beq.n	800cbb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	685b      	ldr	r3, [r3, #4]
 800cba4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	430a      	orrs	r2, r1
 800cbb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbb8:	f003 0310 	and.w	r3, r3, #16
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d00a      	beq.n	800cbd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	689b      	ldr	r3, [r3, #8]
 800cbc6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	430a      	orrs	r2, r1
 800cbd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbda:	f003 0320 	and.w	r3, r3, #32
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d00a      	beq.n	800cbf8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	689b      	ldr	r3, [r3, #8]
 800cbe8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	430a      	orrs	r2, r1
 800cbf6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d01a      	beq.n	800cc3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	685b      	ldr	r3, [r3, #4]
 800cc0a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	430a      	orrs	r2, r1
 800cc18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cc1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cc22:	d10a      	bne.n	800cc3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	685b      	ldr	r3, [r3, #4]
 800cc2a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	430a      	orrs	r2, r1
 800cc38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d00a      	beq.n	800cc5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	430a      	orrs	r2, r1
 800cc5a:	605a      	str	r2, [r3, #4]
  }
}
 800cc5c:	bf00      	nop
 800cc5e:	370c      	adds	r7, #12
 800cc60:	46bd      	mov	sp, r7
 800cc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc66:	4770      	bx	lr

0800cc68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b086      	sub	sp, #24
 800cc6c:	af02      	add	r7, sp, #8
 800cc6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	2200      	movs	r2, #0
 800cc74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cc78:	f7f8 f988 	bl	8004f8c <HAL_GetTick>
 800cc7c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	f003 0308 	and.w	r3, r3, #8
 800cc88:	2b08      	cmp	r3, #8
 800cc8a:	d10e      	bne.n	800ccaa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cc8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cc90:	9300      	str	r3, [sp, #0]
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	2200      	movs	r2, #0
 800cc96:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800cc9a:	6878      	ldr	r0, [r7, #4]
 800cc9c:	f000 f82f 	bl	800ccfe <UART_WaitOnFlagUntilTimeout>
 800cca0:	4603      	mov	r3, r0
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d001      	beq.n	800ccaa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cca6:	2303      	movs	r3, #3
 800cca8:	e025      	b.n	800ccf6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	f003 0304 	and.w	r3, r3, #4
 800ccb4:	2b04      	cmp	r3, #4
 800ccb6:	d10e      	bne.n	800ccd6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ccb8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ccbc:	9300      	str	r3, [sp, #0]
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ccc6:	6878      	ldr	r0, [r7, #4]
 800ccc8:	f000 f819 	bl	800ccfe <UART_WaitOnFlagUntilTimeout>
 800cccc:	4603      	mov	r3, r0
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d001      	beq.n	800ccd6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ccd2:	2303      	movs	r3, #3
 800ccd4:	e00f      	b.n	800ccf6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2220      	movs	r2, #32
 800ccda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	2220      	movs	r2, #32
 800cce2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	2200      	movs	r2, #0
 800ccea:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2200      	movs	r2, #0
 800ccf0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ccf4:	2300      	movs	r3, #0
}
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	3710      	adds	r7, #16
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	bd80      	pop	{r7, pc}

0800ccfe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ccfe:	b580      	push	{r7, lr}
 800cd00:	b09c      	sub	sp, #112	; 0x70
 800cd02:	af00      	add	r7, sp, #0
 800cd04:	60f8      	str	r0, [r7, #12]
 800cd06:	60b9      	str	r1, [r7, #8]
 800cd08:	603b      	str	r3, [r7, #0]
 800cd0a:	4613      	mov	r3, r2
 800cd0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd0e:	e0a9      	b.n	800ce64 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cd10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cd12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd16:	f000 80a5 	beq.w	800ce64 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd1a:	f7f8 f937 	bl	8004f8c <HAL_GetTick>
 800cd1e:	4602      	mov	r2, r0
 800cd20:	683b      	ldr	r3, [r7, #0]
 800cd22:	1ad3      	subs	r3, r2, r3
 800cd24:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800cd26:	429a      	cmp	r2, r3
 800cd28:	d302      	bcc.n	800cd30 <UART_WaitOnFlagUntilTimeout+0x32>
 800cd2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d140      	bne.n	800cdb2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd38:	e853 3f00 	ldrex	r3, [r3]
 800cd3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800cd3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd40:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cd44:	667b      	str	r3, [r7, #100]	; 0x64
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	461a      	mov	r2, r3
 800cd4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cd4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cd50:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd52:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cd54:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cd56:	e841 2300 	strex	r3, r2, [r1]
 800cd5a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800cd5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d1e6      	bne.n	800cd30 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	3308      	adds	r3, #8
 800cd68:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd6c:	e853 3f00 	ldrex	r3, [r3]
 800cd70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800cd72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd74:	f023 0301 	bic.w	r3, r3, #1
 800cd78:	663b      	str	r3, [r7, #96]	; 0x60
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	3308      	adds	r3, #8
 800cd80:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cd82:	64ba      	str	r2, [r7, #72]	; 0x48
 800cd84:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd86:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cd88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cd8a:	e841 2300 	strex	r3, r2, [r1]
 800cd8e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800cd90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d1e5      	bne.n	800cd62 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	2220      	movs	r2, #32
 800cd9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	2220      	movs	r2, #32
 800cda2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	2200      	movs	r2, #0
 800cdaa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800cdae:	2303      	movs	r3, #3
 800cdb0:	e069      	b.n	800ce86 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f003 0304 	and.w	r3, r3, #4
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d051      	beq.n	800ce64 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	69db      	ldr	r3, [r3, #28]
 800cdc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cdca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cdce:	d149      	bne.n	800ce64 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cdd8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cde0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cde2:	e853 3f00 	ldrex	r3, [r3]
 800cde6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cde8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cdee:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	461a      	mov	r2, r3
 800cdf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cdf8:	637b      	str	r3, [r7, #52]	; 0x34
 800cdfa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdfc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cdfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ce00:	e841 2300 	strex	r3, r2, [r1]
 800ce04:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ce06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d1e6      	bne.n	800cdda <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	3308      	adds	r3, #8
 800ce12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce14:	697b      	ldr	r3, [r7, #20]
 800ce16:	e853 3f00 	ldrex	r3, [r3]
 800ce1a:	613b      	str	r3, [r7, #16]
   return(result);
 800ce1c:	693b      	ldr	r3, [r7, #16]
 800ce1e:	f023 0301 	bic.w	r3, r3, #1
 800ce22:	66bb      	str	r3, [r7, #104]	; 0x68
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	3308      	adds	r3, #8
 800ce2a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ce2c:	623a      	str	r2, [r7, #32]
 800ce2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce30:	69f9      	ldr	r1, [r7, #28]
 800ce32:	6a3a      	ldr	r2, [r7, #32]
 800ce34:	e841 2300 	strex	r3, r2, [r1]
 800ce38:	61bb      	str	r3, [r7, #24]
   return(result);
 800ce3a:	69bb      	ldr	r3, [r7, #24]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d1e5      	bne.n	800ce0c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2220      	movs	r2, #32
 800ce44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	2220      	movs	r2, #32
 800ce4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	2220      	movs	r2, #32
 800ce54:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	2200      	movs	r2, #0
 800ce5c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800ce60:	2303      	movs	r3, #3
 800ce62:	e010      	b.n	800ce86 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	69da      	ldr	r2, [r3, #28]
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	4013      	ands	r3, r2
 800ce6e:	68ba      	ldr	r2, [r7, #8]
 800ce70:	429a      	cmp	r2, r3
 800ce72:	bf0c      	ite	eq
 800ce74:	2301      	moveq	r3, #1
 800ce76:	2300      	movne	r3, #0
 800ce78:	b2db      	uxtb	r3, r3
 800ce7a:	461a      	mov	r2, r3
 800ce7c:	79fb      	ldrb	r3, [r7, #7]
 800ce7e:	429a      	cmp	r2, r3
 800ce80:	f43f af46 	beq.w	800cd10 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ce84:	2300      	movs	r3, #0
}
 800ce86:	4618      	mov	r0, r3
 800ce88:	3770      	adds	r7, #112	; 0x70
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bd80      	pop	{r7, pc}

0800ce8e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ce8e:	b480      	push	{r7}
 800ce90:	b085      	sub	sp, #20
 800ce92:	af00      	add	r7, sp, #0
 800ce94:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ce9c:	2b01      	cmp	r3, #1
 800ce9e:	d101      	bne.n	800cea4 <HAL_UARTEx_DisableFifoMode+0x16>
 800cea0:	2302      	movs	r3, #2
 800cea2:	e027      	b.n	800cef4 <HAL_UARTEx_DisableFifoMode+0x66>
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	2201      	movs	r2, #1
 800cea8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	2224      	movs	r2, #36	; 0x24
 800ceb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	681a      	ldr	r2, [r3, #0]
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	f022 0201 	bic.w	r2, r2, #1
 800ceca:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ced2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	2200      	movs	r2, #0
 800ced8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	68fa      	ldr	r2, [r7, #12]
 800cee0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	2220      	movs	r2, #32
 800cee6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	2200      	movs	r2, #0
 800ceee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cef2:	2300      	movs	r3, #0
}
 800cef4:	4618      	mov	r0, r3
 800cef6:	3714      	adds	r7, #20
 800cef8:	46bd      	mov	sp, r7
 800cefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefe:	4770      	bx	lr

0800cf00 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b084      	sub	sp, #16
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
 800cf08:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cf10:	2b01      	cmp	r3, #1
 800cf12:	d101      	bne.n	800cf18 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cf14:	2302      	movs	r3, #2
 800cf16:	e02d      	b.n	800cf74 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2201      	movs	r2, #1
 800cf1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	2224      	movs	r2, #36	; 0x24
 800cf24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	681a      	ldr	r2, [r3, #0]
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	f022 0201 	bic.w	r2, r2, #1
 800cf3e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	689b      	ldr	r3, [r3, #8]
 800cf46:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	683a      	ldr	r2, [r7, #0]
 800cf50:	430a      	orrs	r2, r1
 800cf52:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cf54:	6878      	ldr	r0, [r7, #4]
 800cf56:	f000 f84f 	bl	800cff8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	68fa      	ldr	r2, [r7, #12]
 800cf60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	2220      	movs	r2, #32
 800cf66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cf72:	2300      	movs	r3, #0
}
 800cf74:	4618      	mov	r0, r3
 800cf76:	3710      	adds	r7, #16
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	bd80      	pop	{r7, pc}

0800cf7c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b084      	sub	sp, #16
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
 800cf84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cf8c:	2b01      	cmp	r3, #1
 800cf8e:	d101      	bne.n	800cf94 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cf90:	2302      	movs	r3, #2
 800cf92:	e02d      	b.n	800cff0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	2201      	movs	r2, #1
 800cf98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	2224      	movs	r2, #36	; 0x24
 800cfa0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	681a      	ldr	r2, [r3, #0]
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	f022 0201 	bic.w	r2, r2, #1
 800cfba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	689b      	ldr	r3, [r3, #8]
 800cfc2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	683a      	ldr	r2, [r7, #0]
 800cfcc:	430a      	orrs	r2, r1
 800cfce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cfd0:	6878      	ldr	r0, [r7, #4]
 800cfd2:	f000 f811 	bl	800cff8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	68fa      	ldr	r2, [r7, #12]
 800cfdc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	2220      	movs	r2, #32
 800cfe2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	2200      	movs	r2, #0
 800cfea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cfee:	2300      	movs	r3, #0
}
 800cff0:	4618      	mov	r0, r3
 800cff2:	3710      	adds	r7, #16
 800cff4:	46bd      	mov	sp, r7
 800cff6:	bd80      	pop	{r7, pc}

0800cff8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cff8:	b480      	push	{r7}
 800cffa:	b085      	sub	sp, #20
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d004:	2b00      	cmp	r3, #0
 800d006:	d108      	bne.n	800d01a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	2201      	movs	r2, #1
 800d00c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	2201      	movs	r2, #1
 800d014:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d018:	e031      	b.n	800d07e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d01a:	2308      	movs	r3, #8
 800d01c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d01e:	2308      	movs	r3, #8
 800d020:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	689b      	ldr	r3, [r3, #8]
 800d028:	0e5b      	lsrs	r3, r3, #25
 800d02a:	b2db      	uxtb	r3, r3
 800d02c:	f003 0307 	and.w	r3, r3, #7
 800d030:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	689b      	ldr	r3, [r3, #8]
 800d038:	0f5b      	lsrs	r3, r3, #29
 800d03a:	b2db      	uxtb	r3, r3
 800d03c:	f003 0307 	and.w	r3, r3, #7
 800d040:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d042:	7bbb      	ldrb	r3, [r7, #14]
 800d044:	7b3a      	ldrb	r2, [r7, #12]
 800d046:	4911      	ldr	r1, [pc, #68]	; (800d08c <UARTEx_SetNbDataToProcess+0x94>)
 800d048:	5c8a      	ldrb	r2, [r1, r2]
 800d04a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d04e:	7b3a      	ldrb	r2, [r7, #12]
 800d050:	490f      	ldr	r1, [pc, #60]	; (800d090 <UARTEx_SetNbDataToProcess+0x98>)
 800d052:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d054:	fb93 f3f2 	sdiv	r3, r3, r2
 800d058:	b29a      	uxth	r2, r3
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d060:	7bfb      	ldrb	r3, [r7, #15]
 800d062:	7b7a      	ldrb	r2, [r7, #13]
 800d064:	4909      	ldr	r1, [pc, #36]	; (800d08c <UARTEx_SetNbDataToProcess+0x94>)
 800d066:	5c8a      	ldrb	r2, [r1, r2]
 800d068:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d06c:	7b7a      	ldrb	r2, [r7, #13]
 800d06e:	4908      	ldr	r1, [pc, #32]	; (800d090 <UARTEx_SetNbDataToProcess+0x98>)
 800d070:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d072:	fb93 f3f2 	sdiv	r3, r3, r2
 800d076:	b29a      	uxth	r2, r3
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800d07e:	bf00      	nop
 800d080:	3714      	adds	r7, #20
 800d082:	46bd      	mov	sp, r7
 800d084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d088:	4770      	bx	lr
 800d08a:	bf00      	nop
 800d08c:	08010e7c 	.word	0x08010e7c
 800d090:	08010e84 	.word	0x08010e84

0800d094 <__errno>:
 800d094:	4b01      	ldr	r3, [pc, #4]	; (800d09c <__errno+0x8>)
 800d096:	6818      	ldr	r0, [r3, #0]
 800d098:	4770      	bx	lr
 800d09a:	bf00      	nop
 800d09c:	2000002c 	.word	0x2000002c

0800d0a0 <__libc_init_array>:
 800d0a0:	b570      	push	{r4, r5, r6, lr}
 800d0a2:	4d0d      	ldr	r5, [pc, #52]	; (800d0d8 <__libc_init_array+0x38>)
 800d0a4:	4c0d      	ldr	r4, [pc, #52]	; (800d0dc <__libc_init_array+0x3c>)
 800d0a6:	1b64      	subs	r4, r4, r5
 800d0a8:	10a4      	asrs	r4, r4, #2
 800d0aa:	2600      	movs	r6, #0
 800d0ac:	42a6      	cmp	r6, r4
 800d0ae:	d109      	bne.n	800d0c4 <__libc_init_array+0x24>
 800d0b0:	4d0b      	ldr	r5, [pc, #44]	; (800d0e0 <__libc_init_array+0x40>)
 800d0b2:	4c0c      	ldr	r4, [pc, #48]	; (800d0e4 <__libc_init_array+0x44>)
 800d0b4:	f003 fdba 	bl	8010c2c <_init>
 800d0b8:	1b64      	subs	r4, r4, r5
 800d0ba:	10a4      	asrs	r4, r4, #2
 800d0bc:	2600      	movs	r6, #0
 800d0be:	42a6      	cmp	r6, r4
 800d0c0:	d105      	bne.n	800d0ce <__libc_init_array+0x2e>
 800d0c2:	bd70      	pop	{r4, r5, r6, pc}
 800d0c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0c8:	4798      	blx	r3
 800d0ca:	3601      	adds	r6, #1
 800d0cc:	e7ee      	b.n	800d0ac <__libc_init_array+0xc>
 800d0ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0d2:	4798      	blx	r3
 800d0d4:	3601      	adds	r6, #1
 800d0d6:	e7f2      	b.n	800d0be <__libc_init_array+0x1e>
 800d0d8:	08011644 	.word	0x08011644
 800d0dc:	08011644 	.word	0x08011644
 800d0e0:	08011644 	.word	0x08011644
 800d0e4:	08011648 	.word	0x08011648

0800d0e8 <memset>:
 800d0e8:	4402      	add	r2, r0
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	4293      	cmp	r3, r2
 800d0ee:	d100      	bne.n	800d0f2 <memset+0xa>
 800d0f0:	4770      	bx	lr
 800d0f2:	f803 1b01 	strb.w	r1, [r3], #1
 800d0f6:	e7f9      	b.n	800d0ec <memset+0x4>

0800d0f8 <__cvt>:
 800d0f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d0fc:	ec55 4b10 	vmov	r4, r5, d0
 800d100:	2d00      	cmp	r5, #0
 800d102:	460e      	mov	r6, r1
 800d104:	4619      	mov	r1, r3
 800d106:	462b      	mov	r3, r5
 800d108:	bfbb      	ittet	lt
 800d10a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d10e:	461d      	movlt	r5, r3
 800d110:	2300      	movge	r3, #0
 800d112:	232d      	movlt	r3, #45	; 0x2d
 800d114:	700b      	strb	r3, [r1, #0]
 800d116:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d118:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d11c:	4691      	mov	r9, r2
 800d11e:	f023 0820 	bic.w	r8, r3, #32
 800d122:	bfbc      	itt	lt
 800d124:	4622      	movlt	r2, r4
 800d126:	4614      	movlt	r4, r2
 800d128:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d12c:	d005      	beq.n	800d13a <__cvt+0x42>
 800d12e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d132:	d100      	bne.n	800d136 <__cvt+0x3e>
 800d134:	3601      	adds	r6, #1
 800d136:	2102      	movs	r1, #2
 800d138:	e000      	b.n	800d13c <__cvt+0x44>
 800d13a:	2103      	movs	r1, #3
 800d13c:	ab03      	add	r3, sp, #12
 800d13e:	9301      	str	r3, [sp, #4]
 800d140:	ab02      	add	r3, sp, #8
 800d142:	9300      	str	r3, [sp, #0]
 800d144:	ec45 4b10 	vmov	d0, r4, r5
 800d148:	4653      	mov	r3, sl
 800d14a:	4632      	mov	r2, r6
 800d14c:	f000 fcec 	bl	800db28 <_dtoa_r>
 800d150:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d154:	4607      	mov	r7, r0
 800d156:	d102      	bne.n	800d15e <__cvt+0x66>
 800d158:	f019 0f01 	tst.w	r9, #1
 800d15c:	d022      	beq.n	800d1a4 <__cvt+0xac>
 800d15e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d162:	eb07 0906 	add.w	r9, r7, r6
 800d166:	d110      	bne.n	800d18a <__cvt+0x92>
 800d168:	783b      	ldrb	r3, [r7, #0]
 800d16a:	2b30      	cmp	r3, #48	; 0x30
 800d16c:	d10a      	bne.n	800d184 <__cvt+0x8c>
 800d16e:	2200      	movs	r2, #0
 800d170:	2300      	movs	r3, #0
 800d172:	4620      	mov	r0, r4
 800d174:	4629      	mov	r1, r5
 800d176:	f7f3 fccf 	bl	8000b18 <__aeabi_dcmpeq>
 800d17a:	b918      	cbnz	r0, 800d184 <__cvt+0x8c>
 800d17c:	f1c6 0601 	rsb	r6, r6, #1
 800d180:	f8ca 6000 	str.w	r6, [sl]
 800d184:	f8da 3000 	ldr.w	r3, [sl]
 800d188:	4499      	add	r9, r3
 800d18a:	2200      	movs	r2, #0
 800d18c:	2300      	movs	r3, #0
 800d18e:	4620      	mov	r0, r4
 800d190:	4629      	mov	r1, r5
 800d192:	f7f3 fcc1 	bl	8000b18 <__aeabi_dcmpeq>
 800d196:	b108      	cbz	r0, 800d19c <__cvt+0xa4>
 800d198:	f8cd 900c 	str.w	r9, [sp, #12]
 800d19c:	2230      	movs	r2, #48	; 0x30
 800d19e:	9b03      	ldr	r3, [sp, #12]
 800d1a0:	454b      	cmp	r3, r9
 800d1a2:	d307      	bcc.n	800d1b4 <__cvt+0xbc>
 800d1a4:	9b03      	ldr	r3, [sp, #12]
 800d1a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d1a8:	1bdb      	subs	r3, r3, r7
 800d1aa:	4638      	mov	r0, r7
 800d1ac:	6013      	str	r3, [r2, #0]
 800d1ae:	b004      	add	sp, #16
 800d1b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1b4:	1c59      	adds	r1, r3, #1
 800d1b6:	9103      	str	r1, [sp, #12]
 800d1b8:	701a      	strb	r2, [r3, #0]
 800d1ba:	e7f0      	b.n	800d19e <__cvt+0xa6>

0800d1bc <__exponent>:
 800d1bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d1be:	4603      	mov	r3, r0
 800d1c0:	2900      	cmp	r1, #0
 800d1c2:	bfb8      	it	lt
 800d1c4:	4249      	neglt	r1, r1
 800d1c6:	f803 2b02 	strb.w	r2, [r3], #2
 800d1ca:	bfb4      	ite	lt
 800d1cc:	222d      	movlt	r2, #45	; 0x2d
 800d1ce:	222b      	movge	r2, #43	; 0x2b
 800d1d0:	2909      	cmp	r1, #9
 800d1d2:	7042      	strb	r2, [r0, #1]
 800d1d4:	dd2a      	ble.n	800d22c <__exponent+0x70>
 800d1d6:	f10d 0407 	add.w	r4, sp, #7
 800d1da:	46a4      	mov	ip, r4
 800d1dc:	270a      	movs	r7, #10
 800d1de:	46a6      	mov	lr, r4
 800d1e0:	460a      	mov	r2, r1
 800d1e2:	fb91 f6f7 	sdiv	r6, r1, r7
 800d1e6:	fb07 1516 	mls	r5, r7, r6, r1
 800d1ea:	3530      	adds	r5, #48	; 0x30
 800d1ec:	2a63      	cmp	r2, #99	; 0x63
 800d1ee:	f104 34ff 	add.w	r4, r4, #4294967295
 800d1f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d1f6:	4631      	mov	r1, r6
 800d1f8:	dcf1      	bgt.n	800d1de <__exponent+0x22>
 800d1fa:	3130      	adds	r1, #48	; 0x30
 800d1fc:	f1ae 0502 	sub.w	r5, lr, #2
 800d200:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d204:	1c44      	adds	r4, r0, #1
 800d206:	4629      	mov	r1, r5
 800d208:	4561      	cmp	r1, ip
 800d20a:	d30a      	bcc.n	800d222 <__exponent+0x66>
 800d20c:	f10d 0209 	add.w	r2, sp, #9
 800d210:	eba2 020e 	sub.w	r2, r2, lr
 800d214:	4565      	cmp	r5, ip
 800d216:	bf88      	it	hi
 800d218:	2200      	movhi	r2, #0
 800d21a:	4413      	add	r3, r2
 800d21c:	1a18      	subs	r0, r3, r0
 800d21e:	b003      	add	sp, #12
 800d220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d222:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d226:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d22a:	e7ed      	b.n	800d208 <__exponent+0x4c>
 800d22c:	2330      	movs	r3, #48	; 0x30
 800d22e:	3130      	adds	r1, #48	; 0x30
 800d230:	7083      	strb	r3, [r0, #2]
 800d232:	70c1      	strb	r1, [r0, #3]
 800d234:	1d03      	adds	r3, r0, #4
 800d236:	e7f1      	b.n	800d21c <__exponent+0x60>

0800d238 <_printf_float>:
 800d238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d23c:	ed2d 8b02 	vpush	{d8}
 800d240:	b08d      	sub	sp, #52	; 0x34
 800d242:	460c      	mov	r4, r1
 800d244:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d248:	4616      	mov	r6, r2
 800d24a:	461f      	mov	r7, r3
 800d24c:	4605      	mov	r5, r0
 800d24e:	f001 fa59 	bl	800e704 <_localeconv_r>
 800d252:	f8d0 a000 	ldr.w	sl, [r0]
 800d256:	4650      	mov	r0, sl
 800d258:	f7f2 ffe2 	bl	8000220 <strlen>
 800d25c:	2300      	movs	r3, #0
 800d25e:	930a      	str	r3, [sp, #40]	; 0x28
 800d260:	6823      	ldr	r3, [r4, #0]
 800d262:	9305      	str	r3, [sp, #20]
 800d264:	f8d8 3000 	ldr.w	r3, [r8]
 800d268:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d26c:	3307      	adds	r3, #7
 800d26e:	f023 0307 	bic.w	r3, r3, #7
 800d272:	f103 0208 	add.w	r2, r3, #8
 800d276:	f8c8 2000 	str.w	r2, [r8]
 800d27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d27e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d282:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d286:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d28a:	9307      	str	r3, [sp, #28]
 800d28c:	f8cd 8018 	str.w	r8, [sp, #24]
 800d290:	ee08 0a10 	vmov	s16, r0
 800d294:	4b9f      	ldr	r3, [pc, #636]	; (800d514 <_printf_float+0x2dc>)
 800d296:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d29a:	f04f 32ff 	mov.w	r2, #4294967295
 800d29e:	f7f3 fc6d 	bl	8000b7c <__aeabi_dcmpun>
 800d2a2:	bb88      	cbnz	r0, 800d308 <_printf_float+0xd0>
 800d2a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d2a8:	4b9a      	ldr	r3, [pc, #616]	; (800d514 <_printf_float+0x2dc>)
 800d2aa:	f04f 32ff 	mov.w	r2, #4294967295
 800d2ae:	f7f3 fc47 	bl	8000b40 <__aeabi_dcmple>
 800d2b2:	bb48      	cbnz	r0, 800d308 <_printf_float+0xd0>
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	4640      	mov	r0, r8
 800d2ba:	4649      	mov	r1, r9
 800d2bc:	f7f3 fc36 	bl	8000b2c <__aeabi_dcmplt>
 800d2c0:	b110      	cbz	r0, 800d2c8 <_printf_float+0x90>
 800d2c2:	232d      	movs	r3, #45	; 0x2d
 800d2c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d2c8:	4b93      	ldr	r3, [pc, #588]	; (800d518 <_printf_float+0x2e0>)
 800d2ca:	4894      	ldr	r0, [pc, #592]	; (800d51c <_printf_float+0x2e4>)
 800d2cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d2d0:	bf94      	ite	ls
 800d2d2:	4698      	movls	r8, r3
 800d2d4:	4680      	movhi	r8, r0
 800d2d6:	2303      	movs	r3, #3
 800d2d8:	6123      	str	r3, [r4, #16]
 800d2da:	9b05      	ldr	r3, [sp, #20]
 800d2dc:	f023 0204 	bic.w	r2, r3, #4
 800d2e0:	6022      	str	r2, [r4, #0]
 800d2e2:	f04f 0900 	mov.w	r9, #0
 800d2e6:	9700      	str	r7, [sp, #0]
 800d2e8:	4633      	mov	r3, r6
 800d2ea:	aa0b      	add	r2, sp, #44	; 0x2c
 800d2ec:	4621      	mov	r1, r4
 800d2ee:	4628      	mov	r0, r5
 800d2f0:	f000 f9d8 	bl	800d6a4 <_printf_common>
 800d2f4:	3001      	adds	r0, #1
 800d2f6:	f040 8090 	bne.w	800d41a <_printf_float+0x1e2>
 800d2fa:	f04f 30ff 	mov.w	r0, #4294967295
 800d2fe:	b00d      	add	sp, #52	; 0x34
 800d300:	ecbd 8b02 	vpop	{d8}
 800d304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d308:	4642      	mov	r2, r8
 800d30a:	464b      	mov	r3, r9
 800d30c:	4640      	mov	r0, r8
 800d30e:	4649      	mov	r1, r9
 800d310:	f7f3 fc34 	bl	8000b7c <__aeabi_dcmpun>
 800d314:	b140      	cbz	r0, 800d328 <_printf_float+0xf0>
 800d316:	464b      	mov	r3, r9
 800d318:	2b00      	cmp	r3, #0
 800d31a:	bfbc      	itt	lt
 800d31c:	232d      	movlt	r3, #45	; 0x2d
 800d31e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d322:	487f      	ldr	r0, [pc, #508]	; (800d520 <_printf_float+0x2e8>)
 800d324:	4b7f      	ldr	r3, [pc, #508]	; (800d524 <_printf_float+0x2ec>)
 800d326:	e7d1      	b.n	800d2cc <_printf_float+0x94>
 800d328:	6863      	ldr	r3, [r4, #4]
 800d32a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d32e:	9206      	str	r2, [sp, #24]
 800d330:	1c5a      	adds	r2, r3, #1
 800d332:	d13f      	bne.n	800d3b4 <_printf_float+0x17c>
 800d334:	2306      	movs	r3, #6
 800d336:	6063      	str	r3, [r4, #4]
 800d338:	9b05      	ldr	r3, [sp, #20]
 800d33a:	6861      	ldr	r1, [r4, #4]
 800d33c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d340:	2300      	movs	r3, #0
 800d342:	9303      	str	r3, [sp, #12]
 800d344:	ab0a      	add	r3, sp, #40	; 0x28
 800d346:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d34a:	ab09      	add	r3, sp, #36	; 0x24
 800d34c:	ec49 8b10 	vmov	d0, r8, r9
 800d350:	9300      	str	r3, [sp, #0]
 800d352:	6022      	str	r2, [r4, #0]
 800d354:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d358:	4628      	mov	r0, r5
 800d35a:	f7ff fecd 	bl	800d0f8 <__cvt>
 800d35e:	9b06      	ldr	r3, [sp, #24]
 800d360:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d362:	2b47      	cmp	r3, #71	; 0x47
 800d364:	4680      	mov	r8, r0
 800d366:	d108      	bne.n	800d37a <_printf_float+0x142>
 800d368:	1cc8      	adds	r0, r1, #3
 800d36a:	db02      	blt.n	800d372 <_printf_float+0x13a>
 800d36c:	6863      	ldr	r3, [r4, #4]
 800d36e:	4299      	cmp	r1, r3
 800d370:	dd41      	ble.n	800d3f6 <_printf_float+0x1be>
 800d372:	f1ab 0b02 	sub.w	fp, fp, #2
 800d376:	fa5f fb8b 	uxtb.w	fp, fp
 800d37a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d37e:	d820      	bhi.n	800d3c2 <_printf_float+0x18a>
 800d380:	3901      	subs	r1, #1
 800d382:	465a      	mov	r2, fp
 800d384:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d388:	9109      	str	r1, [sp, #36]	; 0x24
 800d38a:	f7ff ff17 	bl	800d1bc <__exponent>
 800d38e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d390:	1813      	adds	r3, r2, r0
 800d392:	2a01      	cmp	r2, #1
 800d394:	4681      	mov	r9, r0
 800d396:	6123      	str	r3, [r4, #16]
 800d398:	dc02      	bgt.n	800d3a0 <_printf_float+0x168>
 800d39a:	6822      	ldr	r2, [r4, #0]
 800d39c:	07d2      	lsls	r2, r2, #31
 800d39e:	d501      	bpl.n	800d3a4 <_printf_float+0x16c>
 800d3a0:	3301      	adds	r3, #1
 800d3a2:	6123      	str	r3, [r4, #16]
 800d3a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d09c      	beq.n	800d2e6 <_printf_float+0xae>
 800d3ac:	232d      	movs	r3, #45	; 0x2d
 800d3ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d3b2:	e798      	b.n	800d2e6 <_printf_float+0xae>
 800d3b4:	9a06      	ldr	r2, [sp, #24]
 800d3b6:	2a47      	cmp	r2, #71	; 0x47
 800d3b8:	d1be      	bne.n	800d338 <_printf_float+0x100>
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d1bc      	bne.n	800d338 <_printf_float+0x100>
 800d3be:	2301      	movs	r3, #1
 800d3c0:	e7b9      	b.n	800d336 <_printf_float+0xfe>
 800d3c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d3c6:	d118      	bne.n	800d3fa <_printf_float+0x1c2>
 800d3c8:	2900      	cmp	r1, #0
 800d3ca:	6863      	ldr	r3, [r4, #4]
 800d3cc:	dd0b      	ble.n	800d3e6 <_printf_float+0x1ae>
 800d3ce:	6121      	str	r1, [r4, #16]
 800d3d0:	b913      	cbnz	r3, 800d3d8 <_printf_float+0x1a0>
 800d3d2:	6822      	ldr	r2, [r4, #0]
 800d3d4:	07d0      	lsls	r0, r2, #31
 800d3d6:	d502      	bpl.n	800d3de <_printf_float+0x1a6>
 800d3d8:	3301      	adds	r3, #1
 800d3da:	440b      	add	r3, r1
 800d3dc:	6123      	str	r3, [r4, #16]
 800d3de:	65a1      	str	r1, [r4, #88]	; 0x58
 800d3e0:	f04f 0900 	mov.w	r9, #0
 800d3e4:	e7de      	b.n	800d3a4 <_printf_float+0x16c>
 800d3e6:	b913      	cbnz	r3, 800d3ee <_printf_float+0x1b6>
 800d3e8:	6822      	ldr	r2, [r4, #0]
 800d3ea:	07d2      	lsls	r2, r2, #31
 800d3ec:	d501      	bpl.n	800d3f2 <_printf_float+0x1ba>
 800d3ee:	3302      	adds	r3, #2
 800d3f0:	e7f4      	b.n	800d3dc <_printf_float+0x1a4>
 800d3f2:	2301      	movs	r3, #1
 800d3f4:	e7f2      	b.n	800d3dc <_printf_float+0x1a4>
 800d3f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d3fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3fc:	4299      	cmp	r1, r3
 800d3fe:	db05      	blt.n	800d40c <_printf_float+0x1d4>
 800d400:	6823      	ldr	r3, [r4, #0]
 800d402:	6121      	str	r1, [r4, #16]
 800d404:	07d8      	lsls	r0, r3, #31
 800d406:	d5ea      	bpl.n	800d3de <_printf_float+0x1a6>
 800d408:	1c4b      	adds	r3, r1, #1
 800d40a:	e7e7      	b.n	800d3dc <_printf_float+0x1a4>
 800d40c:	2900      	cmp	r1, #0
 800d40e:	bfd4      	ite	le
 800d410:	f1c1 0202 	rsble	r2, r1, #2
 800d414:	2201      	movgt	r2, #1
 800d416:	4413      	add	r3, r2
 800d418:	e7e0      	b.n	800d3dc <_printf_float+0x1a4>
 800d41a:	6823      	ldr	r3, [r4, #0]
 800d41c:	055a      	lsls	r2, r3, #21
 800d41e:	d407      	bmi.n	800d430 <_printf_float+0x1f8>
 800d420:	6923      	ldr	r3, [r4, #16]
 800d422:	4642      	mov	r2, r8
 800d424:	4631      	mov	r1, r6
 800d426:	4628      	mov	r0, r5
 800d428:	47b8      	blx	r7
 800d42a:	3001      	adds	r0, #1
 800d42c:	d12c      	bne.n	800d488 <_printf_float+0x250>
 800d42e:	e764      	b.n	800d2fa <_printf_float+0xc2>
 800d430:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d434:	f240 80e0 	bls.w	800d5f8 <_printf_float+0x3c0>
 800d438:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d43c:	2200      	movs	r2, #0
 800d43e:	2300      	movs	r3, #0
 800d440:	f7f3 fb6a 	bl	8000b18 <__aeabi_dcmpeq>
 800d444:	2800      	cmp	r0, #0
 800d446:	d034      	beq.n	800d4b2 <_printf_float+0x27a>
 800d448:	4a37      	ldr	r2, [pc, #220]	; (800d528 <_printf_float+0x2f0>)
 800d44a:	2301      	movs	r3, #1
 800d44c:	4631      	mov	r1, r6
 800d44e:	4628      	mov	r0, r5
 800d450:	47b8      	blx	r7
 800d452:	3001      	adds	r0, #1
 800d454:	f43f af51 	beq.w	800d2fa <_printf_float+0xc2>
 800d458:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d45c:	429a      	cmp	r2, r3
 800d45e:	db02      	blt.n	800d466 <_printf_float+0x22e>
 800d460:	6823      	ldr	r3, [r4, #0]
 800d462:	07d8      	lsls	r0, r3, #31
 800d464:	d510      	bpl.n	800d488 <_printf_float+0x250>
 800d466:	ee18 3a10 	vmov	r3, s16
 800d46a:	4652      	mov	r2, sl
 800d46c:	4631      	mov	r1, r6
 800d46e:	4628      	mov	r0, r5
 800d470:	47b8      	blx	r7
 800d472:	3001      	adds	r0, #1
 800d474:	f43f af41 	beq.w	800d2fa <_printf_float+0xc2>
 800d478:	f04f 0800 	mov.w	r8, #0
 800d47c:	f104 091a 	add.w	r9, r4, #26
 800d480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d482:	3b01      	subs	r3, #1
 800d484:	4543      	cmp	r3, r8
 800d486:	dc09      	bgt.n	800d49c <_printf_float+0x264>
 800d488:	6823      	ldr	r3, [r4, #0]
 800d48a:	079b      	lsls	r3, r3, #30
 800d48c:	f100 8105 	bmi.w	800d69a <_printf_float+0x462>
 800d490:	68e0      	ldr	r0, [r4, #12]
 800d492:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d494:	4298      	cmp	r0, r3
 800d496:	bfb8      	it	lt
 800d498:	4618      	movlt	r0, r3
 800d49a:	e730      	b.n	800d2fe <_printf_float+0xc6>
 800d49c:	2301      	movs	r3, #1
 800d49e:	464a      	mov	r2, r9
 800d4a0:	4631      	mov	r1, r6
 800d4a2:	4628      	mov	r0, r5
 800d4a4:	47b8      	blx	r7
 800d4a6:	3001      	adds	r0, #1
 800d4a8:	f43f af27 	beq.w	800d2fa <_printf_float+0xc2>
 800d4ac:	f108 0801 	add.w	r8, r8, #1
 800d4b0:	e7e6      	b.n	800d480 <_printf_float+0x248>
 800d4b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	dc39      	bgt.n	800d52c <_printf_float+0x2f4>
 800d4b8:	4a1b      	ldr	r2, [pc, #108]	; (800d528 <_printf_float+0x2f0>)
 800d4ba:	2301      	movs	r3, #1
 800d4bc:	4631      	mov	r1, r6
 800d4be:	4628      	mov	r0, r5
 800d4c0:	47b8      	blx	r7
 800d4c2:	3001      	adds	r0, #1
 800d4c4:	f43f af19 	beq.w	800d2fa <_printf_float+0xc2>
 800d4c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d4cc:	4313      	orrs	r3, r2
 800d4ce:	d102      	bne.n	800d4d6 <_printf_float+0x29e>
 800d4d0:	6823      	ldr	r3, [r4, #0]
 800d4d2:	07d9      	lsls	r1, r3, #31
 800d4d4:	d5d8      	bpl.n	800d488 <_printf_float+0x250>
 800d4d6:	ee18 3a10 	vmov	r3, s16
 800d4da:	4652      	mov	r2, sl
 800d4dc:	4631      	mov	r1, r6
 800d4de:	4628      	mov	r0, r5
 800d4e0:	47b8      	blx	r7
 800d4e2:	3001      	adds	r0, #1
 800d4e4:	f43f af09 	beq.w	800d2fa <_printf_float+0xc2>
 800d4e8:	f04f 0900 	mov.w	r9, #0
 800d4ec:	f104 0a1a 	add.w	sl, r4, #26
 800d4f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4f2:	425b      	negs	r3, r3
 800d4f4:	454b      	cmp	r3, r9
 800d4f6:	dc01      	bgt.n	800d4fc <_printf_float+0x2c4>
 800d4f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4fa:	e792      	b.n	800d422 <_printf_float+0x1ea>
 800d4fc:	2301      	movs	r3, #1
 800d4fe:	4652      	mov	r2, sl
 800d500:	4631      	mov	r1, r6
 800d502:	4628      	mov	r0, r5
 800d504:	47b8      	blx	r7
 800d506:	3001      	adds	r0, #1
 800d508:	f43f aef7 	beq.w	800d2fa <_printf_float+0xc2>
 800d50c:	f109 0901 	add.w	r9, r9, #1
 800d510:	e7ee      	b.n	800d4f0 <_printf_float+0x2b8>
 800d512:	bf00      	nop
 800d514:	7fefffff 	.word	0x7fefffff
 800d518:	08010e90 	.word	0x08010e90
 800d51c:	08010e94 	.word	0x08010e94
 800d520:	08010e9c 	.word	0x08010e9c
 800d524:	08010e98 	.word	0x08010e98
 800d528:	08010ea0 	.word	0x08010ea0
 800d52c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d52e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d530:	429a      	cmp	r2, r3
 800d532:	bfa8      	it	ge
 800d534:	461a      	movge	r2, r3
 800d536:	2a00      	cmp	r2, #0
 800d538:	4691      	mov	r9, r2
 800d53a:	dc37      	bgt.n	800d5ac <_printf_float+0x374>
 800d53c:	f04f 0b00 	mov.w	fp, #0
 800d540:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d544:	f104 021a 	add.w	r2, r4, #26
 800d548:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d54a:	9305      	str	r3, [sp, #20]
 800d54c:	eba3 0309 	sub.w	r3, r3, r9
 800d550:	455b      	cmp	r3, fp
 800d552:	dc33      	bgt.n	800d5bc <_printf_float+0x384>
 800d554:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d558:	429a      	cmp	r2, r3
 800d55a:	db3b      	blt.n	800d5d4 <_printf_float+0x39c>
 800d55c:	6823      	ldr	r3, [r4, #0]
 800d55e:	07da      	lsls	r2, r3, #31
 800d560:	d438      	bmi.n	800d5d4 <_printf_float+0x39c>
 800d562:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d564:	9a05      	ldr	r2, [sp, #20]
 800d566:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d568:	1a9a      	subs	r2, r3, r2
 800d56a:	eba3 0901 	sub.w	r9, r3, r1
 800d56e:	4591      	cmp	r9, r2
 800d570:	bfa8      	it	ge
 800d572:	4691      	movge	r9, r2
 800d574:	f1b9 0f00 	cmp.w	r9, #0
 800d578:	dc35      	bgt.n	800d5e6 <_printf_float+0x3ae>
 800d57a:	f04f 0800 	mov.w	r8, #0
 800d57e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d582:	f104 0a1a 	add.w	sl, r4, #26
 800d586:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d58a:	1a9b      	subs	r3, r3, r2
 800d58c:	eba3 0309 	sub.w	r3, r3, r9
 800d590:	4543      	cmp	r3, r8
 800d592:	f77f af79 	ble.w	800d488 <_printf_float+0x250>
 800d596:	2301      	movs	r3, #1
 800d598:	4652      	mov	r2, sl
 800d59a:	4631      	mov	r1, r6
 800d59c:	4628      	mov	r0, r5
 800d59e:	47b8      	blx	r7
 800d5a0:	3001      	adds	r0, #1
 800d5a2:	f43f aeaa 	beq.w	800d2fa <_printf_float+0xc2>
 800d5a6:	f108 0801 	add.w	r8, r8, #1
 800d5aa:	e7ec      	b.n	800d586 <_printf_float+0x34e>
 800d5ac:	4613      	mov	r3, r2
 800d5ae:	4631      	mov	r1, r6
 800d5b0:	4642      	mov	r2, r8
 800d5b2:	4628      	mov	r0, r5
 800d5b4:	47b8      	blx	r7
 800d5b6:	3001      	adds	r0, #1
 800d5b8:	d1c0      	bne.n	800d53c <_printf_float+0x304>
 800d5ba:	e69e      	b.n	800d2fa <_printf_float+0xc2>
 800d5bc:	2301      	movs	r3, #1
 800d5be:	4631      	mov	r1, r6
 800d5c0:	4628      	mov	r0, r5
 800d5c2:	9205      	str	r2, [sp, #20]
 800d5c4:	47b8      	blx	r7
 800d5c6:	3001      	adds	r0, #1
 800d5c8:	f43f ae97 	beq.w	800d2fa <_printf_float+0xc2>
 800d5cc:	9a05      	ldr	r2, [sp, #20]
 800d5ce:	f10b 0b01 	add.w	fp, fp, #1
 800d5d2:	e7b9      	b.n	800d548 <_printf_float+0x310>
 800d5d4:	ee18 3a10 	vmov	r3, s16
 800d5d8:	4652      	mov	r2, sl
 800d5da:	4631      	mov	r1, r6
 800d5dc:	4628      	mov	r0, r5
 800d5de:	47b8      	blx	r7
 800d5e0:	3001      	adds	r0, #1
 800d5e2:	d1be      	bne.n	800d562 <_printf_float+0x32a>
 800d5e4:	e689      	b.n	800d2fa <_printf_float+0xc2>
 800d5e6:	9a05      	ldr	r2, [sp, #20]
 800d5e8:	464b      	mov	r3, r9
 800d5ea:	4442      	add	r2, r8
 800d5ec:	4631      	mov	r1, r6
 800d5ee:	4628      	mov	r0, r5
 800d5f0:	47b8      	blx	r7
 800d5f2:	3001      	adds	r0, #1
 800d5f4:	d1c1      	bne.n	800d57a <_printf_float+0x342>
 800d5f6:	e680      	b.n	800d2fa <_printf_float+0xc2>
 800d5f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d5fa:	2a01      	cmp	r2, #1
 800d5fc:	dc01      	bgt.n	800d602 <_printf_float+0x3ca>
 800d5fe:	07db      	lsls	r3, r3, #31
 800d600:	d538      	bpl.n	800d674 <_printf_float+0x43c>
 800d602:	2301      	movs	r3, #1
 800d604:	4642      	mov	r2, r8
 800d606:	4631      	mov	r1, r6
 800d608:	4628      	mov	r0, r5
 800d60a:	47b8      	blx	r7
 800d60c:	3001      	adds	r0, #1
 800d60e:	f43f ae74 	beq.w	800d2fa <_printf_float+0xc2>
 800d612:	ee18 3a10 	vmov	r3, s16
 800d616:	4652      	mov	r2, sl
 800d618:	4631      	mov	r1, r6
 800d61a:	4628      	mov	r0, r5
 800d61c:	47b8      	blx	r7
 800d61e:	3001      	adds	r0, #1
 800d620:	f43f ae6b 	beq.w	800d2fa <_printf_float+0xc2>
 800d624:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d628:	2200      	movs	r2, #0
 800d62a:	2300      	movs	r3, #0
 800d62c:	f7f3 fa74 	bl	8000b18 <__aeabi_dcmpeq>
 800d630:	b9d8      	cbnz	r0, 800d66a <_printf_float+0x432>
 800d632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d634:	f108 0201 	add.w	r2, r8, #1
 800d638:	3b01      	subs	r3, #1
 800d63a:	4631      	mov	r1, r6
 800d63c:	4628      	mov	r0, r5
 800d63e:	47b8      	blx	r7
 800d640:	3001      	adds	r0, #1
 800d642:	d10e      	bne.n	800d662 <_printf_float+0x42a>
 800d644:	e659      	b.n	800d2fa <_printf_float+0xc2>
 800d646:	2301      	movs	r3, #1
 800d648:	4652      	mov	r2, sl
 800d64a:	4631      	mov	r1, r6
 800d64c:	4628      	mov	r0, r5
 800d64e:	47b8      	blx	r7
 800d650:	3001      	adds	r0, #1
 800d652:	f43f ae52 	beq.w	800d2fa <_printf_float+0xc2>
 800d656:	f108 0801 	add.w	r8, r8, #1
 800d65a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d65c:	3b01      	subs	r3, #1
 800d65e:	4543      	cmp	r3, r8
 800d660:	dcf1      	bgt.n	800d646 <_printf_float+0x40e>
 800d662:	464b      	mov	r3, r9
 800d664:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d668:	e6dc      	b.n	800d424 <_printf_float+0x1ec>
 800d66a:	f04f 0800 	mov.w	r8, #0
 800d66e:	f104 0a1a 	add.w	sl, r4, #26
 800d672:	e7f2      	b.n	800d65a <_printf_float+0x422>
 800d674:	2301      	movs	r3, #1
 800d676:	4642      	mov	r2, r8
 800d678:	e7df      	b.n	800d63a <_printf_float+0x402>
 800d67a:	2301      	movs	r3, #1
 800d67c:	464a      	mov	r2, r9
 800d67e:	4631      	mov	r1, r6
 800d680:	4628      	mov	r0, r5
 800d682:	47b8      	blx	r7
 800d684:	3001      	adds	r0, #1
 800d686:	f43f ae38 	beq.w	800d2fa <_printf_float+0xc2>
 800d68a:	f108 0801 	add.w	r8, r8, #1
 800d68e:	68e3      	ldr	r3, [r4, #12]
 800d690:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d692:	1a5b      	subs	r3, r3, r1
 800d694:	4543      	cmp	r3, r8
 800d696:	dcf0      	bgt.n	800d67a <_printf_float+0x442>
 800d698:	e6fa      	b.n	800d490 <_printf_float+0x258>
 800d69a:	f04f 0800 	mov.w	r8, #0
 800d69e:	f104 0919 	add.w	r9, r4, #25
 800d6a2:	e7f4      	b.n	800d68e <_printf_float+0x456>

0800d6a4 <_printf_common>:
 800d6a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6a8:	4616      	mov	r6, r2
 800d6aa:	4699      	mov	r9, r3
 800d6ac:	688a      	ldr	r2, [r1, #8]
 800d6ae:	690b      	ldr	r3, [r1, #16]
 800d6b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d6b4:	4293      	cmp	r3, r2
 800d6b6:	bfb8      	it	lt
 800d6b8:	4613      	movlt	r3, r2
 800d6ba:	6033      	str	r3, [r6, #0]
 800d6bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d6c0:	4607      	mov	r7, r0
 800d6c2:	460c      	mov	r4, r1
 800d6c4:	b10a      	cbz	r2, 800d6ca <_printf_common+0x26>
 800d6c6:	3301      	adds	r3, #1
 800d6c8:	6033      	str	r3, [r6, #0]
 800d6ca:	6823      	ldr	r3, [r4, #0]
 800d6cc:	0699      	lsls	r1, r3, #26
 800d6ce:	bf42      	ittt	mi
 800d6d0:	6833      	ldrmi	r3, [r6, #0]
 800d6d2:	3302      	addmi	r3, #2
 800d6d4:	6033      	strmi	r3, [r6, #0]
 800d6d6:	6825      	ldr	r5, [r4, #0]
 800d6d8:	f015 0506 	ands.w	r5, r5, #6
 800d6dc:	d106      	bne.n	800d6ec <_printf_common+0x48>
 800d6de:	f104 0a19 	add.w	sl, r4, #25
 800d6e2:	68e3      	ldr	r3, [r4, #12]
 800d6e4:	6832      	ldr	r2, [r6, #0]
 800d6e6:	1a9b      	subs	r3, r3, r2
 800d6e8:	42ab      	cmp	r3, r5
 800d6ea:	dc26      	bgt.n	800d73a <_printf_common+0x96>
 800d6ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d6f0:	1e13      	subs	r3, r2, #0
 800d6f2:	6822      	ldr	r2, [r4, #0]
 800d6f4:	bf18      	it	ne
 800d6f6:	2301      	movne	r3, #1
 800d6f8:	0692      	lsls	r2, r2, #26
 800d6fa:	d42b      	bmi.n	800d754 <_printf_common+0xb0>
 800d6fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d700:	4649      	mov	r1, r9
 800d702:	4638      	mov	r0, r7
 800d704:	47c0      	blx	r8
 800d706:	3001      	adds	r0, #1
 800d708:	d01e      	beq.n	800d748 <_printf_common+0xa4>
 800d70a:	6823      	ldr	r3, [r4, #0]
 800d70c:	68e5      	ldr	r5, [r4, #12]
 800d70e:	6832      	ldr	r2, [r6, #0]
 800d710:	f003 0306 	and.w	r3, r3, #6
 800d714:	2b04      	cmp	r3, #4
 800d716:	bf08      	it	eq
 800d718:	1aad      	subeq	r5, r5, r2
 800d71a:	68a3      	ldr	r3, [r4, #8]
 800d71c:	6922      	ldr	r2, [r4, #16]
 800d71e:	bf0c      	ite	eq
 800d720:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d724:	2500      	movne	r5, #0
 800d726:	4293      	cmp	r3, r2
 800d728:	bfc4      	itt	gt
 800d72a:	1a9b      	subgt	r3, r3, r2
 800d72c:	18ed      	addgt	r5, r5, r3
 800d72e:	2600      	movs	r6, #0
 800d730:	341a      	adds	r4, #26
 800d732:	42b5      	cmp	r5, r6
 800d734:	d11a      	bne.n	800d76c <_printf_common+0xc8>
 800d736:	2000      	movs	r0, #0
 800d738:	e008      	b.n	800d74c <_printf_common+0xa8>
 800d73a:	2301      	movs	r3, #1
 800d73c:	4652      	mov	r2, sl
 800d73e:	4649      	mov	r1, r9
 800d740:	4638      	mov	r0, r7
 800d742:	47c0      	blx	r8
 800d744:	3001      	adds	r0, #1
 800d746:	d103      	bne.n	800d750 <_printf_common+0xac>
 800d748:	f04f 30ff 	mov.w	r0, #4294967295
 800d74c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d750:	3501      	adds	r5, #1
 800d752:	e7c6      	b.n	800d6e2 <_printf_common+0x3e>
 800d754:	18e1      	adds	r1, r4, r3
 800d756:	1c5a      	adds	r2, r3, #1
 800d758:	2030      	movs	r0, #48	; 0x30
 800d75a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d75e:	4422      	add	r2, r4
 800d760:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d764:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d768:	3302      	adds	r3, #2
 800d76a:	e7c7      	b.n	800d6fc <_printf_common+0x58>
 800d76c:	2301      	movs	r3, #1
 800d76e:	4622      	mov	r2, r4
 800d770:	4649      	mov	r1, r9
 800d772:	4638      	mov	r0, r7
 800d774:	47c0      	blx	r8
 800d776:	3001      	adds	r0, #1
 800d778:	d0e6      	beq.n	800d748 <_printf_common+0xa4>
 800d77a:	3601      	adds	r6, #1
 800d77c:	e7d9      	b.n	800d732 <_printf_common+0x8e>
	...

0800d780 <_printf_i>:
 800d780:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d784:	7e0f      	ldrb	r7, [r1, #24]
 800d786:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d788:	2f78      	cmp	r7, #120	; 0x78
 800d78a:	4691      	mov	r9, r2
 800d78c:	4680      	mov	r8, r0
 800d78e:	460c      	mov	r4, r1
 800d790:	469a      	mov	sl, r3
 800d792:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d796:	d807      	bhi.n	800d7a8 <_printf_i+0x28>
 800d798:	2f62      	cmp	r7, #98	; 0x62
 800d79a:	d80a      	bhi.n	800d7b2 <_printf_i+0x32>
 800d79c:	2f00      	cmp	r7, #0
 800d79e:	f000 80d8 	beq.w	800d952 <_printf_i+0x1d2>
 800d7a2:	2f58      	cmp	r7, #88	; 0x58
 800d7a4:	f000 80a3 	beq.w	800d8ee <_printf_i+0x16e>
 800d7a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d7ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d7b0:	e03a      	b.n	800d828 <_printf_i+0xa8>
 800d7b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d7b6:	2b15      	cmp	r3, #21
 800d7b8:	d8f6      	bhi.n	800d7a8 <_printf_i+0x28>
 800d7ba:	a101      	add	r1, pc, #4	; (adr r1, 800d7c0 <_printf_i+0x40>)
 800d7bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d7c0:	0800d819 	.word	0x0800d819
 800d7c4:	0800d82d 	.word	0x0800d82d
 800d7c8:	0800d7a9 	.word	0x0800d7a9
 800d7cc:	0800d7a9 	.word	0x0800d7a9
 800d7d0:	0800d7a9 	.word	0x0800d7a9
 800d7d4:	0800d7a9 	.word	0x0800d7a9
 800d7d8:	0800d82d 	.word	0x0800d82d
 800d7dc:	0800d7a9 	.word	0x0800d7a9
 800d7e0:	0800d7a9 	.word	0x0800d7a9
 800d7e4:	0800d7a9 	.word	0x0800d7a9
 800d7e8:	0800d7a9 	.word	0x0800d7a9
 800d7ec:	0800d939 	.word	0x0800d939
 800d7f0:	0800d85d 	.word	0x0800d85d
 800d7f4:	0800d91b 	.word	0x0800d91b
 800d7f8:	0800d7a9 	.word	0x0800d7a9
 800d7fc:	0800d7a9 	.word	0x0800d7a9
 800d800:	0800d95b 	.word	0x0800d95b
 800d804:	0800d7a9 	.word	0x0800d7a9
 800d808:	0800d85d 	.word	0x0800d85d
 800d80c:	0800d7a9 	.word	0x0800d7a9
 800d810:	0800d7a9 	.word	0x0800d7a9
 800d814:	0800d923 	.word	0x0800d923
 800d818:	682b      	ldr	r3, [r5, #0]
 800d81a:	1d1a      	adds	r2, r3, #4
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	602a      	str	r2, [r5, #0]
 800d820:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d824:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d828:	2301      	movs	r3, #1
 800d82a:	e0a3      	b.n	800d974 <_printf_i+0x1f4>
 800d82c:	6820      	ldr	r0, [r4, #0]
 800d82e:	6829      	ldr	r1, [r5, #0]
 800d830:	0606      	lsls	r6, r0, #24
 800d832:	f101 0304 	add.w	r3, r1, #4
 800d836:	d50a      	bpl.n	800d84e <_printf_i+0xce>
 800d838:	680e      	ldr	r6, [r1, #0]
 800d83a:	602b      	str	r3, [r5, #0]
 800d83c:	2e00      	cmp	r6, #0
 800d83e:	da03      	bge.n	800d848 <_printf_i+0xc8>
 800d840:	232d      	movs	r3, #45	; 0x2d
 800d842:	4276      	negs	r6, r6
 800d844:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d848:	485e      	ldr	r0, [pc, #376]	; (800d9c4 <_printf_i+0x244>)
 800d84a:	230a      	movs	r3, #10
 800d84c:	e019      	b.n	800d882 <_printf_i+0x102>
 800d84e:	680e      	ldr	r6, [r1, #0]
 800d850:	602b      	str	r3, [r5, #0]
 800d852:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d856:	bf18      	it	ne
 800d858:	b236      	sxthne	r6, r6
 800d85a:	e7ef      	b.n	800d83c <_printf_i+0xbc>
 800d85c:	682b      	ldr	r3, [r5, #0]
 800d85e:	6820      	ldr	r0, [r4, #0]
 800d860:	1d19      	adds	r1, r3, #4
 800d862:	6029      	str	r1, [r5, #0]
 800d864:	0601      	lsls	r1, r0, #24
 800d866:	d501      	bpl.n	800d86c <_printf_i+0xec>
 800d868:	681e      	ldr	r6, [r3, #0]
 800d86a:	e002      	b.n	800d872 <_printf_i+0xf2>
 800d86c:	0646      	lsls	r6, r0, #25
 800d86e:	d5fb      	bpl.n	800d868 <_printf_i+0xe8>
 800d870:	881e      	ldrh	r6, [r3, #0]
 800d872:	4854      	ldr	r0, [pc, #336]	; (800d9c4 <_printf_i+0x244>)
 800d874:	2f6f      	cmp	r7, #111	; 0x6f
 800d876:	bf0c      	ite	eq
 800d878:	2308      	moveq	r3, #8
 800d87a:	230a      	movne	r3, #10
 800d87c:	2100      	movs	r1, #0
 800d87e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d882:	6865      	ldr	r5, [r4, #4]
 800d884:	60a5      	str	r5, [r4, #8]
 800d886:	2d00      	cmp	r5, #0
 800d888:	bfa2      	ittt	ge
 800d88a:	6821      	ldrge	r1, [r4, #0]
 800d88c:	f021 0104 	bicge.w	r1, r1, #4
 800d890:	6021      	strge	r1, [r4, #0]
 800d892:	b90e      	cbnz	r6, 800d898 <_printf_i+0x118>
 800d894:	2d00      	cmp	r5, #0
 800d896:	d04d      	beq.n	800d934 <_printf_i+0x1b4>
 800d898:	4615      	mov	r5, r2
 800d89a:	fbb6 f1f3 	udiv	r1, r6, r3
 800d89e:	fb03 6711 	mls	r7, r3, r1, r6
 800d8a2:	5dc7      	ldrb	r7, [r0, r7]
 800d8a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d8a8:	4637      	mov	r7, r6
 800d8aa:	42bb      	cmp	r3, r7
 800d8ac:	460e      	mov	r6, r1
 800d8ae:	d9f4      	bls.n	800d89a <_printf_i+0x11a>
 800d8b0:	2b08      	cmp	r3, #8
 800d8b2:	d10b      	bne.n	800d8cc <_printf_i+0x14c>
 800d8b4:	6823      	ldr	r3, [r4, #0]
 800d8b6:	07de      	lsls	r6, r3, #31
 800d8b8:	d508      	bpl.n	800d8cc <_printf_i+0x14c>
 800d8ba:	6923      	ldr	r3, [r4, #16]
 800d8bc:	6861      	ldr	r1, [r4, #4]
 800d8be:	4299      	cmp	r1, r3
 800d8c0:	bfde      	ittt	le
 800d8c2:	2330      	movle	r3, #48	; 0x30
 800d8c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d8c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d8cc:	1b52      	subs	r2, r2, r5
 800d8ce:	6122      	str	r2, [r4, #16]
 800d8d0:	f8cd a000 	str.w	sl, [sp]
 800d8d4:	464b      	mov	r3, r9
 800d8d6:	aa03      	add	r2, sp, #12
 800d8d8:	4621      	mov	r1, r4
 800d8da:	4640      	mov	r0, r8
 800d8dc:	f7ff fee2 	bl	800d6a4 <_printf_common>
 800d8e0:	3001      	adds	r0, #1
 800d8e2:	d14c      	bne.n	800d97e <_printf_i+0x1fe>
 800d8e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d8e8:	b004      	add	sp, #16
 800d8ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8ee:	4835      	ldr	r0, [pc, #212]	; (800d9c4 <_printf_i+0x244>)
 800d8f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d8f4:	6829      	ldr	r1, [r5, #0]
 800d8f6:	6823      	ldr	r3, [r4, #0]
 800d8f8:	f851 6b04 	ldr.w	r6, [r1], #4
 800d8fc:	6029      	str	r1, [r5, #0]
 800d8fe:	061d      	lsls	r5, r3, #24
 800d900:	d514      	bpl.n	800d92c <_printf_i+0x1ac>
 800d902:	07df      	lsls	r7, r3, #31
 800d904:	bf44      	itt	mi
 800d906:	f043 0320 	orrmi.w	r3, r3, #32
 800d90a:	6023      	strmi	r3, [r4, #0]
 800d90c:	b91e      	cbnz	r6, 800d916 <_printf_i+0x196>
 800d90e:	6823      	ldr	r3, [r4, #0]
 800d910:	f023 0320 	bic.w	r3, r3, #32
 800d914:	6023      	str	r3, [r4, #0]
 800d916:	2310      	movs	r3, #16
 800d918:	e7b0      	b.n	800d87c <_printf_i+0xfc>
 800d91a:	6823      	ldr	r3, [r4, #0]
 800d91c:	f043 0320 	orr.w	r3, r3, #32
 800d920:	6023      	str	r3, [r4, #0]
 800d922:	2378      	movs	r3, #120	; 0x78
 800d924:	4828      	ldr	r0, [pc, #160]	; (800d9c8 <_printf_i+0x248>)
 800d926:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d92a:	e7e3      	b.n	800d8f4 <_printf_i+0x174>
 800d92c:	0659      	lsls	r1, r3, #25
 800d92e:	bf48      	it	mi
 800d930:	b2b6      	uxthmi	r6, r6
 800d932:	e7e6      	b.n	800d902 <_printf_i+0x182>
 800d934:	4615      	mov	r5, r2
 800d936:	e7bb      	b.n	800d8b0 <_printf_i+0x130>
 800d938:	682b      	ldr	r3, [r5, #0]
 800d93a:	6826      	ldr	r6, [r4, #0]
 800d93c:	6961      	ldr	r1, [r4, #20]
 800d93e:	1d18      	adds	r0, r3, #4
 800d940:	6028      	str	r0, [r5, #0]
 800d942:	0635      	lsls	r5, r6, #24
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	d501      	bpl.n	800d94c <_printf_i+0x1cc>
 800d948:	6019      	str	r1, [r3, #0]
 800d94a:	e002      	b.n	800d952 <_printf_i+0x1d2>
 800d94c:	0670      	lsls	r0, r6, #25
 800d94e:	d5fb      	bpl.n	800d948 <_printf_i+0x1c8>
 800d950:	8019      	strh	r1, [r3, #0]
 800d952:	2300      	movs	r3, #0
 800d954:	6123      	str	r3, [r4, #16]
 800d956:	4615      	mov	r5, r2
 800d958:	e7ba      	b.n	800d8d0 <_printf_i+0x150>
 800d95a:	682b      	ldr	r3, [r5, #0]
 800d95c:	1d1a      	adds	r2, r3, #4
 800d95e:	602a      	str	r2, [r5, #0]
 800d960:	681d      	ldr	r5, [r3, #0]
 800d962:	6862      	ldr	r2, [r4, #4]
 800d964:	2100      	movs	r1, #0
 800d966:	4628      	mov	r0, r5
 800d968:	f7f2 fc62 	bl	8000230 <memchr>
 800d96c:	b108      	cbz	r0, 800d972 <_printf_i+0x1f2>
 800d96e:	1b40      	subs	r0, r0, r5
 800d970:	6060      	str	r0, [r4, #4]
 800d972:	6863      	ldr	r3, [r4, #4]
 800d974:	6123      	str	r3, [r4, #16]
 800d976:	2300      	movs	r3, #0
 800d978:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d97c:	e7a8      	b.n	800d8d0 <_printf_i+0x150>
 800d97e:	6923      	ldr	r3, [r4, #16]
 800d980:	462a      	mov	r2, r5
 800d982:	4649      	mov	r1, r9
 800d984:	4640      	mov	r0, r8
 800d986:	47d0      	blx	sl
 800d988:	3001      	adds	r0, #1
 800d98a:	d0ab      	beq.n	800d8e4 <_printf_i+0x164>
 800d98c:	6823      	ldr	r3, [r4, #0]
 800d98e:	079b      	lsls	r3, r3, #30
 800d990:	d413      	bmi.n	800d9ba <_printf_i+0x23a>
 800d992:	68e0      	ldr	r0, [r4, #12]
 800d994:	9b03      	ldr	r3, [sp, #12]
 800d996:	4298      	cmp	r0, r3
 800d998:	bfb8      	it	lt
 800d99a:	4618      	movlt	r0, r3
 800d99c:	e7a4      	b.n	800d8e8 <_printf_i+0x168>
 800d99e:	2301      	movs	r3, #1
 800d9a0:	4632      	mov	r2, r6
 800d9a2:	4649      	mov	r1, r9
 800d9a4:	4640      	mov	r0, r8
 800d9a6:	47d0      	blx	sl
 800d9a8:	3001      	adds	r0, #1
 800d9aa:	d09b      	beq.n	800d8e4 <_printf_i+0x164>
 800d9ac:	3501      	adds	r5, #1
 800d9ae:	68e3      	ldr	r3, [r4, #12]
 800d9b0:	9903      	ldr	r1, [sp, #12]
 800d9b2:	1a5b      	subs	r3, r3, r1
 800d9b4:	42ab      	cmp	r3, r5
 800d9b6:	dcf2      	bgt.n	800d99e <_printf_i+0x21e>
 800d9b8:	e7eb      	b.n	800d992 <_printf_i+0x212>
 800d9ba:	2500      	movs	r5, #0
 800d9bc:	f104 0619 	add.w	r6, r4, #25
 800d9c0:	e7f5      	b.n	800d9ae <_printf_i+0x22e>
 800d9c2:	bf00      	nop
 800d9c4:	08010ea2 	.word	0x08010ea2
 800d9c8:	08010eb3 	.word	0x08010eb3

0800d9cc <siprintf>:
 800d9cc:	b40e      	push	{r1, r2, r3}
 800d9ce:	b500      	push	{lr}
 800d9d0:	b09c      	sub	sp, #112	; 0x70
 800d9d2:	ab1d      	add	r3, sp, #116	; 0x74
 800d9d4:	9002      	str	r0, [sp, #8]
 800d9d6:	9006      	str	r0, [sp, #24]
 800d9d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d9dc:	4809      	ldr	r0, [pc, #36]	; (800da04 <siprintf+0x38>)
 800d9de:	9107      	str	r1, [sp, #28]
 800d9e0:	9104      	str	r1, [sp, #16]
 800d9e2:	4909      	ldr	r1, [pc, #36]	; (800da08 <siprintf+0x3c>)
 800d9e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9e8:	9105      	str	r1, [sp, #20]
 800d9ea:	6800      	ldr	r0, [r0, #0]
 800d9ec:	9301      	str	r3, [sp, #4]
 800d9ee:	a902      	add	r1, sp, #8
 800d9f0:	f001 fb78 	bl	800f0e4 <_svfiprintf_r>
 800d9f4:	9b02      	ldr	r3, [sp, #8]
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	701a      	strb	r2, [r3, #0]
 800d9fa:	b01c      	add	sp, #112	; 0x70
 800d9fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800da00:	b003      	add	sp, #12
 800da02:	4770      	bx	lr
 800da04:	2000002c 	.word	0x2000002c
 800da08:	ffff0208 	.word	0xffff0208

0800da0c <quorem>:
 800da0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da10:	6903      	ldr	r3, [r0, #16]
 800da12:	690c      	ldr	r4, [r1, #16]
 800da14:	42a3      	cmp	r3, r4
 800da16:	4607      	mov	r7, r0
 800da18:	f2c0 8081 	blt.w	800db1e <quorem+0x112>
 800da1c:	3c01      	subs	r4, #1
 800da1e:	f101 0814 	add.w	r8, r1, #20
 800da22:	f100 0514 	add.w	r5, r0, #20
 800da26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da2a:	9301      	str	r3, [sp, #4]
 800da2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800da30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da34:	3301      	adds	r3, #1
 800da36:	429a      	cmp	r2, r3
 800da38:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800da3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800da40:	fbb2 f6f3 	udiv	r6, r2, r3
 800da44:	d331      	bcc.n	800daaa <quorem+0x9e>
 800da46:	f04f 0e00 	mov.w	lr, #0
 800da4a:	4640      	mov	r0, r8
 800da4c:	46ac      	mov	ip, r5
 800da4e:	46f2      	mov	sl, lr
 800da50:	f850 2b04 	ldr.w	r2, [r0], #4
 800da54:	b293      	uxth	r3, r2
 800da56:	fb06 e303 	mla	r3, r6, r3, lr
 800da5a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800da5e:	b29b      	uxth	r3, r3
 800da60:	ebaa 0303 	sub.w	r3, sl, r3
 800da64:	f8dc a000 	ldr.w	sl, [ip]
 800da68:	0c12      	lsrs	r2, r2, #16
 800da6a:	fa13 f38a 	uxtah	r3, r3, sl
 800da6e:	fb06 e202 	mla	r2, r6, r2, lr
 800da72:	9300      	str	r3, [sp, #0]
 800da74:	9b00      	ldr	r3, [sp, #0]
 800da76:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800da7a:	b292      	uxth	r2, r2
 800da7c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800da80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800da84:	f8bd 3000 	ldrh.w	r3, [sp]
 800da88:	4581      	cmp	r9, r0
 800da8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da8e:	f84c 3b04 	str.w	r3, [ip], #4
 800da92:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800da96:	d2db      	bcs.n	800da50 <quorem+0x44>
 800da98:	f855 300b 	ldr.w	r3, [r5, fp]
 800da9c:	b92b      	cbnz	r3, 800daaa <quorem+0x9e>
 800da9e:	9b01      	ldr	r3, [sp, #4]
 800daa0:	3b04      	subs	r3, #4
 800daa2:	429d      	cmp	r5, r3
 800daa4:	461a      	mov	r2, r3
 800daa6:	d32e      	bcc.n	800db06 <quorem+0xfa>
 800daa8:	613c      	str	r4, [r7, #16]
 800daaa:	4638      	mov	r0, r7
 800daac:	f001 f8c6 	bl	800ec3c <__mcmp>
 800dab0:	2800      	cmp	r0, #0
 800dab2:	db24      	blt.n	800dafe <quorem+0xf2>
 800dab4:	3601      	adds	r6, #1
 800dab6:	4628      	mov	r0, r5
 800dab8:	f04f 0c00 	mov.w	ip, #0
 800dabc:	f858 2b04 	ldr.w	r2, [r8], #4
 800dac0:	f8d0 e000 	ldr.w	lr, [r0]
 800dac4:	b293      	uxth	r3, r2
 800dac6:	ebac 0303 	sub.w	r3, ip, r3
 800daca:	0c12      	lsrs	r2, r2, #16
 800dacc:	fa13 f38e 	uxtah	r3, r3, lr
 800dad0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800dad4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dad8:	b29b      	uxth	r3, r3
 800dada:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dade:	45c1      	cmp	r9, r8
 800dae0:	f840 3b04 	str.w	r3, [r0], #4
 800dae4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800dae8:	d2e8      	bcs.n	800dabc <quorem+0xb0>
 800daea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800daee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800daf2:	b922      	cbnz	r2, 800dafe <quorem+0xf2>
 800daf4:	3b04      	subs	r3, #4
 800daf6:	429d      	cmp	r5, r3
 800daf8:	461a      	mov	r2, r3
 800dafa:	d30a      	bcc.n	800db12 <quorem+0x106>
 800dafc:	613c      	str	r4, [r7, #16]
 800dafe:	4630      	mov	r0, r6
 800db00:	b003      	add	sp, #12
 800db02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db06:	6812      	ldr	r2, [r2, #0]
 800db08:	3b04      	subs	r3, #4
 800db0a:	2a00      	cmp	r2, #0
 800db0c:	d1cc      	bne.n	800daa8 <quorem+0x9c>
 800db0e:	3c01      	subs	r4, #1
 800db10:	e7c7      	b.n	800daa2 <quorem+0x96>
 800db12:	6812      	ldr	r2, [r2, #0]
 800db14:	3b04      	subs	r3, #4
 800db16:	2a00      	cmp	r2, #0
 800db18:	d1f0      	bne.n	800dafc <quorem+0xf0>
 800db1a:	3c01      	subs	r4, #1
 800db1c:	e7eb      	b.n	800daf6 <quorem+0xea>
 800db1e:	2000      	movs	r0, #0
 800db20:	e7ee      	b.n	800db00 <quorem+0xf4>
 800db22:	0000      	movs	r0, r0
 800db24:	0000      	movs	r0, r0
	...

0800db28 <_dtoa_r>:
 800db28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db2c:	ed2d 8b04 	vpush	{d8-d9}
 800db30:	ec57 6b10 	vmov	r6, r7, d0
 800db34:	b093      	sub	sp, #76	; 0x4c
 800db36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800db38:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800db3c:	9106      	str	r1, [sp, #24]
 800db3e:	ee10 aa10 	vmov	sl, s0
 800db42:	4604      	mov	r4, r0
 800db44:	9209      	str	r2, [sp, #36]	; 0x24
 800db46:	930c      	str	r3, [sp, #48]	; 0x30
 800db48:	46bb      	mov	fp, r7
 800db4a:	b975      	cbnz	r5, 800db6a <_dtoa_r+0x42>
 800db4c:	2010      	movs	r0, #16
 800db4e:	f000 fddd 	bl	800e70c <malloc>
 800db52:	4602      	mov	r2, r0
 800db54:	6260      	str	r0, [r4, #36]	; 0x24
 800db56:	b920      	cbnz	r0, 800db62 <_dtoa_r+0x3a>
 800db58:	4ba7      	ldr	r3, [pc, #668]	; (800ddf8 <_dtoa_r+0x2d0>)
 800db5a:	21ea      	movs	r1, #234	; 0xea
 800db5c:	48a7      	ldr	r0, [pc, #668]	; (800ddfc <_dtoa_r+0x2d4>)
 800db5e:	f001 fbd1 	bl	800f304 <__assert_func>
 800db62:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800db66:	6005      	str	r5, [r0, #0]
 800db68:	60c5      	str	r5, [r0, #12]
 800db6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800db6c:	6819      	ldr	r1, [r3, #0]
 800db6e:	b151      	cbz	r1, 800db86 <_dtoa_r+0x5e>
 800db70:	685a      	ldr	r2, [r3, #4]
 800db72:	604a      	str	r2, [r1, #4]
 800db74:	2301      	movs	r3, #1
 800db76:	4093      	lsls	r3, r2
 800db78:	608b      	str	r3, [r1, #8]
 800db7a:	4620      	mov	r0, r4
 800db7c:	f000 fe1c 	bl	800e7b8 <_Bfree>
 800db80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800db82:	2200      	movs	r2, #0
 800db84:	601a      	str	r2, [r3, #0]
 800db86:	1e3b      	subs	r3, r7, #0
 800db88:	bfaa      	itet	ge
 800db8a:	2300      	movge	r3, #0
 800db8c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800db90:	f8c8 3000 	strge.w	r3, [r8]
 800db94:	4b9a      	ldr	r3, [pc, #616]	; (800de00 <_dtoa_r+0x2d8>)
 800db96:	bfbc      	itt	lt
 800db98:	2201      	movlt	r2, #1
 800db9a:	f8c8 2000 	strlt.w	r2, [r8]
 800db9e:	ea33 030b 	bics.w	r3, r3, fp
 800dba2:	d11b      	bne.n	800dbdc <_dtoa_r+0xb4>
 800dba4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dba6:	f242 730f 	movw	r3, #9999	; 0x270f
 800dbaa:	6013      	str	r3, [r2, #0]
 800dbac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dbb0:	4333      	orrs	r3, r6
 800dbb2:	f000 8592 	beq.w	800e6da <_dtoa_r+0xbb2>
 800dbb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dbb8:	b963      	cbnz	r3, 800dbd4 <_dtoa_r+0xac>
 800dbba:	4b92      	ldr	r3, [pc, #584]	; (800de04 <_dtoa_r+0x2dc>)
 800dbbc:	e022      	b.n	800dc04 <_dtoa_r+0xdc>
 800dbbe:	4b92      	ldr	r3, [pc, #584]	; (800de08 <_dtoa_r+0x2e0>)
 800dbc0:	9301      	str	r3, [sp, #4]
 800dbc2:	3308      	adds	r3, #8
 800dbc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800dbc6:	6013      	str	r3, [r2, #0]
 800dbc8:	9801      	ldr	r0, [sp, #4]
 800dbca:	b013      	add	sp, #76	; 0x4c
 800dbcc:	ecbd 8b04 	vpop	{d8-d9}
 800dbd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbd4:	4b8b      	ldr	r3, [pc, #556]	; (800de04 <_dtoa_r+0x2dc>)
 800dbd6:	9301      	str	r3, [sp, #4]
 800dbd8:	3303      	adds	r3, #3
 800dbda:	e7f3      	b.n	800dbc4 <_dtoa_r+0x9c>
 800dbdc:	2200      	movs	r2, #0
 800dbde:	2300      	movs	r3, #0
 800dbe0:	4650      	mov	r0, sl
 800dbe2:	4659      	mov	r1, fp
 800dbe4:	f7f2 ff98 	bl	8000b18 <__aeabi_dcmpeq>
 800dbe8:	ec4b ab19 	vmov	d9, sl, fp
 800dbec:	4680      	mov	r8, r0
 800dbee:	b158      	cbz	r0, 800dc08 <_dtoa_r+0xe0>
 800dbf0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dbf2:	2301      	movs	r3, #1
 800dbf4:	6013      	str	r3, [r2, #0]
 800dbf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	f000 856b 	beq.w	800e6d4 <_dtoa_r+0xbac>
 800dbfe:	4883      	ldr	r0, [pc, #524]	; (800de0c <_dtoa_r+0x2e4>)
 800dc00:	6018      	str	r0, [r3, #0]
 800dc02:	1e43      	subs	r3, r0, #1
 800dc04:	9301      	str	r3, [sp, #4]
 800dc06:	e7df      	b.n	800dbc8 <_dtoa_r+0xa0>
 800dc08:	ec4b ab10 	vmov	d0, sl, fp
 800dc0c:	aa10      	add	r2, sp, #64	; 0x40
 800dc0e:	a911      	add	r1, sp, #68	; 0x44
 800dc10:	4620      	mov	r0, r4
 800dc12:	f001 f8b9 	bl	800ed88 <__d2b>
 800dc16:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800dc1a:	ee08 0a10 	vmov	s16, r0
 800dc1e:	2d00      	cmp	r5, #0
 800dc20:	f000 8084 	beq.w	800dd2c <_dtoa_r+0x204>
 800dc24:	ee19 3a90 	vmov	r3, s19
 800dc28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc2c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800dc30:	4656      	mov	r6, sl
 800dc32:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800dc36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800dc3a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800dc3e:	4b74      	ldr	r3, [pc, #464]	; (800de10 <_dtoa_r+0x2e8>)
 800dc40:	2200      	movs	r2, #0
 800dc42:	4630      	mov	r0, r6
 800dc44:	4639      	mov	r1, r7
 800dc46:	f7f2 fb47 	bl	80002d8 <__aeabi_dsub>
 800dc4a:	a365      	add	r3, pc, #404	; (adr r3, 800dde0 <_dtoa_r+0x2b8>)
 800dc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc50:	f7f2 fcfa 	bl	8000648 <__aeabi_dmul>
 800dc54:	a364      	add	r3, pc, #400	; (adr r3, 800dde8 <_dtoa_r+0x2c0>)
 800dc56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc5a:	f7f2 fb3f 	bl	80002dc <__adddf3>
 800dc5e:	4606      	mov	r6, r0
 800dc60:	4628      	mov	r0, r5
 800dc62:	460f      	mov	r7, r1
 800dc64:	f7f2 fc86 	bl	8000574 <__aeabi_i2d>
 800dc68:	a361      	add	r3, pc, #388	; (adr r3, 800ddf0 <_dtoa_r+0x2c8>)
 800dc6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc6e:	f7f2 fceb 	bl	8000648 <__aeabi_dmul>
 800dc72:	4602      	mov	r2, r0
 800dc74:	460b      	mov	r3, r1
 800dc76:	4630      	mov	r0, r6
 800dc78:	4639      	mov	r1, r7
 800dc7a:	f7f2 fb2f 	bl	80002dc <__adddf3>
 800dc7e:	4606      	mov	r6, r0
 800dc80:	460f      	mov	r7, r1
 800dc82:	f7f2 ff91 	bl	8000ba8 <__aeabi_d2iz>
 800dc86:	2200      	movs	r2, #0
 800dc88:	9000      	str	r0, [sp, #0]
 800dc8a:	2300      	movs	r3, #0
 800dc8c:	4630      	mov	r0, r6
 800dc8e:	4639      	mov	r1, r7
 800dc90:	f7f2 ff4c 	bl	8000b2c <__aeabi_dcmplt>
 800dc94:	b150      	cbz	r0, 800dcac <_dtoa_r+0x184>
 800dc96:	9800      	ldr	r0, [sp, #0]
 800dc98:	f7f2 fc6c 	bl	8000574 <__aeabi_i2d>
 800dc9c:	4632      	mov	r2, r6
 800dc9e:	463b      	mov	r3, r7
 800dca0:	f7f2 ff3a 	bl	8000b18 <__aeabi_dcmpeq>
 800dca4:	b910      	cbnz	r0, 800dcac <_dtoa_r+0x184>
 800dca6:	9b00      	ldr	r3, [sp, #0]
 800dca8:	3b01      	subs	r3, #1
 800dcaa:	9300      	str	r3, [sp, #0]
 800dcac:	9b00      	ldr	r3, [sp, #0]
 800dcae:	2b16      	cmp	r3, #22
 800dcb0:	d85a      	bhi.n	800dd68 <_dtoa_r+0x240>
 800dcb2:	9a00      	ldr	r2, [sp, #0]
 800dcb4:	4b57      	ldr	r3, [pc, #348]	; (800de14 <_dtoa_r+0x2ec>)
 800dcb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dcba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcbe:	ec51 0b19 	vmov	r0, r1, d9
 800dcc2:	f7f2 ff33 	bl	8000b2c <__aeabi_dcmplt>
 800dcc6:	2800      	cmp	r0, #0
 800dcc8:	d050      	beq.n	800dd6c <_dtoa_r+0x244>
 800dcca:	9b00      	ldr	r3, [sp, #0]
 800dccc:	3b01      	subs	r3, #1
 800dcce:	9300      	str	r3, [sp, #0]
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	930b      	str	r3, [sp, #44]	; 0x2c
 800dcd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dcd6:	1b5d      	subs	r5, r3, r5
 800dcd8:	1e6b      	subs	r3, r5, #1
 800dcda:	9305      	str	r3, [sp, #20]
 800dcdc:	bf45      	ittet	mi
 800dcde:	f1c5 0301 	rsbmi	r3, r5, #1
 800dce2:	9304      	strmi	r3, [sp, #16]
 800dce4:	2300      	movpl	r3, #0
 800dce6:	2300      	movmi	r3, #0
 800dce8:	bf4c      	ite	mi
 800dcea:	9305      	strmi	r3, [sp, #20]
 800dcec:	9304      	strpl	r3, [sp, #16]
 800dcee:	9b00      	ldr	r3, [sp, #0]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	db3d      	blt.n	800dd70 <_dtoa_r+0x248>
 800dcf4:	9b05      	ldr	r3, [sp, #20]
 800dcf6:	9a00      	ldr	r2, [sp, #0]
 800dcf8:	920a      	str	r2, [sp, #40]	; 0x28
 800dcfa:	4413      	add	r3, r2
 800dcfc:	9305      	str	r3, [sp, #20]
 800dcfe:	2300      	movs	r3, #0
 800dd00:	9307      	str	r3, [sp, #28]
 800dd02:	9b06      	ldr	r3, [sp, #24]
 800dd04:	2b09      	cmp	r3, #9
 800dd06:	f200 8089 	bhi.w	800de1c <_dtoa_r+0x2f4>
 800dd0a:	2b05      	cmp	r3, #5
 800dd0c:	bfc4      	itt	gt
 800dd0e:	3b04      	subgt	r3, #4
 800dd10:	9306      	strgt	r3, [sp, #24]
 800dd12:	9b06      	ldr	r3, [sp, #24]
 800dd14:	f1a3 0302 	sub.w	r3, r3, #2
 800dd18:	bfcc      	ite	gt
 800dd1a:	2500      	movgt	r5, #0
 800dd1c:	2501      	movle	r5, #1
 800dd1e:	2b03      	cmp	r3, #3
 800dd20:	f200 8087 	bhi.w	800de32 <_dtoa_r+0x30a>
 800dd24:	e8df f003 	tbb	[pc, r3]
 800dd28:	59383a2d 	.word	0x59383a2d
 800dd2c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800dd30:	441d      	add	r5, r3
 800dd32:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800dd36:	2b20      	cmp	r3, #32
 800dd38:	bfc1      	itttt	gt
 800dd3a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800dd3e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800dd42:	fa0b f303 	lslgt.w	r3, fp, r3
 800dd46:	fa26 f000 	lsrgt.w	r0, r6, r0
 800dd4a:	bfda      	itte	le
 800dd4c:	f1c3 0320 	rsble	r3, r3, #32
 800dd50:	fa06 f003 	lslle.w	r0, r6, r3
 800dd54:	4318      	orrgt	r0, r3
 800dd56:	f7f2 fbfd 	bl	8000554 <__aeabi_ui2d>
 800dd5a:	2301      	movs	r3, #1
 800dd5c:	4606      	mov	r6, r0
 800dd5e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800dd62:	3d01      	subs	r5, #1
 800dd64:	930e      	str	r3, [sp, #56]	; 0x38
 800dd66:	e76a      	b.n	800dc3e <_dtoa_r+0x116>
 800dd68:	2301      	movs	r3, #1
 800dd6a:	e7b2      	b.n	800dcd2 <_dtoa_r+0x1aa>
 800dd6c:	900b      	str	r0, [sp, #44]	; 0x2c
 800dd6e:	e7b1      	b.n	800dcd4 <_dtoa_r+0x1ac>
 800dd70:	9b04      	ldr	r3, [sp, #16]
 800dd72:	9a00      	ldr	r2, [sp, #0]
 800dd74:	1a9b      	subs	r3, r3, r2
 800dd76:	9304      	str	r3, [sp, #16]
 800dd78:	4253      	negs	r3, r2
 800dd7a:	9307      	str	r3, [sp, #28]
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	930a      	str	r3, [sp, #40]	; 0x28
 800dd80:	e7bf      	b.n	800dd02 <_dtoa_r+0x1da>
 800dd82:	2300      	movs	r3, #0
 800dd84:	9308      	str	r3, [sp, #32]
 800dd86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	dc55      	bgt.n	800de38 <_dtoa_r+0x310>
 800dd8c:	2301      	movs	r3, #1
 800dd8e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dd92:	461a      	mov	r2, r3
 800dd94:	9209      	str	r2, [sp, #36]	; 0x24
 800dd96:	e00c      	b.n	800ddb2 <_dtoa_r+0x28a>
 800dd98:	2301      	movs	r3, #1
 800dd9a:	e7f3      	b.n	800dd84 <_dtoa_r+0x25c>
 800dd9c:	2300      	movs	r3, #0
 800dd9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dda0:	9308      	str	r3, [sp, #32]
 800dda2:	9b00      	ldr	r3, [sp, #0]
 800dda4:	4413      	add	r3, r2
 800dda6:	9302      	str	r3, [sp, #8]
 800dda8:	3301      	adds	r3, #1
 800ddaa:	2b01      	cmp	r3, #1
 800ddac:	9303      	str	r3, [sp, #12]
 800ddae:	bfb8      	it	lt
 800ddb0:	2301      	movlt	r3, #1
 800ddb2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ddb4:	2200      	movs	r2, #0
 800ddb6:	6042      	str	r2, [r0, #4]
 800ddb8:	2204      	movs	r2, #4
 800ddba:	f102 0614 	add.w	r6, r2, #20
 800ddbe:	429e      	cmp	r6, r3
 800ddc0:	6841      	ldr	r1, [r0, #4]
 800ddc2:	d93d      	bls.n	800de40 <_dtoa_r+0x318>
 800ddc4:	4620      	mov	r0, r4
 800ddc6:	f000 fcb7 	bl	800e738 <_Balloc>
 800ddca:	9001      	str	r0, [sp, #4]
 800ddcc:	2800      	cmp	r0, #0
 800ddce:	d13b      	bne.n	800de48 <_dtoa_r+0x320>
 800ddd0:	4b11      	ldr	r3, [pc, #68]	; (800de18 <_dtoa_r+0x2f0>)
 800ddd2:	4602      	mov	r2, r0
 800ddd4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ddd8:	e6c0      	b.n	800db5c <_dtoa_r+0x34>
 800ddda:	2301      	movs	r3, #1
 800dddc:	e7df      	b.n	800dd9e <_dtoa_r+0x276>
 800ddde:	bf00      	nop
 800dde0:	636f4361 	.word	0x636f4361
 800dde4:	3fd287a7 	.word	0x3fd287a7
 800dde8:	8b60c8b3 	.word	0x8b60c8b3
 800ddec:	3fc68a28 	.word	0x3fc68a28
 800ddf0:	509f79fb 	.word	0x509f79fb
 800ddf4:	3fd34413 	.word	0x3fd34413
 800ddf8:	08010ed1 	.word	0x08010ed1
 800ddfc:	08010ee8 	.word	0x08010ee8
 800de00:	7ff00000 	.word	0x7ff00000
 800de04:	08010ecd 	.word	0x08010ecd
 800de08:	08010ec4 	.word	0x08010ec4
 800de0c:	08010ea1 	.word	0x08010ea1
 800de10:	3ff80000 	.word	0x3ff80000
 800de14:	08010fd8 	.word	0x08010fd8
 800de18:	08010f43 	.word	0x08010f43
 800de1c:	2501      	movs	r5, #1
 800de1e:	2300      	movs	r3, #0
 800de20:	9306      	str	r3, [sp, #24]
 800de22:	9508      	str	r5, [sp, #32]
 800de24:	f04f 33ff 	mov.w	r3, #4294967295
 800de28:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800de2c:	2200      	movs	r2, #0
 800de2e:	2312      	movs	r3, #18
 800de30:	e7b0      	b.n	800dd94 <_dtoa_r+0x26c>
 800de32:	2301      	movs	r3, #1
 800de34:	9308      	str	r3, [sp, #32]
 800de36:	e7f5      	b.n	800de24 <_dtoa_r+0x2fc>
 800de38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de3a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800de3e:	e7b8      	b.n	800ddb2 <_dtoa_r+0x28a>
 800de40:	3101      	adds	r1, #1
 800de42:	6041      	str	r1, [r0, #4]
 800de44:	0052      	lsls	r2, r2, #1
 800de46:	e7b8      	b.n	800ddba <_dtoa_r+0x292>
 800de48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de4a:	9a01      	ldr	r2, [sp, #4]
 800de4c:	601a      	str	r2, [r3, #0]
 800de4e:	9b03      	ldr	r3, [sp, #12]
 800de50:	2b0e      	cmp	r3, #14
 800de52:	f200 809d 	bhi.w	800df90 <_dtoa_r+0x468>
 800de56:	2d00      	cmp	r5, #0
 800de58:	f000 809a 	beq.w	800df90 <_dtoa_r+0x468>
 800de5c:	9b00      	ldr	r3, [sp, #0]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	dd32      	ble.n	800dec8 <_dtoa_r+0x3a0>
 800de62:	4ab7      	ldr	r2, [pc, #732]	; (800e140 <_dtoa_r+0x618>)
 800de64:	f003 030f 	and.w	r3, r3, #15
 800de68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800de6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800de70:	9b00      	ldr	r3, [sp, #0]
 800de72:	05d8      	lsls	r0, r3, #23
 800de74:	ea4f 1723 	mov.w	r7, r3, asr #4
 800de78:	d516      	bpl.n	800dea8 <_dtoa_r+0x380>
 800de7a:	4bb2      	ldr	r3, [pc, #712]	; (800e144 <_dtoa_r+0x61c>)
 800de7c:	ec51 0b19 	vmov	r0, r1, d9
 800de80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800de84:	f7f2 fd0a 	bl	800089c <__aeabi_ddiv>
 800de88:	f007 070f 	and.w	r7, r7, #15
 800de8c:	4682      	mov	sl, r0
 800de8e:	468b      	mov	fp, r1
 800de90:	2503      	movs	r5, #3
 800de92:	4eac      	ldr	r6, [pc, #688]	; (800e144 <_dtoa_r+0x61c>)
 800de94:	b957      	cbnz	r7, 800deac <_dtoa_r+0x384>
 800de96:	4642      	mov	r2, r8
 800de98:	464b      	mov	r3, r9
 800de9a:	4650      	mov	r0, sl
 800de9c:	4659      	mov	r1, fp
 800de9e:	f7f2 fcfd 	bl	800089c <__aeabi_ddiv>
 800dea2:	4682      	mov	sl, r0
 800dea4:	468b      	mov	fp, r1
 800dea6:	e028      	b.n	800defa <_dtoa_r+0x3d2>
 800dea8:	2502      	movs	r5, #2
 800deaa:	e7f2      	b.n	800de92 <_dtoa_r+0x36a>
 800deac:	07f9      	lsls	r1, r7, #31
 800deae:	d508      	bpl.n	800dec2 <_dtoa_r+0x39a>
 800deb0:	4640      	mov	r0, r8
 800deb2:	4649      	mov	r1, r9
 800deb4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800deb8:	f7f2 fbc6 	bl	8000648 <__aeabi_dmul>
 800debc:	3501      	adds	r5, #1
 800debe:	4680      	mov	r8, r0
 800dec0:	4689      	mov	r9, r1
 800dec2:	107f      	asrs	r7, r7, #1
 800dec4:	3608      	adds	r6, #8
 800dec6:	e7e5      	b.n	800de94 <_dtoa_r+0x36c>
 800dec8:	f000 809b 	beq.w	800e002 <_dtoa_r+0x4da>
 800decc:	9b00      	ldr	r3, [sp, #0]
 800dece:	4f9d      	ldr	r7, [pc, #628]	; (800e144 <_dtoa_r+0x61c>)
 800ded0:	425e      	negs	r6, r3
 800ded2:	4b9b      	ldr	r3, [pc, #620]	; (800e140 <_dtoa_r+0x618>)
 800ded4:	f006 020f 	and.w	r2, r6, #15
 800ded8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee0:	ec51 0b19 	vmov	r0, r1, d9
 800dee4:	f7f2 fbb0 	bl	8000648 <__aeabi_dmul>
 800dee8:	1136      	asrs	r6, r6, #4
 800deea:	4682      	mov	sl, r0
 800deec:	468b      	mov	fp, r1
 800deee:	2300      	movs	r3, #0
 800def0:	2502      	movs	r5, #2
 800def2:	2e00      	cmp	r6, #0
 800def4:	d17a      	bne.n	800dfec <_dtoa_r+0x4c4>
 800def6:	2b00      	cmp	r3, #0
 800def8:	d1d3      	bne.n	800dea2 <_dtoa_r+0x37a>
 800defa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800defc:	2b00      	cmp	r3, #0
 800defe:	f000 8082 	beq.w	800e006 <_dtoa_r+0x4de>
 800df02:	4b91      	ldr	r3, [pc, #580]	; (800e148 <_dtoa_r+0x620>)
 800df04:	2200      	movs	r2, #0
 800df06:	4650      	mov	r0, sl
 800df08:	4659      	mov	r1, fp
 800df0a:	f7f2 fe0f 	bl	8000b2c <__aeabi_dcmplt>
 800df0e:	2800      	cmp	r0, #0
 800df10:	d079      	beq.n	800e006 <_dtoa_r+0x4de>
 800df12:	9b03      	ldr	r3, [sp, #12]
 800df14:	2b00      	cmp	r3, #0
 800df16:	d076      	beq.n	800e006 <_dtoa_r+0x4de>
 800df18:	9b02      	ldr	r3, [sp, #8]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	dd36      	ble.n	800df8c <_dtoa_r+0x464>
 800df1e:	9b00      	ldr	r3, [sp, #0]
 800df20:	4650      	mov	r0, sl
 800df22:	4659      	mov	r1, fp
 800df24:	1e5f      	subs	r7, r3, #1
 800df26:	2200      	movs	r2, #0
 800df28:	4b88      	ldr	r3, [pc, #544]	; (800e14c <_dtoa_r+0x624>)
 800df2a:	f7f2 fb8d 	bl	8000648 <__aeabi_dmul>
 800df2e:	9e02      	ldr	r6, [sp, #8]
 800df30:	4682      	mov	sl, r0
 800df32:	468b      	mov	fp, r1
 800df34:	3501      	adds	r5, #1
 800df36:	4628      	mov	r0, r5
 800df38:	f7f2 fb1c 	bl	8000574 <__aeabi_i2d>
 800df3c:	4652      	mov	r2, sl
 800df3e:	465b      	mov	r3, fp
 800df40:	f7f2 fb82 	bl	8000648 <__aeabi_dmul>
 800df44:	4b82      	ldr	r3, [pc, #520]	; (800e150 <_dtoa_r+0x628>)
 800df46:	2200      	movs	r2, #0
 800df48:	f7f2 f9c8 	bl	80002dc <__adddf3>
 800df4c:	46d0      	mov	r8, sl
 800df4e:	46d9      	mov	r9, fp
 800df50:	4682      	mov	sl, r0
 800df52:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800df56:	2e00      	cmp	r6, #0
 800df58:	d158      	bne.n	800e00c <_dtoa_r+0x4e4>
 800df5a:	4b7e      	ldr	r3, [pc, #504]	; (800e154 <_dtoa_r+0x62c>)
 800df5c:	2200      	movs	r2, #0
 800df5e:	4640      	mov	r0, r8
 800df60:	4649      	mov	r1, r9
 800df62:	f7f2 f9b9 	bl	80002d8 <__aeabi_dsub>
 800df66:	4652      	mov	r2, sl
 800df68:	465b      	mov	r3, fp
 800df6a:	4680      	mov	r8, r0
 800df6c:	4689      	mov	r9, r1
 800df6e:	f7f2 fdfb 	bl	8000b68 <__aeabi_dcmpgt>
 800df72:	2800      	cmp	r0, #0
 800df74:	f040 8295 	bne.w	800e4a2 <_dtoa_r+0x97a>
 800df78:	4652      	mov	r2, sl
 800df7a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800df7e:	4640      	mov	r0, r8
 800df80:	4649      	mov	r1, r9
 800df82:	f7f2 fdd3 	bl	8000b2c <__aeabi_dcmplt>
 800df86:	2800      	cmp	r0, #0
 800df88:	f040 8289 	bne.w	800e49e <_dtoa_r+0x976>
 800df8c:	ec5b ab19 	vmov	sl, fp, d9
 800df90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800df92:	2b00      	cmp	r3, #0
 800df94:	f2c0 8148 	blt.w	800e228 <_dtoa_r+0x700>
 800df98:	9a00      	ldr	r2, [sp, #0]
 800df9a:	2a0e      	cmp	r2, #14
 800df9c:	f300 8144 	bgt.w	800e228 <_dtoa_r+0x700>
 800dfa0:	4b67      	ldr	r3, [pc, #412]	; (800e140 <_dtoa_r+0x618>)
 800dfa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dfa6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dfaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	f280 80d5 	bge.w	800e15c <_dtoa_r+0x634>
 800dfb2:	9b03      	ldr	r3, [sp, #12]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	f300 80d1 	bgt.w	800e15c <_dtoa_r+0x634>
 800dfba:	f040 826f 	bne.w	800e49c <_dtoa_r+0x974>
 800dfbe:	4b65      	ldr	r3, [pc, #404]	; (800e154 <_dtoa_r+0x62c>)
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	4640      	mov	r0, r8
 800dfc4:	4649      	mov	r1, r9
 800dfc6:	f7f2 fb3f 	bl	8000648 <__aeabi_dmul>
 800dfca:	4652      	mov	r2, sl
 800dfcc:	465b      	mov	r3, fp
 800dfce:	f7f2 fdc1 	bl	8000b54 <__aeabi_dcmpge>
 800dfd2:	9e03      	ldr	r6, [sp, #12]
 800dfd4:	4637      	mov	r7, r6
 800dfd6:	2800      	cmp	r0, #0
 800dfd8:	f040 8245 	bne.w	800e466 <_dtoa_r+0x93e>
 800dfdc:	9d01      	ldr	r5, [sp, #4]
 800dfde:	2331      	movs	r3, #49	; 0x31
 800dfe0:	f805 3b01 	strb.w	r3, [r5], #1
 800dfe4:	9b00      	ldr	r3, [sp, #0]
 800dfe6:	3301      	adds	r3, #1
 800dfe8:	9300      	str	r3, [sp, #0]
 800dfea:	e240      	b.n	800e46e <_dtoa_r+0x946>
 800dfec:	07f2      	lsls	r2, r6, #31
 800dfee:	d505      	bpl.n	800dffc <_dtoa_r+0x4d4>
 800dff0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dff4:	f7f2 fb28 	bl	8000648 <__aeabi_dmul>
 800dff8:	3501      	adds	r5, #1
 800dffa:	2301      	movs	r3, #1
 800dffc:	1076      	asrs	r6, r6, #1
 800dffe:	3708      	adds	r7, #8
 800e000:	e777      	b.n	800def2 <_dtoa_r+0x3ca>
 800e002:	2502      	movs	r5, #2
 800e004:	e779      	b.n	800defa <_dtoa_r+0x3d2>
 800e006:	9f00      	ldr	r7, [sp, #0]
 800e008:	9e03      	ldr	r6, [sp, #12]
 800e00a:	e794      	b.n	800df36 <_dtoa_r+0x40e>
 800e00c:	9901      	ldr	r1, [sp, #4]
 800e00e:	4b4c      	ldr	r3, [pc, #304]	; (800e140 <_dtoa_r+0x618>)
 800e010:	4431      	add	r1, r6
 800e012:	910d      	str	r1, [sp, #52]	; 0x34
 800e014:	9908      	ldr	r1, [sp, #32]
 800e016:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e01a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e01e:	2900      	cmp	r1, #0
 800e020:	d043      	beq.n	800e0aa <_dtoa_r+0x582>
 800e022:	494d      	ldr	r1, [pc, #308]	; (800e158 <_dtoa_r+0x630>)
 800e024:	2000      	movs	r0, #0
 800e026:	f7f2 fc39 	bl	800089c <__aeabi_ddiv>
 800e02a:	4652      	mov	r2, sl
 800e02c:	465b      	mov	r3, fp
 800e02e:	f7f2 f953 	bl	80002d8 <__aeabi_dsub>
 800e032:	9d01      	ldr	r5, [sp, #4]
 800e034:	4682      	mov	sl, r0
 800e036:	468b      	mov	fp, r1
 800e038:	4649      	mov	r1, r9
 800e03a:	4640      	mov	r0, r8
 800e03c:	f7f2 fdb4 	bl	8000ba8 <__aeabi_d2iz>
 800e040:	4606      	mov	r6, r0
 800e042:	f7f2 fa97 	bl	8000574 <__aeabi_i2d>
 800e046:	4602      	mov	r2, r0
 800e048:	460b      	mov	r3, r1
 800e04a:	4640      	mov	r0, r8
 800e04c:	4649      	mov	r1, r9
 800e04e:	f7f2 f943 	bl	80002d8 <__aeabi_dsub>
 800e052:	3630      	adds	r6, #48	; 0x30
 800e054:	f805 6b01 	strb.w	r6, [r5], #1
 800e058:	4652      	mov	r2, sl
 800e05a:	465b      	mov	r3, fp
 800e05c:	4680      	mov	r8, r0
 800e05e:	4689      	mov	r9, r1
 800e060:	f7f2 fd64 	bl	8000b2c <__aeabi_dcmplt>
 800e064:	2800      	cmp	r0, #0
 800e066:	d163      	bne.n	800e130 <_dtoa_r+0x608>
 800e068:	4642      	mov	r2, r8
 800e06a:	464b      	mov	r3, r9
 800e06c:	4936      	ldr	r1, [pc, #216]	; (800e148 <_dtoa_r+0x620>)
 800e06e:	2000      	movs	r0, #0
 800e070:	f7f2 f932 	bl	80002d8 <__aeabi_dsub>
 800e074:	4652      	mov	r2, sl
 800e076:	465b      	mov	r3, fp
 800e078:	f7f2 fd58 	bl	8000b2c <__aeabi_dcmplt>
 800e07c:	2800      	cmp	r0, #0
 800e07e:	f040 80b5 	bne.w	800e1ec <_dtoa_r+0x6c4>
 800e082:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e084:	429d      	cmp	r5, r3
 800e086:	d081      	beq.n	800df8c <_dtoa_r+0x464>
 800e088:	4b30      	ldr	r3, [pc, #192]	; (800e14c <_dtoa_r+0x624>)
 800e08a:	2200      	movs	r2, #0
 800e08c:	4650      	mov	r0, sl
 800e08e:	4659      	mov	r1, fp
 800e090:	f7f2 fada 	bl	8000648 <__aeabi_dmul>
 800e094:	4b2d      	ldr	r3, [pc, #180]	; (800e14c <_dtoa_r+0x624>)
 800e096:	4682      	mov	sl, r0
 800e098:	468b      	mov	fp, r1
 800e09a:	4640      	mov	r0, r8
 800e09c:	4649      	mov	r1, r9
 800e09e:	2200      	movs	r2, #0
 800e0a0:	f7f2 fad2 	bl	8000648 <__aeabi_dmul>
 800e0a4:	4680      	mov	r8, r0
 800e0a6:	4689      	mov	r9, r1
 800e0a8:	e7c6      	b.n	800e038 <_dtoa_r+0x510>
 800e0aa:	4650      	mov	r0, sl
 800e0ac:	4659      	mov	r1, fp
 800e0ae:	f7f2 facb 	bl	8000648 <__aeabi_dmul>
 800e0b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e0b4:	9d01      	ldr	r5, [sp, #4]
 800e0b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800e0b8:	4682      	mov	sl, r0
 800e0ba:	468b      	mov	fp, r1
 800e0bc:	4649      	mov	r1, r9
 800e0be:	4640      	mov	r0, r8
 800e0c0:	f7f2 fd72 	bl	8000ba8 <__aeabi_d2iz>
 800e0c4:	4606      	mov	r6, r0
 800e0c6:	f7f2 fa55 	bl	8000574 <__aeabi_i2d>
 800e0ca:	3630      	adds	r6, #48	; 0x30
 800e0cc:	4602      	mov	r2, r0
 800e0ce:	460b      	mov	r3, r1
 800e0d0:	4640      	mov	r0, r8
 800e0d2:	4649      	mov	r1, r9
 800e0d4:	f7f2 f900 	bl	80002d8 <__aeabi_dsub>
 800e0d8:	f805 6b01 	strb.w	r6, [r5], #1
 800e0dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e0de:	429d      	cmp	r5, r3
 800e0e0:	4680      	mov	r8, r0
 800e0e2:	4689      	mov	r9, r1
 800e0e4:	f04f 0200 	mov.w	r2, #0
 800e0e8:	d124      	bne.n	800e134 <_dtoa_r+0x60c>
 800e0ea:	4b1b      	ldr	r3, [pc, #108]	; (800e158 <_dtoa_r+0x630>)
 800e0ec:	4650      	mov	r0, sl
 800e0ee:	4659      	mov	r1, fp
 800e0f0:	f7f2 f8f4 	bl	80002dc <__adddf3>
 800e0f4:	4602      	mov	r2, r0
 800e0f6:	460b      	mov	r3, r1
 800e0f8:	4640      	mov	r0, r8
 800e0fa:	4649      	mov	r1, r9
 800e0fc:	f7f2 fd34 	bl	8000b68 <__aeabi_dcmpgt>
 800e100:	2800      	cmp	r0, #0
 800e102:	d173      	bne.n	800e1ec <_dtoa_r+0x6c4>
 800e104:	4652      	mov	r2, sl
 800e106:	465b      	mov	r3, fp
 800e108:	4913      	ldr	r1, [pc, #76]	; (800e158 <_dtoa_r+0x630>)
 800e10a:	2000      	movs	r0, #0
 800e10c:	f7f2 f8e4 	bl	80002d8 <__aeabi_dsub>
 800e110:	4602      	mov	r2, r0
 800e112:	460b      	mov	r3, r1
 800e114:	4640      	mov	r0, r8
 800e116:	4649      	mov	r1, r9
 800e118:	f7f2 fd08 	bl	8000b2c <__aeabi_dcmplt>
 800e11c:	2800      	cmp	r0, #0
 800e11e:	f43f af35 	beq.w	800df8c <_dtoa_r+0x464>
 800e122:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e124:	1e6b      	subs	r3, r5, #1
 800e126:	930f      	str	r3, [sp, #60]	; 0x3c
 800e128:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e12c:	2b30      	cmp	r3, #48	; 0x30
 800e12e:	d0f8      	beq.n	800e122 <_dtoa_r+0x5fa>
 800e130:	9700      	str	r7, [sp, #0]
 800e132:	e049      	b.n	800e1c8 <_dtoa_r+0x6a0>
 800e134:	4b05      	ldr	r3, [pc, #20]	; (800e14c <_dtoa_r+0x624>)
 800e136:	f7f2 fa87 	bl	8000648 <__aeabi_dmul>
 800e13a:	4680      	mov	r8, r0
 800e13c:	4689      	mov	r9, r1
 800e13e:	e7bd      	b.n	800e0bc <_dtoa_r+0x594>
 800e140:	08010fd8 	.word	0x08010fd8
 800e144:	08010fb0 	.word	0x08010fb0
 800e148:	3ff00000 	.word	0x3ff00000
 800e14c:	40240000 	.word	0x40240000
 800e150:	401c0000 	.word	0x401c0000
 800e154:	40140000 	.word	0x40140000
 800e158:	3fe00000 	.word	0x3fe00000
 800e15c:	9d01      	ldr	r5, [sp, #4]
 800e15e:	4656      	mov	r6, sl
 800e160:	465f      	mov	r7, fp
 800e162:	4642      	mov	r2, r8
 800e164:	464b      	mov	r3, r9
 800e166:	4630      	mov	r0, r6
 800e168:	4639      	mov	r1, r7
 800e16a:	f7f2 fb97 	bl	800089c <__aeabi_ddiv>
 800e16e:	f7f2 fd1b 	bl	8000ba8 <__aeabi_d2iz>
 800e172:	4682      	mov	sl, r0
 800e174:	f7f2 f9fe 	bl	8000574 <__aeabi_i2d>
 800e178:	4642      	mov	r2, r8
 800e17a:	464b      	mov	r3, r9
 800e17c:	f7f2 fa64 	bl	8000648 <__aeabi_dmul>
 800e180:	4602      	mov	r2, r0
 800e182:	460b      	mov	r3, r1
 800e184:	4630      	mov	r0, r6
 800e186:	4639      	mov	r1, r7
 800e188:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800e18c:	f7f2 f8a4 	bl	80002d8 <__aeabi_dsub>
 800e190:	f805 6b01 	strb.w	r6, [r5], #1
 800e194:	9e01      	ldr	r6, [sp, #4]
 800e196:	9f03      	ldr	r7, [sp, #12]
 800e198:	1bae      	subs	r6, r5, r6
 800e19a:	42b7      	cmp	r7, r6
 800e19c:	4602      	mov	r2, r0
 800e19e:	460b      	mov	r3, r1
 800e1a0:	d135      	bne.n	800e20e <_dtoa_r+0x6e6>
 800e1a2:	f7f2 f89b 	bl	80002dc <__adddf3>
 800e1a6:	4642      	mov	r2, r8
 800e1a8:	464b      	mov	r3, r9
 800e1aa:	4606      	mov	r6, r0
 800e1ac:	460f      	mov	r7, r1
 800e1ae:	f7f2 fcdb 	bl	8000b68 <__aeabi_dcmpgt>
 800e1b2:	b9d0      	cbnz	r0, 800e1ea <_dtoa_r+0x6c2>
 800e1b4:	4642      	mov	r2, r8
 800e1b6:	464b      	mov	r3, r9
 800e1b8:	4630      	mov	r0, r6
 800e1ba:	4639      	mov	r1, r7
 800e1bc:	f7f2 fcac 	bl	8000b18 <__aeabi_dcmpeq>
 800e1c0:	b110      	cbz	r0, 800e1c8 <_dtoa_r+0x6a0>
 800e1c2:	f01a 0f01 	tst.w	sl, #1
 800e1c6:	d110      	bne.n	800e1ea <_dtoa_r+0x6c2>
 800e1c8:	4620      	mov	r0, r4
 800e1ca:	ee18 1a10 	vmov	r1, s16
 800e1ce:	f000 faf3 	bl	800e7b8 <_Bfree>
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	9800      	ldr	r0, [sp, #0]
 800e1d6:	702b      	strb	r3, [r5, #0]
 800e1d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e1da:	3001      	adds	r0, #1
 800e1dc:	6018      	str	r0, [r3, #0]
 800e1de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	f43f acf1 	beq.w	800dbc8 <_dtoa_r+0xa0>
 800e1e6:	601d      	str	r5, [r3, #0]
 800e1e8:	e4ee      	b.n	800dbc8 <_dtoa_r+0xa0>
 800e1ea:	9f00      	ldr	r7, [sp, #0]
 800e1ec:	462b      	mov	r3, r5
 800e1ee:	461d      	mov	r5, r3
 800e1f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e1f4:	2a39      	cmp	r2, #57	; 0x39
 800e1f6:	d106      	bne.n	800e206 <_dtoa_r+0x6de>
 800e1f8:	9a01      	ldr	r2, [sp, #4]
 800e1fa:	429a      	cmp	r2, r3
 800e1fc:	d1f7      	bne.n	800e1ee <_dtoa_r+0x6c6>
 800e1fe:	9901      	ldr	r1, [sp, #4]
 800e200:	2230      	movs	r2, #48	; 0x30
 800e202:	3701      	adds	r7, #1
 800e204:	700a      	strb	r2, [r1, #0]
 800e206:	781a      	ldrb	r2, [r3, #0]
 800e208:	3201      	adds	r2, #1
 800e20a:	701a      	strb	r2, [r3, #0]
 800e20c:	e790      	b.n	800e130 <_dtoa_r+0x608>
 800e20e:	4ba6      	ldr	r3, [pc, #664]	; (800e4a8 <_dtoa_r+0x980>)
 800e210:	2200      	movs	r2, #0
 800e212:	f7f2 fa19 	bl	8000648 <__aeabi_dmul>
 800e216:	2200      	movs	r2, #0
 800e218:	2300      	movs	r3, #0
 800e21a:	4606      	mov	r6, r0
 800e21c:	460f      	mov	r7, r1
 800e21e:	f7f2 fc7b 	bl	8000b18 <__aeabi_dcmpeq>
 800e222:	2800      	cmp	r0, #0
 800e224:	d09d      	beq.n	800e162 <_dtoa_r+0x63a>
 800e226:	e7cf      	b.n	800e1c8 <_dtoa_r+0x6a0>
 800e228:	9a08      	ldr	r2, [sp, #32]
 800e22a:	2a00      	cmp	r2, #0
 800e22c:	f000 80d7 	beq.w	800e3de <_dtoa_r+0x8b6>
 800e230:	9a06      	ldr	r2, [sp, #24]
 800e232:	2a01      	cmp	r2, #1
 800e234:	f300 80ba 	bgt.w	800e3ac <_dtoa_r+0x884>
 800e238:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e23a:	2a00      	cmp	r2, #0
 800e23c:	f000 80b2 	beq.w	800e3a4 <_dtoa_r+0x87c>
 800e240:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e244:	9e07      	ldr	r6, [sp, #28]
 800e246:	9d04      	ldr	r5, [sp, #16]
 800e248:	9a04      	ldr	r2, [sp, #16]
 800e24a:	441a      	add	r2, r3
 800e24c:	9204      	str	r2, [sp, #16]
 800e24e:	9a05      	ldr	r2, [sp, #20]
 800e250:	2101      	movs	r1, #1
 800e252:	441a      	add	r2, r3
 800e254:	4620      	mov	r0, r4
 800e256:	9205      	str	r2, [sp, #20]
 800e258:	f000 fb66 	bl	800e928 <__i2b>
 800e25c:	4607      	mov	r7, r0
 800e25e:	2d00      	cmp	r5, #0
 800e260:	dd0c      	ble.n	800e27c <_dtoa_r+0x754>
 800e262:	9b05      	ldr	r3, [sp, #20]
 800e264:	2b00      	cmp	r3, #0
 800e266:	dd09      	ble.n	800e27c <_dtoa_r+0x754>
 800e268:	42ab      	cmp	r3, r5
 800e26a:	9a04      	ldr	r2, [sp, #16]
 800e26c:	bfa8      	it	ge
 800e26e:	462b      	movge	r3, r5
 800e270:	1ad2      	subs	r2, r2, r3
 800e272:	9204      	str	r2, [sp, #16]
 800e274:	9a05      	ldr	r2, [sp, #20]
 800e276:	1aed      	subs	r5, r5, r3
 800e278:	1ad3      	subs	r3, r2, r3
 800e27a:	9305      	str	r3, [sp, #20]
 800e27c:	9b07      	ldr	r3, [sp, #28]
 800e27e:	b31b      	cbz	r3, 800e2c8 <_dtoa_r+0x7a0>
 800e280:	9b08      	ldr	r3, [sp, #32]
 800e282:	2b00      	cmp	r3, #0
 800e284:	f000 80af 	beq.w	800e3e6 <_dtoa_r+0x8be>
 800e288:	2e00      	cmp	r6, #0
 800e28a:	dd13      	ble.n	800e2b4 <_dtoa_r+0x78c>
 800e28c:	4639      	mov	r1, r7
 800e28e:	4632      	mov	r2, r6
 800e290:	4620      	mov	r0, r4
 800e292:	f000 fc09 	bl	800eaa8 <__pow5mult>
 800e296:	ee18 2a10 	vmov	r2, s16
 800e29a:	4601      	mov	r1, r0
 800e29c:	4607      	mov	r7, r0
 800e29e:	4620      	mov	r0, r4
 800e2a0:	f000 fb58 	bl	800e954 <__multiply>
 800e2a4:	ee18 1a10 	vmov	r1, s16
 800e2a8:	4680      	mov	r8, r0
 800e2aa:	4620      	mov	r0, r4
 800e2ac:	f000 fa84 	bl	800e7b8 <_Bfree>
 800e2b0:	ee08 8a10 	vmov	s16, r8
 800e2b4:	9b07      	ldr	r3, [sp, #28]
 800e2b6:	1b9a      	subs	r2, r3, r6
 800e2b8:	d006      	beq.n	800e2c8 <_dtoa_r+0x7a0>
 800e2ba:	ee18 1a10 	vmov	r1, s16
 800e2be:	4620      	mov	r0, r4
 800e2c0:	f000 fbf2 	bl	800eaa8 <__pow5mult>
 800e2c4:	ee08 0a10 	vmov	s16, r0
 800e2c8:	2101      	movs	r1, #1
 800e2ca:	4620      	mov	r0, r4
 800e2cc:	f000 fb2c 	bl	800e928 <__i2b>
 800e2d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	4606      	mov	r6, r0
 800e2d6:	f340 8088 	ble.w	800e3ea <_dtoa_r+0x8c2>
 800e2da:	461a      	mov	r2, r3
 800e2dc:	4601      	mov	r1, r0
 800e2de:	4620      	mov	r0, r4
 800e2e0:	f000 fbe2 	bl	800eaa8 <__pow5mult>
 800e2e4:	9b06      	ldr	r3, [sp, #24]
 800e2e6:	2b01      	cmp	r3, #1
 800e2e8:	4606      	mov	r6, r0
 800e2ea:	f340 8081 	ble.w	800e3f0 <_dtoa_r+0x8c8>
 800e2ee:	f04f 0800 	mov.w	r8, #0
 800e2f2:	6933      	ldr	r3, [r6, #16]
 800e2f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e2f8:	6918      	ldr	r0, [r3, #16]
 800e2fa:	f000 fac5 	bl	800e888 <__hi0bits>
 800e2fe:	f1c0 0020 	rsb	r0, r0, #32
 800e302:	9b05      	ldr	r3, [sp, #20]
 800e304:	4418      	add	r0, r3
 800e306:	f010 001f 	ands.w	r0, r0, #31
 800e30a:	f000 8092 	beq.w	800e432 <_dtoa_r+0x90a>
 800e30e:	f1c0 0320 	rsb	r3, r0, #32
 800e312:	2b04      	cmp	r3, #4
 800e314:	f340 808a 	ble.w	800e42c <_dtoa_r+0x904>
 800e318:	f1c0 001c 	rsb	r0, r0, #28
 800e31c:	9b04      	ldr	r3, [sp, #16]
 800e31e:	4403      	add	r3, r0
 800e320:	9304      	str	r3, [sp, #16]
 800e322:	9b05      	ldr	r3, [sp, #20]
 800e324:	4403      	add	r3, r0
 800e326:	4405      	add	r5, r0
 800e328:	9305      	str	r3, [sp, #20]
 800e32a:	9b04      	ldr	r3, [sp, #16]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	dd07      	ble.n	800e340 <_dtoa_r+0x818>
 800e330:	ee18 1a10 	vmov	r1, s16
 800e334:	461a      	mov	r2, r3
 800e336:	4620      	mov	r0, r4
 800e338:	f000 fc10 	bl	800eb5c <__lshift>
 800e33c:	ee08 0a10 	vmov	s16, r0
 800e340:	9b05      	ldr	r3, [sp, #20]
 800e342:	2b00      	cmp	r3, #0
 800e344:	dd05      	ble.n	800e352 <_dtoa_r+0x82a>
 800e346:	4631      	mov	r1, r6
 800e348:	461a      	mov	r2, r3
 800e34a:	4620      	mov	r0, r4
 800e34c:	f000 fc06 	bl	800eb5c <__lshift>
 800e350:	4606      	mov	r6, r0
 800e352:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e354:	2b00      	cmp	r3, #0
 800e356:	d06e      	beq.n	800e436 <_dtoa_r+0x90e>
 800e358:	ee18 0a10 	vmov	r0, s16
 800e35c:	4631      	mov	r1, r6
 800e35e:	f000 fc6d 	bl	800ec3c <__mcmp>
 800e362:	2800      	cmp	r0, #0
 800e364:	da67      	bge.n	800e436 <_dtoa_r+0x90e>
 800e366:	9b00      	ldr	r3, [sp, #0]
 800e368:	3b01      	subs	r3, #1
 800e36a:	ee18 1a10 	vmov	r1, s16
 800e36e:	9300      	str	r3, [sp, #0]
 800e370:	220a      	movs	r2, #10
 800e372:	2300      	movs	r3, #0
 800e374:	4620      	mov	r0, r4
 800e376:	f000 fa41 	bl	800e7fc <__multadd>
 800e37a:	9b08      	ldr	r3, [sp, #32]
 800e37c:	ee08 0a10 	vmov	s16, r0
 800e380:	2b00      	cmp	r3, #0
 800e382:	f000 81b1 	beq.w	800e6e8 <_dtoa_r+0xbc0>
 800e386:	2300      	movs	r3, #0
 800e388:	4639      	mov	r1, r7
 800e38a:	220a      	movs	r2, #10
 800e38c:	4620      	mov	r0, r4
 800e38e:	f000 fa35 	bl	800e7fc <__multadd>
 800e392:	9b02      	ldr	r3, [sp, #8]
 800e394:	2b00      	cmp	r3, #0
 800e396:	4607      	mov	r7, r0
 800e398:	f300 808e 	bgt.w	800e4b8 <_dtoa_r+0x990>
 800e39c:	9b06      	ldr	r3, [sp, #24]
 800e39e:	2b02      	cmp	r3, #2
 800e3a0:	dc51      	bgt.n	800e446 <_dtoa_r+0x91e>
 800e3a2:	e089      	b.n	800e4b8 <_dtoa_r+0x990>
 800e3a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e3a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e3aa:	e74b      	b.n	800e244 <_dtoa_r+0x71c>
 800e3ac:	9b03      	ldr	r3, [sp, #12]
 800e3ae:	1e5e      	subs	r6, r3, #1
 800e3b0:	9b07      	ldr	r3, [sp, #28]
 800e3b2:	42b3      	cmp	r3, r6
 800e3b4:	bfbf      	itttt	lt
 800e3b6:	9b07      	ldrlt	r3, [sp, #28]
 800e3b8:	9607      	strlt	r6, [sp, #28]
 800e3ba:	1af2      	sublt	r2, r6, r3
 800e3bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e3be:	bfb6      	itet	lt
 800e3c0:	189b      	addlt	r3, r3, r2
 800e3c2:	1b9e      	subge	r6, r3, r6
 800e3c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e3c6:	9b03      	ldr	r3, [sp, #12]
 800e3c8:	bfb8      	it	lt
 800e3ca:	2600      	movlt	r6, #0
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	bfb7      	itett	lt
 800e3d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e3d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e3d8:	1a9d      	sublt	r5, r3, r2
 800e3da:	2300      	movlt	r3, #0
 800e3dc:	e734      	b.n	800e248 <_dtoa_r+0x720>
 800e3de:	9e07      	ldr	r6, [sp, #28]
 800e3e0:	9d04      	ldr	r5, [sp, #16]
 800e3e2:	9f08      	ldr	r7, [sp, #32]
 800e3e4:	e73b      	b.n	800e25e <_dtoa_r+0x736>
 800e3e6:	9a07      	ldr	r2, [sp, #28]
 800e3e8:	e767      	b.n	800e2ba <_dtoa_r+0x792>
 800e3ea:	9b06      	ldr	r3, [sp, #24]
 800e3ec:	2b01      	cmp	r3, #1
 800e3ee:	dc18      	bgt.n	800e422 <_dtoa_r+0x8fa>
 800e3f0:	f1ba 0f00 	cmp.w	sl, #0
 800e3f4:	d115      	bne.n	800e422 <_dtoa_r+0x8fa>
 800e3f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e3fa:	b993      	cbnz	r3, 800e422 <_dtoa_r+0x8fa>
 800e3fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e400:	0d1b      	lsrs	r3, r3, #20
 800e402:	051b      	lsls	r3, r3, #20
 800e404:	b183      	cbz	r3, 800e428 <_dtoa_r+0x900>
 800e406:	9b04      	ldr	r3, [sp, #16]
 800e408:	3301      	adds	r3, #1
 800e40a:	9304      	str	r3, [sp, #16]
 800e40c:	9b05      	ldr	r3, [sp, #20]
 800e40e:	3301      	adds	r3, #1
 800e410:	9305      	str	r3, [sp, #20]
 800e412:	f04f 0801 	mov.w	r8, #1
 800e416:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e418:	2b00      	cmp	r3, #0
 800e41a:	f47f af6a 	bne.w	800e2f2 <_dtoa_r+0x7ca>
 800e41e:	2001      	movs	r0, #1
 800e420:	e76f      	b.n	800e302 <_dtoa_r+0x7da>
 800e422:	f04f 0800 	mov.w	r8, #0
 800e426:	e7f6      	b.n	800e416 <_dtoa_r+0x8ee>
 800e428:	4698      	mov	r8, r3
 800e42a:	e7f4      	b.n	800e416 <_dtoa_r+0x8ee>
 800e42c:	f43f af7d 	beq.w	800e32a <_dtoa_r+0x802>
 800e430:	4618      	mov	r0, r3
 800e432:	301c      	adds	r0, #28
 800e434:	e772      	b.n	800e31c <_dtoa_r+0x7f4>
 800e436:	9b03      	ldr	r3, [sp, #12]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	dc37      	bgt.n	800e4ac <_dtoa_r+0x984>
 800e43c:	9b06      	ldr	r3, [sp, #24]
 800e43e:	2b02      	cmp	r3, #2
 800e440:	dd34      	ble.n	800e4ac <_dtoa_r+0x984>
 800e442:	9b03      	ldr	r3, [sp, #12]
 800e444:	9302      	str	r3, [sp, #8]
 800e446:	9b02      	ldr	r3, [sp, #8]
 800e448:	b96b      	cbnz	r3, 800e466 <_dtoa_r+0x93e>
 800e44a:	4631      	mov	r1, r6
 800e44c:	2205      	movs	r2, #5
 800e44e:	4620      	mov	r0, r4
 800e450:	f000 f9d4 	bl	800e7fc <__multadd>
 800e454:	4601      	mov	r1, r0
 800e456:	4606      	mov	r6, r0
 800e458:	ee18 0a10 	vmov	r0, s16
 800e45c:	f000 fbee 	bl	800ec3c <__mcmp>
 800e460:	2800      	cmp	r0, #0
 800e462:	f73f adbb 	bgt.w	800dfdc <_dtoa_r+0x4b4>
 800e466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e468:	9d01      	ldr	r5, [sp, #4]
 800e46a:	43db      	mvns	r3, r3
 800e46c:	9300      	str	r3, [sp, #0]
 800e46e:	f04f 0800 	mov.w	r8, #0
 800e472:	4631      	mov	r1, r6
 800e474:	4620      	mov	r0, r4
 800e476:	f000 f99f 	bl	800e7b8 <_Bfree>
 800e47a:	2f00      	cmp	r7, #0
 800e47c:	f43f aea4 	beq.w	800e1c8 <_dtoa_r+0x6a0>
 800e480:	f1b8 0f00 	cmp.w	r8, #0
 800e484:	d005      	beq.n	800e492 <_dtoa_r+0x96a>
 800e486:	45b8      	cmp	r8, r7
 800e488:	d003      	beq.n	800e492 <_dtoa_r+0x96a>
 800e48a:	4641      	mov	r1, r8
 800e48c:	4620      	mov	r0, r4
 800e48e:	f000 f993 	bl	800e7b8 <_Bfree>
 800e492:	4639      	mov	r1, r7
 800e494:	4620      	mov	r0, r4
 800e496:	f000 f98f 	bl	800e7b8 <_Bfree>
 800e49a:	e695      	b.n	800e1c8 <_dtoa_r+0x6a0>
 800e49c:	2600      	movs	r6, #0
 800e49e:	4637      	mov	r7, r6
 800e4a0:	e7e1      	b.n	800e466 <_dtoa_r+0x93e>
 800e4a2:	9700      	str	r7, [sp, #0]
 800e4a4:	4637      	mov	r7, r6
 800e4a6:	e599      	b.n	800dfdc <_dtoa_r+0x4b4>
 800e4a8:	40240000 	.word	0x40240000
 800e4ac:	9b08      	ldr	r3, [sp, #32]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	f000 80ca 	beq.w	800e648 <_dtoa_r+0xb20>
 800e4b4:	9b03      	ldr	r3, [sp, #12]
 800e4b6:	9302      	str	r3, [sp, #8]
 800e4b8:	2d00      	cmp	r5, #0
 800e4ba:	dd05      	ble.n	800e4c8 <_dtoa_r+0x9a0>
 800e4bc:	4639      	mov	r1, r7
 800e4be:	462a      	mov	r2, r5
 800e4c0:	4620      	mov	r0, r4
 800e4c2:	f000 fb4b 	bl	800eb5c <__lshift>
 800e4c6:	4607      	mov	r7, r0
 800e4c8:	f1b8 0f00 	cmp.w	r8, #0
 800e4cc:	d05b      	beq.n	800e586 <_dtoa_r+0xa5e>
 800e4ce:	6879      	ldr	r1, [r7, #4]
 800e4d0:	4620      	mov	r0, r4
 800e4d2:	f000 f931 	bl	800e738 <_Balloc>
 800e4d6:	4605      	mov	r5, r0
 800e4d8:	b928      	cbnz	r0, 800e4e6 <_dtoa_r+0x9be>
 800e4da:	4b87      	ldr	r3, [pc, #540]	; (800e6f8 <_dtoa_r+0xbd0>)
 800e4dc:	4602      	mov	r2, r0
 800e4de:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e4e2:	f7ff bb3b 	b.w	800db5c <_dtoa_r+0x34>
 800e4e6:	693a      	ldr	r2, [r7, #16]
 800e4e8:	3202      	adds	r2, #2
 800e4ea:	0092      	lsls	r2, r2, #2
 800e4ec:	f107 010c 	add.w	r1, r7, #12
 800e4f0:	300c      	adds	r0, #12
 800e4f2:	f000 f913 	bl	800e71c <memcpy>
 800e4f6:	2201      	movs	r2, #1
 800e4f8:	4629      	mov	r1, r5
 800e4fa:	4620      	mov	r0, r4
 800e4fc:	f000 fb2e 	bl	800eb5c <__lshift>
 800e500:	9b01      	ldr	r3, [sp, #4]
 800e502:	f103 0901 	add.w	r9, r3, #1
 800e506:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e50a:	4413      	add	r3, r2
 800e50c:	9305      	str	r3, [sp, #20]
 800e50e:	f00a 0301 	and.w	r3, sl, #1
 800e512:	46b8      	mov	r8, r7
 800e514:	9304      	str	r3, [sp, #16]
 800e516:	4607      	mov	r7, r0
 800e518:	4631      	mov	r1, r6
 800e51a:	ee18 0a10 	vmov	r0, s16
 800e51e:	f7ff fa75 	bl	800da0c <quorem>
 800e522:	4641      	mov	r1, r8
 800e524:	9002      	str	r0, [sp, #8]
 800e526:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e52a:	ee18 0a10 	vmov	r0, s16
 800e52e:	f000 fb85 	bl	800ec3c <__mcmp>
 800e532:	463a      	mov	r2, r7
 800e534:	9003      	str	r0, [sp, #12]
 800e536:	4631      	mov	r1, r6
 800e538:	4620      	mov	r0, r4
 800e53a:	f000 fb9b 	bl	800ec74 <__mdiff>
 800e53e:	68c2      	ldr	r2, [r0, #12]
 800e540:	f109 3bff 	add.w	fp, r9, #4294967295
 800e544:	4605      	mov	r5, r0
 800e546:	bb02      	cbnz	r2, 800e58a <_dtoa_r+0xa62>
 800e548:	4601      	mov	r1, r0
 800e54a:	ee18 0a10 	vmov	r0, s16
 800e54e:	f000 fb75 	bl	800ec3c <__mcmp>
 800e552:	4602      	mov	r2, r0
 800e554:	4629      	mov	r1, r5
 800e556:	4620      	mov	r0, r4
 800e558:	9207      	str	r2, [sp, #28]
 800e55a:	f000 f92d 	bl	800e7b8 <_Bfree>
 800e55e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e562:	ea43 0102 	orr.w	r1, r3, r2
 800e566:	9b04      	ldr	r3, [sp, #16]
 800e568:	430b      	orrs	r3, r1
 800e56a:	464d      	mov	r5, r9
 800e56c:	d10f      	bne.n	800e58e <_dtoa_r+0xa66>
 800e56e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e572:	d02a      	beq.n	800e5ca <_dtoa_r+0xaa2>
 800e574:	9b03      	ldr	r3, [sp, #12]
 800e576:	2b00      	cmp	r3, #0
 800e578:	dd02      	ble.n	800e580 <_dtoa_r+0xa58>
 800e57a:	9b02      	ldr	r3, [sp, #8]
 800e57c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e580:	f88b a000 	strb.w	sl, [fp]
 800e584:	e775      	b.n	800e472 <_dtoa_r+0x94a>
 800e586:	4638      	mov	r0, r7
 800e588:	e7ba      	b.n	800e500 <_dtoa_r+0x9d8>
 800e58a:	2201      	movs	r2, #1
 800e58c:	e7e2      	b.n	800e554 <_dtoa_r+0xa2c>
 800e58e:	9b03      	ldr	r3, [sp, #12]
 800e590:	2b00      	cmp	r3, #0
 800e592:	db04      	blt.n	800e59e <_dtoa_r+0xa76>
 800e594:	9906      	ldr	r1, [sp, #24]
 800e596:	430b      	orrs	r3, r1
 800e598:	9904      	ldr	r1, [sp, #16]
 800e59a:	430b      	orrs	r3, r1
 800e59c:	d122      	bne.n	800e5e4 <_dtoa_r+0xabc>
 800e59e:	2a00      	cmp	r2, #0
 800e5a0:	ddee      	ble.n	800e580 <_dtoa_r+0xa58>
 800e5a2:	ee18 1a10 	vmov	r1, s16
 800e5a6:	2201      	movs	r2, #1
 800e5a8:	4620      	mov	r0, r4
 800e5aa:	f000 fad7 	bl	800eb5c <__lshift>
 800e5ae:	4631      	mov	r1, r6
 800e5b0:	ee08 0a10 	vmov	s16, r0
 800e5b4:	f000 fb42 	bl	800ec3c <__mcmp>
 800e5b8:	2800      	cmp	r0, #0
 800e5ba:	dc03      	bgt.n	800e5c4 <_dtoa_r+0xa9c>
 800e5bc:	d1e0      	bne.n	800e580 <_dtoa_r+0xa58>
 800e5be:	f01a 0f01 	tst.w	sl, #1
 800e5c2:	d0dd      	beq.n	800e580 <_dtoa_r+0xa58>
 800e5c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e5c8:	d1d7      	bne.n	800e57a <_dtoa_r+0xa52>
 800e5ca:	2339      	movs	r3, #57	; 0x39
 800e5cc:	f88b 3000 	strb.w	r3, [fp]
 800e5d0:	462b      	mov	r3, r5
 800e5d2:	461d      	mov	r5, r3
 800e5d4:	3b01      	subs	r3, #1
 800e5d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e5da:	2a39      	cmp	r2, #57	; 0x39
 800e5dc:	d071      	beq.n	800e6c2 <_dtoa_r+0xb9a>
 800e5de:	3201      	adds	r2, #1
 800e5e0:	701a      	strb	r2, [r3, #0]
 800e5e2:	e746      	b.n	800e472 <_dtoa_r+0x94a>
 800e5e4:	2a00      	cmp	r2, #0
 800e5e6:	dd07      	ble.n	800e5f8 <_dtoa_r+0xad0>
 800e5e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e5ec:	d0ed      	beq.n	800e5ca <_dtoa_r+0xaa2>
 800e5ee:	f10a 0301 	add.w	r3, sl, #1
 800e5f2:	f88b 3000 	strb.w	r3, [fp]
 800e5f6:	e73c      	b.n	800e472 <_dtoa_r+0x94a>
 800e5f8:	9b05      	ldr	r3, [sp, #20]
 800e5fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e5fe:	4599      	cmp	r9, r3
 800e600:	d047      	beq.n	800e692 <_dtoa_r+0xb6a>
 800e602:	ee18 1a10 	vmov	r1, s16
 800e606:	2300      	movs	r3, #0
 800e608:	220a      	movs	r2, #10
 800e60a:	4620      	mov	r0, r4
 800e60c:	f000 f8f6 	bl	800e7fc <__multadd>
 800e610:	45b8      	cmp	r8, r7
 800e612:	ee08 0a10 	vmov	s16, r0
 800e616:	f04f 0300 	mov.w	r3, #0
 800e61a:	f04f 020a 	mov.w	r2, #10
 800e61e:	4641      	mov	r1, r8
 800e620:	4620      	mov	r0, r4
 800e622:	d106      	bne.n	800e632 <_dtoa_r+0xb0a>
 800e624:	f000 f8ea 	bl	800e7fc <__multadd>
 800e628:	4680      	mov	r8, r0
 800e62a:	4607      	mov	r7, r0
 800e62c:	f109 0901 	add.w	r9, r9, #1
 800e630:	e772      	b.n	800e518 <_dtoa_r+0x9f0>
 800e632:	f000 f8e3 	bl	800e7fc <__multadd>
 800e636:	4639      	mov	r1, r7
 800e638:	4680      	mov	r8, r0
 800e63a:	2300      	movs	r3, #0
 800e63c:	220a      	movs	r2, #10
 800e63e:	4620      	mov	r0, r4
 800e640:	f000 f8dc 	bl	800e7fc <__multadd>
 800e644:	4607      	mov	r7, r0
 800e646:	e7f1      	b.n	800e62c <_dtoa_r+0xb04>
 800e648:	9b03      	ldr	r3, [sp, #12]
 800e64a:	9302      	str	r3, [sp, #8]
 800e64c:	9d01      	ldr	r5, [sp, #4]
 800e64e:	ee18 0a10 	vmov	r0, s16
 800e652:	4631      	mov	r1, r6
 800e654:	f7ff f9da 	bl	800da0c <quorem>
 800e658:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e65c:	9b01      	ldr	r3, [sp, #4]
 800e65e:	f805 ab01 	strb.w	sl, [r5], #1
 800e662:	1aea      	subs	r2, r5, r3
 800e664:	9b02      	ldr	r3, [sp, #8]
 800e666:	4293      	cmp	r3, r2
 800e668:	dd09      	ble.n	800e67e <_dtoa_r+0xb56>
 800e66a:	ee18 1a10 	vmov	r1, s16
 800e66e:	2300      	movs	r3, #0
 800e670:	220a      	movs	r2, #10
 800e672:	4620      	mov	r0, r4
 800e674:	f000 f8c2 	bl	800e7fc <__multadd>
 800e678:	ee08 0a10 	vmov	s16, r0
 800e67c:	e7e7      	b.n	800e64e <_dtoa_r+0xb26>
 800e67e:	9b02      	ldr	r3, [sp, #8]
 800e680:	2b00      	cmp	r3, #0
 800e682:	bfc8      	it	gt
 800e684:	461d      	movgt	r5, r3
 800e686:	9b01      	ldr	r3, [sp, #4]
 800e688:	bfd8      	it	le
 800e68a:	2501      	movle	r5, #1
 800e68c:	441d      	add	r5, r3
 800e68e:	f04f 0800 	mov.w	r8, #0
 800e692:	ee18 1a10 	vmov	r1, s16
 800e696:	2201      	movs	r2, #1
 800e698:	4620      	mov	r0, r4
 800e69a:	f000 fa5f 	bl	800eb5c <__lshift>
 800e69e:	4631      	mov	r1, r6
 800e6a0:	ee08 0a10 	vmov	s16, r0
 800e6a4:	f000 faca 	bl	800ec3c <__mcmp>
 800e6a8:	2800      	cmp	r0, #0
 800e6aa:	dc91      	bgt.n	800e5d0 <_dtoa_r+0xaa8>
 800e6ac:	d102      	bne.n	800e6b4 <_dtoa_r+0xb8c>
 800e6ae:	f01a 0f01 	tst.w	sl, #1
 800e6b2:	d18d      	bne.n	800e5d0 <_dtoa_r+0xaa8>
 800e6b4:	462b      	mov	r3, r5
 800e6b6:	461d      	mov	r5, r3
 800e6b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e6bc:	2a30      	cmp	r2, #48	; 0x30
 800e6be:	d0fa      	beq.n	800e6b6 <_dtoa_r+0xb8e>
 800e6c0:	e6d7      	b.n	800e472 <_dtoa_r+0x94a>
 800e6c2:	9a01      	ldr	r2, [sp, #4]
 800e6c4:	429a      	cmp	r2, r3
 800e6c6:	d184      	bne.n	800e5d2 <_dtoa_r+0xaaa>
 800e6c8:	9b00      	ldr	r3, [sp, #0]
 800e6ca:	3301      	adds	r3, #1
 800e6cc:	9300      	str	r3, [sp, #0]
 800e6ce:	2331      	movs	r3, #49	; 0x31
 800e6d0:	7013      	strb	r3, [r2, #0]
 800e6d2:	e6ce      	b.n	800e472 <_dtoa_r+0x94a>
 800e6d4:	4b09      	ldr	r3, [pc, #36]	; (800e6fc <_dtoa_r+0xbd4>)
 800e6d6:	f7ff ba95 	b.w	800dc04 <_dtoa_r+0xdc>
 800e6da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	f47f aa6e 	bne.w	800dbbe <_dtoa_r+0x96>
 800e6e2:	4b07      	ldr	r3, [pc, #28]	; (800e700 <_dtoa_r+0xbd8>)
 800e6e4:	f7ff ba8e 	b.w	800dc04 <_dtoa_r+0xdc>
 800e6e8:	9b02      	ldr	r3, [sp, #8]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	dcae      	bgt.n	800e64c <_dtoa_r+0xb24>
 800e6ee:	9b06      	ldr	r3, [sp, #24]
 800e6f0:	2b02      	cmp	r3, #2
 800e6f2:	f73f aea8 	bgt.w	800e446 <_dtoa_r+0x91e>
 800e6f6:	e7a9      	b.n	800e64c <_dtoa_r+0xb24>
 800e6f8:	08010f43 	.word	0x08010f43
 800e6fc:	08010ea0 	.word	0x08010ea0
 800e700:	08010ec4 	.word	0x08010ec4

0800e704 <_localeconv_r>:
 800e704:	4800      	ldr	r0, [pc, #0]	; (800e708 <_localeconv_r+0x4>)
 800e706:	4770      	bx	lr
 800e708:	20000180 	.word	0x20000180

0800e70c <malloc>:
 800e70c:	4b02      	ldr	r3, [pc, #8]	; (800e718 <malloc+0xc>)
 800e70e:	4601      	mov	r1, r0
 800e710:	6818      	ldr	r0, [r3, #0]
 800e712:	f000 bc17 	b.w	800ef44 <_malloc_r>
 800e716:	bf00      	nop
 800e718:	2000002c 	.word	0x2000002c

0800e71c <memcpy>:
 800e71c:	440a      	add	r2, r1
 800e71e:	4291      	cmp	r1, r2
 800e720:	f100 33ff 	add.w	r3, r0, #4294967295
 800e724:	d100      	bne.n	800e728 <memcpy+0xc>
 800e726:	4770      	bx	lr
 800e728:	b510      	push	{r4, lr}
 800e72a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e72e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e732:	4291      	cmp	r1, r2
 800e734:	d1f9      	bne.n	800e72a <memcpy+0xe>
 800e736:	bd10      	pop	{r4, pc}

0800e738 <_Balloc>:
 800e738:	b570      	push	{r4, r5, r6, lr}
 800e73a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e73c:	4604      	mov	r4, r0
 800e73e:	460d      	mov	r5, r1
 800e740:	b976      	cbnz	r6, 800e760 <_Balloc+0x28>
 800e742:	2010      	movs	r0, #16
 800e744:	f7ff ffe2 	bl	800e70c <malloc>
 800e748:	4602      	mov	r2, r0
 800e74a:	6260      	str	r0, [r4, #36]	; 0x24
 800e74c:	b920      	cbnz	r0, 800e758 <_Balloc+0x20>
 800e74e:	4b18      	ldr	r3, [pc, #96]	; (800e7b0 <_Balloc+0x78>)
 800e750:	4818      	ldr	r0, [pc, #96]	; (800e7b4 <_Balloc+0x7c>)
 800e752:	2166      	movs	r1, #102	; 0x66
 800e754:	f000 fdd6 	bl	800f304 <__assert_func>
 800e758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e75c:	6006      	str	r6, [r0, #0]
 800e75e:	60c6      	str	r6, [r0, #12]
 800e760:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e762:	68f3      	ldr	r3, [r6, #12]
 800e764:	b183      	cbz	r3, 800e788 <_Balloc+0x50>
 800e766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e768:	68db      	ldr	r3, [r3, #12]
 800e76a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e76e:	b9b8      	cbnz	r0, 800e7a0 <_Balloc+0x68>
 800e770:	2101      	movs	r1, #1
 800e772:	fa01 f605 	lsl.w	r6, r1, r5
 800e776:	1d72      	adds	r2, r6, #5
 800e778:	0092      	lsls	r2, r2, #2
 800e77a:	4620      	mov	r0, r4
 800e77c:	f000 fb60 	bl	800ee40 <_calloc_r>
 800e780:	b160      	cbz	r0, 800e79c <_Balloc+0x64>
 800e782:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e786:	e00e      	b.n	800e7a6 <_Balloc+0x6e>
 800e788:	2221      	movs	r2, #33	; 0x21
 800e78a:	2104      	movs	r1, #4
 800e78c:	4620      	mov	r0, r4
 800e78e:	f000 fb57 	bl	800ee40 <_calloc_r>
 800e792:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e794:	60f0      	str	r0, [r6, #12]
 800e796:	68db      	ldr	r3, [r3, #12]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d1e4      	bne.n	800e766 <_Balloc+0x2e>
 800e79c:	2000      	movs	r0, #0
 800e79e:	bd70      	pop	{r4, r5, r6, pc}
 800e7a0:	6802      	ldr	r2, [r0, #0]
 800e7a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e7ac:	e7f7      	b.n	800e79e <_Balloc+0x66>
 800e7ae:	bf00      	nop
 800e7b0:	08010ed1 	.word	0x08010ed1
 800e7b4:	08010f54 	.word	0x08010f54

0800e7b8 <_Bfree>:
 800e7b8:	b570      	push	{r4, r5, r6, lr}
 800e7ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e7bc:	4605      	mov	r5, r0
 800e7be:	460c      	mov	r4, r1
 800e7c0:	b976      	cbnz	r6, 800e7e0 <_Bfree+0x28>
 800e7c2:	2010      	movs	r0, #16
 800e7c4:	f7ff ffa2 	bl	800e70c <malloc>
 800e7c8:	4602      	mov	r2, r0
 800e7ca:	6268      	str	r0, [r5, #36]	; 0x24
 800e7cc:	b920      	cbnz	r0, 800e7d8 <_Bfree+0x20>
 800e7ce:	4b09      	ldr	r3, [pc, #36]	; (800e7f4 <_Bfree+0x3c>)
 800e7d0:	4809      	ldr	r0, [pc, #36]	; (800e7f8 <_Bfree+0x40>)
 800e7d2:	218a      	movs	r1, #138	; 0x8a
 800e7d4:	f000 fd96 	bl	800f304 <__assert_func>
 800e7d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e7dc:	6006      	str	r6, [r0, #0]
 800e7de:	60c6      	str	r6, [r0, #12]
 800e7e0:	b13c      	cbz	r4, 800e7f2 <_Bfree+0x3a>
 800e7e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e7e4:	6862      	ldr	r2, [r4, #4]
 800e7e6:	68db      	ldr	r3, [r3, #12]
 800e7e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e7ec:	6021      	str	r1, [r4, #0]
 800e7ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e7f2:	bd70      	pop	{r4, r5, r6, pc}
 800e7f4:	08010ed1 	.word	0x08010ed1
 800e7f8:	08010f54 	.word	0x08010f54

0800e7fc <__multadd>:
 800e7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e800:	690d      	ldr	r5, [r1, #16]
 800e802:	4607      	mov	r7, r0
 800e804:	460c      	mov	r4, r1
 800e806:	461e      	mov	r6, r3
 800e808:	f101 0c14 	add.w	ip, r1, #20
 800e80c:	2000      	movs	r0, #0
 800e80e:	f8dc 3000 	ldr.w	r3, [ip]
 800e812:	b299      	uxth	r1, r3
 800e814:	fb02 6101 	mla	r1, r2, r1, r6
 800e818:	0c1e      	lsrs	r6, r3, #16
 800e81a:	0c0b      	lsrs	r3, r1, #16
 800e81c:	fb02 3306 	mla	r3, r2, r6, r3
 800e820:	b289      	uxth	r1, r1
 800e822:	3001      	adds	r0, #1
 800e824:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e828:	4285      	cmp	r5, r0
 800e82a:	f84c 1b04 	str.w	r1, [ip], #4
 800e82e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e832:	dcec      	bgt.n	800e80e <__multadd+0x12>
 800e834:	b30e      	cbz	r6, 800e87a <__multadd+0x7e>
 800e836:	68a3      	ldr	r3, [r4, #8]
 800e838:	42ab      	cmp	r3, r5
 800e83a:	dc19      	bgt.n	800e870 <__multadd+0x74>
 800e83c:	6861      	ldr	r1, [r4, #4]
 800e83e:	4638      	mov	r0, r7
 800e840:	3101      	adds	r1, #1
 800e842:	f7ff ff79 	bl	800e738 <_Balloc>
 800e846:	4680      	mov	r8, r0
 800e848:	b928      	cbnz	r0, 800e856 <__multadd+0x5a>
 800e84a:	4602      	mov	r2, r0
 800e84c:	4b0c      	ldr	r3, [pc, #48]	; (800e880 <__multadd+0x84>)
 800e84e:	480d      	ldr	r0, [pc, #52]	; (800e884 <__multadd+0x88>)
 800e850:	21b5      	movs	r1, #181	; 0xb5
 800e852:	f000 fd57 	bl	800f304 <__assert_func>
 800e856:	6922      	ldr	r2, [r4, #16]
 800e858:	3202      	adds	r2, #2
 800e85a:	f104 010c 	add.w	r1, r4, #12
 800e85e:	0092      	lsls	r2, r2, #2
 800e860:	300c      	adds	r0, #12
 800e862:	f7ff ff5b 	bl	800e71c <memcpy>
 800e866:	4621      	mov	r1, r4
 800e868:	4638      	mov	r0, r7
 800e86a:	f7ff ffa5 	bl	800e7b8 <_Bfree>
 800e86e:	4644      	mov	r4, r8
 800e870:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e874:	3501      	adds	r5, #1
 800e876:	615e      	str	r6, [r3, #20]
 800e878:	6125      	str	r5, [r4, #16]
 800e87a:	4620      	mov	r0, r4
 800e87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e880:	08010f43 	.word	0x08010f43
 800e884:	08010f54 	.word	0x08010f54

0800e888 <__hi0bits>:
 800e888:	0c03      	lsrs	r3, r0, #16
 800e88a:	041b      	lsls	r3, r3, #16
 800e88c:	b9d3      	cbnz	r3, 800e8c4 <__hi0bits+0x3c>
 800e88e:	0400      	lsls	r0, r0, #16
 800e890:	2310      	movs	r3, #16
 800e892:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e896:	bf04      	itt	eq
 800e898:	0200      	lsleq	r0, r0, #8
 800e89a:	3308      	addeq	r3, #8
 800e89c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e8a0:	bf04      	itt	eq
 800e8a2:	0100      	lsleq	r0, r0, #4
 800e8a4:	3304      	addeq	r3, #4
 800e8a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e8aa:	bf04      	itt	eq
 800e8ac:	0080      	lsleq	r0, r0, #2
 800e8ae:	3302      	addeq	r3, #2
 800e8b0:	2800      	cmp	r0, #0
 800e8b2:	db05      	blt.n	800e8c0 <__hi0bits+0x38>
 800e8b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e8b8:	f103 0301 	add.w	r3, r3, #1
 800e8bc:	bf08      	it	eq
 800e8be:	2320      	moveq	r3, #32
 800e8c0:	4618      	mov	r0, r3
 800e8c2:	4770      	bx	lr
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	e7e4      	b.n	800e892 <__hi0bits+0xa>

0800e8c8 <__lo0bits>:
 800e8c8:	6803      	ldr	r3, [r0, #0]
 800e8ca:	f013 0207 	ands.w	r2, r3, #7
 800e8ce:	4601      	mov	r1, r0
 800e8d0:	d00b      	beq.n	800e8ea <__lo0bits+0x22>
 800e8d2:	07da      	lsls	r2, r3, #31
 800e8d4:	d423      	bmi.n	800e91e <__lo0bits+0x56>
 800e8d6:	0798      	lsls	r0, r3, #30
 800e8d8:	bf49      	itett	mi
 800e8da:	085b      	lsrmi	r3, r3, #1
 800e8dc:	089b      	lsrpl	r3, r3, #2
 800e8de:	2001      	movmi	r0, #1
 800e8e0:	600b      	strmi	r3, [r1, #0]
 800e8e2:	bf5c      	itt	pl
 800e8e4:	600b      	strpl	r3, [r1, #0]
 800e8e6:	2002      	movpl	r0, #2
 800e8e8:	4770      	bx	lr
 800e8ea:	b298      	uxth	r0, r3
 800e8ec:	b9a8      	cbnz	r0, 800e91a <__lo0bits+0x52>
 800e8ee:	0c1b      	lsrs	r3, r3, #16
 800e8f0:	2010      	movs	r0, #16
 800e8f2:	b2da      	uxtb	r2, r3
 800e8f4:	b90a      	cbnz	r2, 800e8fa <__lo0bits+0x32>
 800e8f6:	3008      	adds	r0, #8
 800e8f8:	0a1b      	lsrs	r3, r3, #8
 800e8fa:	071a      	lsls	r2, r3, #28
 800e8fc:	bf04      	itt	eq
 800e8fe:	091b      	lsreq	r3, r3, #4
 800e900:	3004      	addeq	r0, #4
 800e902:	079a      	lsls	r2, r3, #30
 800e904:	bf04      	itt	eq
 800e906:	089b      	lsreq	r3, r3, #2
 800e908:	3002      	addeq	r0, #2
 800e90a:	07da      	lsls	r2, r3, #31
 800e90c:	d403      	bmi.n	800e916 <__lo0bits+0x4e>
 800e90e:	085b      	lsrs	r3, r3, #1
 800e910:	f100 0001 	add.w	r0, r0, #1
 800e914:	d005      	beq.n	800e922 <__lo0bits+0x5a>
 800e916:	600b      	str	r3, [r1, #0]
 800e918:	4770      	bx	lr
 800e91a:	4610      	mov	r0, r2
 800e91c:	e7e9      	b.n	800e8f2 <__lo0bits+0x2a>
 800e91e:	2000      	movs	r0, #0
 800e920:	4770      	bx	lr
 800e922:	2020      	movs	r0, #32
 800e924:	4770      	bx	lr
	...

0800e928 <__i2b>:
 800e928:	b510      	push	{r4, lr}
 800e92a:	460c      	mov	r4, r1
 800e92c:	2101      	movs	r1, #1
 800e92e:	f7ff ff03 	bl	800e738 <_Balloc>
 800e932:	4602      	mov	r2, r0
 800e934:	b928      	cbnz	r0, 800e942 <__i2b+0x1a>
 800e936:	4b05      	ldr	r3, [pc, #20]	; (800e94c <__i2b+0x24>)
 800e938:	4805      	ldr	r0, [pc, #20]	; (800e950 <__i2b+0x28>)
 800e93a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e93e:	f000 fce1 	bl	800f304 <__assert_func>
 800e942:	2301      	movs	r3, #1
 800e944:	6144      	str	r4, [r0, #20]
 800e946:	6103      	str	r3, [r0, #16]
 800e948:	bd10      	pop	{r4, pc}
 800e94a:	bf00      	nop
 800e94c:	08010f43 	.word	0x08010f43
 800e950:	08010f54 	.word	0x08010f54

0800e954 <__multiply>:
 800e954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e958:	4691      	mov	r9, r2
 800e95a:	690a      	ldr	r2, [r1, #16]
 800e95c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e960:	429a      	cmp	r2, r3
 800e962:	bfb8      	it	lt
 800e964:	460b      	movlt	r3, r1
 800e966:	460c      	mov	r4, r1
 800e968:	bfbc      	itt	lt
 800e96a:	464c      	movlt	r4, r9
 800e96c:	4699      	movlt	r9, r3
 800e96e:	6927      	ldr	r7, [r4, #16]
 800e970:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e974:	68a3      	ldr	r3, [r4, #8]
 800e976:	6861      	ldr	r1, [r4, #4]
 800e978:	eb07 060a 	add.w	r6, r7, sl
 800e97c:	42b3      	cmp	r3, r6
 800e97e:	b085      	sub	sp, #20
 800e980:	bfb8      	it	lt
 800e982:	3101      	addlt	r1, #1
 800e984:	f7ff fed8 	bl	800e738 <_Balloc>
 800e988:	b930      	cbnz	r0, 800e998 <__multiply+0x44>
 800e98a:	4602      	mov	r2, r0
 800e98c:	4b44      	ldr	r3, [pc, #272]	; (800eaa0 <__multiply+0x14c>)
 800e98e:	4845      	ldr	r0, [pc, #276]	; (800eaa4 <__multiply+0x150>)
 800e990:	f240 115d 	movw	r1, #349	; 0x15d
 800e994:	f000 fcb6 	bl	800f304 <__assert_func>
 800e998:	f100 0514 	add.w	r5, r0, #20
 800e99c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e9a0:	462b      	mov	r3, r5
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	4543      	cmp	r3, r8
 800e9a6:	d321      	bcc.n	800e9ec <__multiply+0x98>
 800e9a8:	f104 0314 	add.w	r3, r4, #20
 800e9ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e9b0:	f109 0314 	add.w	r3, r9, #20
 800e9b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e9b8:	9202      	str	r2, [sp, #8]
 800e9ba:	1b3a      	subs	r2, r7, r4
 800e9bc:	3a15      	subs	r2, #21
 800e9be:	f022 0203 	bic.w	r2, r2, #3
 800e9c2:	3204      	adds	r2, #4
 800e9c4:	f104 0115 	add.w	r1, r4, #21
 800e9c8:	428f      	cmp	r7, r1
 800e9ca:	bf38      	it	cc
 800e9cc:	2204      	movcc	r2, #4
 800e9ce:	9201      	str	r2, [sp, #4]
 800e9d0:	9a02      	ldr	r2, [sp, #8]
 800e9d2:	9303      	str	r3, [sp, #12]
 800e9d4:	429a      	cmp	r2, r3
 800e9d6:	d80c      	bhi.n	800e9f2 <__multiply+0x9e>
 800e9d8:	2e00      	cmp	r6, #0
 800e9da:	dd03      	ble.n	800e9e4 <__multiply+0x90>
 800e9dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d05a      	beq.n	800ea9a <__multiply+0x146>
 800e9e4:	6106      	str	r6, [r0, #16]
 800e9e6:	b005      	add	sp, #20
 800e9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9ec:	f843 2b04 	str.w	r2, [r3], #4
 800e9f0:	e7d8      	b.n	800e9a4 <__multiply+0x50>
 800e9f2:	f8b3 a000 	ldrh.w	sl, [r3]
 800e9f6:	f1ba 0f00 	cmp.w	sl, #0
 800e9fa:	d024      	beq.n	800ea46 <__multiply+0xf2>
 800e9fc:	f104 0e14 	add.w	lr, r4, #20
 800ea00:	46a9      	mov	r9, r5
 800ea02:	f04f 0c00 	mov.w	ip, #0
 800ea06:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ea0a:	f8d9 1000 	ldr.w	r1, [r9]
 800ea0e:	fa1f fb82 	uxth.w	fp, r2
 800ea12:	b289      	uxth	r1, r1
 800ea14:	fb0a 110b 	mla	r1, sl, fp, r1
 800ea18:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ea1c:	f8d9 2000 	ldr.w	r2, [r9]
 800ea20:	4461      	add	r1, ip
 800ea22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ea26:	fb0a c20b 	mla	r2, sl, fp, ip
 800ea2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ea2e:	b289      	uxth	r1, r1
 800ea30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ea34:	4577      	cmp	r7, lr
 800ea36:	f849 1b04 	str.w	r1, [r9], #4
 800ea3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ea3e:	d8e2      	bhi.n	800ea06 <__multiply+0xb2>
 800ea40:	9a01      	ldr	r2, [sp, #4]
 800ea42:	f845 c002 	str.w	ip, [r5, r2]
 800ea46:	9a03      	ldr	r2, [sp, #12]
 800ea48:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ea4c:	3304      	adds	r3, #4
 800ea4e:	f1b9 0f00 	cmp.w	r9, #0
 800ea52:	d020      	beq.n	800ea96 <__multiply+0x142>
 800ea54:	6829      	ldr	r1, [r5, #0]
 800ea56:	f104 0c14 	add.w	ip, r4, #20
 800ea5a:	46ae      	mov	lr, r5
 800ea5c:	f04f 0a00 	mov.w	sl, #0
 800ea60:	f8bc b000 	ldrh.w	fp, [ip]
 800ea64:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ea68:	fb09 220b 	mla	r2, r9, fp, r2
 800ea6c:	4492      	add	sl, r2
 800ea6e:	b289      	uxth	r1, r1
 800ea70:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ea74:	f84e 1b04 	str.w	r1, [lr], #4
 800ea78:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ea7c:	f8be 1000 	ldrh.w	r1, [lr]
 800ea80:	0c12      	lsrs	r2, r2, #16
 800ea82:	fb09 1102 	mla	r1, r9, r2, r1
 800ea86:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ea8a:	4567      	cmp	r7, ip
 800ea8c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ea90:	d8e6      	bhi.n	800ea60 <__multiply+0x10c>
 800ea92:	9a01      	ldr	r2, [sp, #4]
 800ea94:	50a9      	str	r1, [r5, r2]
 800ea96:	3504      	adds	r5, #4
 800ea98:	e79a      	b.n	800e9d0 <__multiply+0x7c>
 800ea9a:	3e01      	subs	r6, #1
 800ea9c:	e79c      	b.n	800e9d8 <__multiply+0x84>
 800ea9e:	bf00      	nop
 800eaa0:	08010f43 	.word	0x08010f43
 800eaa4:	08010f54 	.word	0x08010f54

0800eaa8 <__pow5mult>:
 800eaa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eaac:	4615      	mov	r5, r2
 800eaae:	f012 0203 	ands.w	r2, r2, #3
 800eab2:	4606      	mov	r6, r0
 800eab4:	460f      	mov	r7, r1
 800eab6:	d007      	beq.n	800eac8 <__pow5mult+0x20>
 800eab8:	4c25      	ldr	r4, [pc, #148]	; (800eb50 <__pow5mult+0xa8>)
 800eaba:	3a01      	subs	r2, #1
 800eabc:	2300      	movs	r3, #0
 800eabe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eac2:	f7ff fe9b 	bl	800e7fc <__multadd>
 800eac6:	4607      	mov	r7, r0
 800eac8:	10ad      	asrs	r5, r5, #2
 800eaca:	d03d      	beq.n	800eb48 <__pow5mult+0xa0>
 800eacc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800eace:	b97c      	cbnz	r4, 800eaf0 <__pow5mult+0x48>
 800ead0:	2010      	movs	r0, #16
 800ead2:	f7ff fe1b 	bl	800e70c <malloc>
 800ead6:	4602      	mov	r2, r0
 800ead8:	6270      	str	r0, [r6, #36]	; 0x24
 800eada:	b928      	cbnz	r0, 800eae8 <__pow5mult+0x40>
 800eadc:	4b1d      	ldr	r3, [pc, #116]	; (800eb54 <__pow5mult+0xac>)
 800eade:	481e      	ldr	r0, [pc, #120]	; (800eb58 <__pow5mult+0xb0>)
 800eae0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800eae4:	f000 fc0e 	bl	800f304 <__assert_func>
 800eae8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eaec:	6004      	str	r4, [r0, #0]
 800eaee:	60c4      	str	r4, [r0, #12]
 800eaf0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800eaf4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eaf8:	b94c      	cbnz	r4, 800eb0e <__pow5mult+0x66>
 800eafa:	f240 2171 	movw	r1, #625	; 0x271
 800eafe:	4630      	mov	r0, r6
 800eb00:	f7ff ff12 	bl	800e928 <__i2b>
 800eb04:	2300      	movs	r3, #0
 800eb06:	f8c8 0008 	str.w	r0, [r8, #8]
 800eb0a:	4604      	mov	r4, r0
 800eb0c:	6003      	str	r3, [r0, #0]
 800eb0e:	f04f 0900 	mov.w	r9, #0
 800eb12:	07eb      	lsls	r3, r5, #31
 800eb14:	d50a      	bpl.n	800eb2c <__pow5mult+0x84>
 800eb16:	4639      	mov	r1, r7
 800eb18:	4622      	mov	r2, r4
 800eb1a:	4630      	mov	r0, r6
 800eb1c:	f7ff ff1a 	bl	800e954 <__multiply>
 800eb20:	4639      	mov	r1, r7
 800eb22:	4680      	mov	r8, r0
 800eb24:	4630      	mov	r0, r6
 800eb26:	f7ff fe47 	bl	800e7b8 <_Bfree>
 800eb2a:	4647      	mov	r7, r8
 800eb2c:	106d      	asrs	r5, r5, #1
 800eb2e:	d00b      	beq.n	800eb48 <__pow5mult+0xa0>
 800eb30:	6820      	ldr	r0, [r4, #0]
 800eb32:	b938      	cbnz	r0, 800eb44 <__pow5mult+0x9c>
 800eb34:	4622      	mov	r2, r4
 800eb36:	4621      	mov	r1, r4
 800eb38:	4630      	mov	r0, r6
 800eb3a:	f7ff ff0b 	bl	800e954 <__multiply>
 800eb3e:	6020      	str	r0, [r4, #0]
 800eb40:	f8c0 9000 	str.w	r9, [r0]
 800eb44:	4604      	mov	r4, r0
 800eb46:	e7e4      	b.n	800eb12 <__pow5mult+0x6a>
 800eb48:	4638      	mov	r0, r7
 800eb4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb4e:	bf00      	nop
 800eb50:	080110a0 	.word	0x080110a0
 800eb54:	08010ed1 	.word	0x08010ed1
 800eb58:	08010f54 	.word	0x08010f54

0800eb5c <__lshift>:
 800eb5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb60:	460c      	mov	r4, r1
 800eb62:	6849      	ldr	r1, [r1, #4]
 800eb64:	6923      	ldr	r3, [r4, #16]
 800eb66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eb6a:	68a3      	ldr	r3, [r4, #8]
 800eb6c:	4607      	mov	r7, r0
 800eb6e:	4691      	mov	r9, r2
 800eb70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eb74:	f108 0601 	add.w	r6, r8, #1
 800eb78:	42b3      	cmp	r3, r6
 800eb7a:	db0b      	blt.n	800eb94 <__lshift+0x38>
 800eb7c:	4638      	mov	r0, r7
 800eb7e:	f7ff fddb 	bl	800e738 <_Balloc>
 800eb82:	4605      	mov	r5, r0
 800eb84:	b948      	cbnz	r0, 800eb9a <__lshift+0x3e>
 800eb86:	4602      	mov	r2, r0
 800eb88:	4b2a      	ldr	r3, [pc, #168]	; (800ec34 <__lshift+0xd8>)
 800eb8a:	482b      	ldr	r0, [pc, #172]	; (800ec38 <__lshift+0xdc>)
 800eb8c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800eb90:	f000 fbb8 	bl	800f304 <__assert_func>
 800eb94:	3101      	adds	r1, #1
 800eb96:	005b      	lsls	r3, r3, #1
 800eb98:	e7ee      	b.n	800eb78 <__lshift+0x1c>
 800eb9a:	2300      	movs	r3, #0
 800eb9c:	f100 0114 	add.w	r1, r0, #20
 800eba0:	f100 0210 	add.w	r2, r0, #16
 800eba4:	4618      	mov	r0, r3
 800eba6:	4553      	cmp	r3, sl
 800eba8:	db37      	blt.n	800ec1a <__lshift+0xbe>
 800ebaa:	6920      	ldr	r0, [r4, #16]
 800ebac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ebb0:	f104 0314 	add.w	r3, r4, #20
 800ebb4:	f019 091f 	ands.w	r9, r9, #31
 800ebb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ebbc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ebc0:	d02f      	beq.n	800ec22 <__lshift+0xc6>
 800ebc2:	f1c9 0e20 	rsb	lr, r9, #32
 800ebc6:	468a      	mov	sl, r1
 800ebc8:	f04f 0c00 	mov.w	ip, #0
 800ebcc:	681a      	ldr	r2, [r3, #0]
 800ebce:	fa02 f209 	lsl.w	r2, r2, r9
 800ebd2:	ea42 020c 	orr.w	r2, r2, ip
 800ebd6:	f84a 2b04 	str.w	r2, [sl], #4
 800ebda:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebde:	4298      	cmp	r0, r3
 800ebe0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ebe4:	d8f2      	bhi.n	800ebcc <__lshift+0x70>
 800ebe6:	1b03      	subs	r3, r0, r4
 800ebe8:	3b15      	subs	r3, #21
 800ebea:	f023 0303 	bic.w	r3, r3, #3
 800ebee:	3304      	adds	r3, #4
 800ebf0:	f104 0215 	add.w	r2, r4, #21
 800ebf4:	4290      	cmp	r0, r2
 800ebf6:	bf38      	it	cc
 800ebf8:	2304      	movcc	r3, #4
 800ebfa:	f841 c003 	str.w	ip, [r1, r3]
 800ebfe:	f1bc 0f00 	cmp.w	ip, #0
 800ec02:	d001      	beq.n	800ec08 <__lshift+0xac>
 800ec04:	f108 0602 	add.w	r6, r8, #2
 800ec08:	3e01      	subs	r6, #1
 800ec0a:	4638      	mov	r0, r7
 800ec0c:	612e      	str	r6, [r5, #16]
 800ec0e:	4621      	mov	r1, r4
 800ec10:	f7ff fdd2 	bl	800e7b8 <_Bfree>
 800ec14:	4628      	mov	r0, r5
 800ec16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec1a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ec1e:	3301      	adds	r3, #1
 800ec20:	e7c1      	b.n	800eba6 <__lshift+0x4a>
 800ec22:	3904      	subs	r1, #4
 800ec24:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec28:	f841 2f04 	str.w	r2, [r1, #4]!
 800ec2c:	4298      	cmp	r0, r3
 800ec2e:	d8f9      	bhi.n	800ec24 <__lshift+0xc8>
 800ec30:	e7ea      	b.n	800ec08 <__lshift+0xac>
 800ec32:	bf00      	nop
 800ec34:	08010f43 	.word	0x08010f43
 800ec38:	08010f54 	.word	0x08010f54

0800ec3c <__mcmp>:
 800ec3c:	b530      	push	{r4, r5, lr}
 800ec3e:	6902      	ldr	r2, [r0, #16]
 800ec40:	690c      	ldr	r4, [r1, #16]
 800ec42:	1b12      	subs	r2, r2, r4
 800ec44:	d10e      	bne.n	800ec64 <__mcmp+0x28>
 800ec46:	f100 0314 	add.w	r3, r0, #20
 800ec4a:	3114      	adds	r1, #20
 800ec4c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ec50:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ec54:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ec58:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ec5c:	42a5      	cmp	r5, r4
 800ec5e:	d003      	beq.n	800ec68 <__mcmp+0x2c>
 800ec60:	d305      	bcc.n	800ec6e <__mcmp+0x32>
 800ec62:	2201      	movs	r2, #1
 800ec64:	4610      	mov	r0, r2
 800ec66:	bd30      	pop	{r4, r5, pc}
 800ec68:	4283      	cmp	r3, r0
 800ec6a:	d3f3      	bcc.n	800ec54 <__mcmp+0x18>
 800ec6c:	e7fa      	b.n	800ec64 <__mcmp+0x28>
 800ec6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ec72:	e7f7      	b.n	800ec64 <__mcmp+0x28>

0800ec74 <__mdiff>:
 800ec74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec78:	460c      	mov	r4, r1
 800ec7a:	4606      	mov	r6, r0
 800ec7c:	4611      	mov	r1, r2
 800ec7e:	4620      	mov	r0, r4
 800ec80:	4690      	mov	r8, r2
 800ec82:	f7ff ffdb 	bl	800ec3c <__mcmp>
 800ec86:	1e05      	subs	r5, r0, #0
 800ec88:	d110      	bne.n	800ecac <__mdiff+0x38>
 800ec8a:	4629      	mov	r1, r5
 800ec8c:	4630      	mov	r0, r6
 800ec8e:	f7ff fd53 	bl	800e738 <_Balloc>
 800ec92:	b930      	cbnz	r0, 800eca2 <__mdiff+0x2e>
 800ec94:	4b3a      	ldr	r3, [pc, #232]	; (800ed80 <__mdiff+0x10c>)
 800ec96:	4602      	mov	r2, r0
 800ec98:	f240 2132 	movw	r1, #562	; 0x232
 800ec9c:	4839      	ldr	r0, [pc, #228]	; (800ed84 <__mdiff+0x110>)
 800ec9e:	f000 fb31 	bl	800f304 <__assert_func>
 800eca2:	2301      	movs	r3, #1
 800eca4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eca8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecac:	bfa4      	itt	ge
 800ecae:	4643      	movge	r3, r8
 800ecb0:	46a0      	movge	r8, r4
 800ecb2:	4630      	mov	r0, r6
 800ecb4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ecb8:	bfa6      	itte	ge
 800ecba:	461c      	movge	r4, r3
 800ecbc:	2500      	movge	r5, #0
 800ecbe:	2501      	movlt	r5, #1
 800ecc0:	f7ff fd3a 	bl	800e738 <_Balloc>
 800ecc4:	b920      	cbnz	r0, 800ecd0 <__mdiff+0x5c>
 800ecc6:	4b2e      	ldr	r3, [pc, #184]	; (800ed80 <__mdiff+0x10c>)
 800ecc8:	4602      	mov	r2, r0
 800ecca:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ecce:	e7e5      	b.n	800ec9c <__mdiff+0x28>
 800ecd0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ecd4:	6926      	ldr	r6, [r4, #16]
 800ecd6:	60c5      	str	r5, [r0, #12]
 800ecd8:	f104 0914 	add.w	r9, r4, #20
 800ecdc:	f108 0514 	add.w	r5, r8, #20
 800ece0:	f100 0e14 	add.w	lr, r0, #20
 800ece4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ece8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ecec:	f108 0210 	add.w	r2, r8, #16
 800ecf0:	46f2      	mov	sl, lr
 800ecf2:	2100      	movs	r1, #0
 800ecf4:	f859 3b04 	ldr.w	r3, [r9], #4
 800ecf8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ecfc:	fa1f f883 	uxth.w	r8, r3
 800ed00:	fa11 f18b 	uxtah	r1, r1, fp
 800ed04:	0c1b      	lsrs	r3, r3, #16
 800ed06:	eba1 0808 	sub.w	r8, r1, r8
 800ed0a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ed0e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ed12:	fa1f f888 	uxth.w	r8, r8
 800ed16:	1419      	asrs	r1, r3, #16
 800ed18:	454e      	cmp	r6, r9
 800ed1a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ed1e:	f84a 3b04 	str.w	r3, [sl], #4
 800ed22:	d8e7      	bhi.n	800ecf4 <__mdiff+0x80>
 800ed24:	1b33      	subs	r3, r6, r4
 800ed26:	3b15      	subs	r3, #21
 800ed28:	f023 0303 	bic.w	r3, r3, #3
 800ed2c:	3304      	adds	r3, #4
 800ed2e:	3415      	adds	r4, #21
 800ed30:	42a6      	cmp	r6, r4
 800ed32:	bf38      	it	cc
 800ed34:	2304      	movcc	r3, #4
 800ed36:	441d      	add	r5, r3
 800ed38:	4473      	add	r3, lr
 800ed3a:	469e      	mov	lr, r3
 800ed3c:	462e      	mov	r6, r5
 800ed3e:	4566      	cmp	r6, ip
 800ed40:	d30e      	bcc.n	800ed60 <__mdiff+0xec>
 800ed42:	f10c 0203 	add.w	r2, ip, #3
 800ed46:	1b52      	subs	r2, r2, r5
 800ed48:	f022 0203 	bic.w	r2, r2, #3
 800ed4c:	3d03      	subs	r5, #3
 800ed4e:	45ac      	cmp	ip, r5
 800ed50:	bf38      	it	cc
 800ed52:	2200      	movcc	r2, #0
 800ed54:	441a      	add	r2, r3
 800ed56:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ed5a:	b17b      	cbz	r3, 800ed7c <__mdiff+0x108>
 800ed5c:	6107      	str	r7, [r0, #16]
 800ed5e:	e7a3      	b.n	800eca8 <__mdiff+0x34>
 800ed60:	f856 8b04 	ldr.w	r8, [r6], #4
 800ed64:	fa11 f288 	uxtah	r2, r1, r8
 800ed68:	1414      	asrs	r4, r2, #16
 800ed6a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ed6e:	b292      	uxth	r2, r2
 800ed70:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ed74:	f84e 2b04 	str.w	r2, [lr], #4
 800ed78:	1421      	asrs	r1, r4, #16
 800ed7a:	e7e0      	b.n	800ed3e <__mdiff+0xca>
 800ed7c:	3f01      	subs	r7, #1
 800ed7e:	e7ea      	b.n	800ed56 <__mdiff+0xe2>
 800ed80:	08010f43 	.word	0x08010f43
 800ed84:	08010f54 	.word	0x08010f54

0800ed88 <__d2b>:
 800ed88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ed8c:	4689      	mov	r9, r1
 800ed8e:	2101      	movs	r1, #1
 800ed90:	ec57 6b10 	vmov	r6, r7, d0
 800ed94:	4690      	mov	r8, r2
 800ed96:	f7ff fccf 	bl	800e738 <_Balloc>
 800ed9a:	4604      	mov	r4, r0
 800ed9c:	b930      	cbnz	r0, 800edac <__d2b+0x24>
 800ed9e:	4602      	mov	r2, r0
 800eda0:	4b25      	ldr	r3, [pc, #148]	; (800ee38 <__d2b+0xb0>)
 800eda2:	4826      	ldr	r0, [pc, #152]	; (800ee3c <__d2b+0xb4>)
 800eda4:	f240 310a 	movw	r1, #778	; 0x30a
 800eda8:	f000 faac 	bl	800f304 <__assert_func>
 800edac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800edb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800edb4:	bb35      	cbnz	r5, 800ee04 <__d2b+0x7c>
 800edb6:	2e00      	cmp	r6, #0
 800edb8:	9301      	str	r3, [sp, #4]
 800edba:	d028      	beq.n	800ee0e <__d2b+0x86>
 800edbc:	4668      	mov	r0, sp
 800edbe:	9600      	str	r6, [sp, #0]
 800edc0:	f7ff fd82 	bl	800e8c8 <__lo0bits>
 800edc4:	9900      	ldr	r1, [sp, #0]
 800edc6:	b300      	cbz	r0, 800ee0a <__d2b+0x82>
 800edc8:	9a01      	ldr	r2, [sp, #4]
 800edca:	f1c0 0320 	rsb	r3, r0, #32
 800edce:	fa02 f303 	lsl.w	r3, r2, r3
 800edd2:	430b      	orrs	r3, r1
 800edd4:	40c2      	lsrs	r2, r0
 800edd6:	6163      	str	r3, [r4, #20]
 800edd8:	9201      	str	r2, [sp, #4]
 800edda:	9b01      	ldr	r3, [sp, #4]
 800eddc:	61a3      	str	r3, [r4, #24]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	bf14      	ite	ne
 800ede2:	2202      	movne	r2, #2
 800ede4:	2201      	moveq	r2, #1
 800ede6:	6122      	str	r2, [r4, #16]
 800ede8:	b1d5      	cbz	r5, 800ee20 <__d2b+0x98>
 800edea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800edee:	4405      	add	r5, r0
 800edf0:	f8c9 5000 	str.w	r5, [r9]
 800edf4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800edf8:	f8c8 0000 	str.w	r0, [r8]
 800edfc:	4620      	mov	r0, r4
 800edfe:	b003      	add	sp, #12
 800ee00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ee04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ee08:	e7d5      	b.n	800edb6 <__d2b+0x2e>
 800ee0a:	6161      	str	r1, [r4, #20]
 800ee0c:	e7e5      	b.n	800edda <__d2b+0x52>
 800ee0e:	a801      	add	r0, sp, #4
 800ee10:	f7ff fd5a 	bl	800e8c8 <__lo0bits>
 800ee14:	9b01      	ldr	r3, [sp, #4]
 800ee16:	6163      	str	r3, [r4, #20]
 800ee18:	2201      	movs	r2, #1
 800ee1a:	6122      	str	r2, [r4, #16]
 800ee1c:	3020      	adds	r0, #32
 800ee1e:	e7e3      	b.n	800ede8 <__d2b+0x60>
 800ee20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ee24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ee28:	f8c9 0000 	str.w	r0, [r9]
 800ee2c:	6918      	ldr	r0, [r3, #16]
 800ee2e:	f7ff fd2b 	bl	800e888 <__hi0bits>
 800ee32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ee36:	e7df      	b.n	800edf8 <__d2b+0x70>
 800ee38:	08010f43 	.word	0x08010f43
 800ee3c:	08010f54 	.word	0x08010f54

0800ee40 <_calloc_r>:
 800ee40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ee42:	fba1 2402 	umull	r2, r4, r1, r2
 800ee46:	b94c      	cbnz	r4, 800ee5c <_calloc_r+0x1c>
 800ee48:	4611      	mov	r1, r2
 800ee4a:	9201      	str	r2, [sp, #4]
 800ee4c:	f000 f87a 	bl	800ef44 <_malloc_r>
 800ee50:	9a01      	ldr	r2, [sp, #4]
 800ee52:	4605      	mov	r5, r0
 800ee54:	b930      	cbnz	r0, 800ee64 <_calloc_r+0x24>
 800ee56:	4628      	mov	r0, r5
 800ee58:	b003      	add	sp, #12
 800ee5a:	bd30      	pop	{r4, r5, pc}
 800ee5c:	220c      	movs	r2, #12
 800ee5e:	6002      	str	r2, [r0, #0]
 800ee60:	2500      	movs	r5, #0
 800ee62:	e7f8      	b.n	800ee56 <_calloc_r+0x16>
 800ee64:	4621      	mov	r1, r4
 800ee66:	f7fe f93f 	bl	800d0e8 <memset>
 800ee6a:	e7f4      	b.n	800ee56 <_calloc_r+0x16>

0800ee6c <_free_r>:
 800ee6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ee6e:	2900      	cmp	r1, #0
 800ee70:	d044      	beq.n	800eefc <_free_r+0x90>
 800ee72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee76:	9001      	str	r0, [sp, #4]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	f1a1 0404 	sub.w	r4, r1, #4
 800ee7e:	bfb8      	it	lt
 800ee80:	18e4      	addlt	r4, r4, r3
 800ee82:	f000 fa9b 	bl	800f3bc <__malloc_lock>
 800ee86:	4a1e      	ldr	r2, [pc, #120]	; (800ef00 <_free_r+0x94>)
 800ee88:	9801      	ldr	r0, [sp, #4]
 800ee8a:	6813      	ldr	r3, [r2, #0]
 800ee8c:	b933      	cbnz	r3, 800ee9c <_free_r+0x30>
 800ee8e:	6063      	str	r3, [r4, #4]
 800ee90:	6014      	str	r4, [r2, #0]
 800ee92:	b003      	add	sp, #12
 800ee94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ee98:	f000 ba96 	b.w	800f3c8 <__malloc_unlock>
 800ee9c:	42a3      	cmp	r3, r4
 800ee9e:	d908      	bls.n	800eeb2 <_free_r+0x46>
 800eea0:	6825      	ldr	r5, [r4, #0]
 800eea2:	1961      	adds	r1, r4, r5
 800eea4:	428b      	cmp	r3, r1
 800eea6:	bf01      	itttt	eq
 800eea8:	6819      	ldreq	r1, [r3, #0]
 800eeaa:	685b      	ldreq	r3, [r3, #4]
 800eeac:	1949      	addeq	r1, r1, r5
 800eeae:	6021      	streq	r1, [r4, #0]
 800eeb0:	e7ed      	b.n	800ee8e <_free_r+0x22>
 800eeb2:	461a      	mov	r2, r3
 800eeb4:	685b      	ldr	r3, [r3, #4]
 800eeb6:	b10b      	cbz	r3, 800eebc <_free_r+0x50>
 800eeb8:	42a3      	cmp	r3, r4
 800eeba:	d9fa      	bls.n	800eeb2 <_free_r+0x46>
 800eebc:	6811      	ldr	r1, [r2, #0]
 800eebe:	1855      	adds	r5, r2, r1
 800eec0:	42a5      	cmp	r5, r4
 800eec2:	d10b      	bne.n	800eedc <_free_r+0x70>
 800eec4:	6824      	ldr	r4, [r4, #0]
 800eec6:	4421      	add	r1, r4
 800eec8:	1854      	adds	r4, r2, r1
 800eeca:	42a3      	cmp	r3, r4
 800eecc:	6011      	str	r1, [r2, #0]
 800eece:	d1e0      	bne.n	800ee92 <_free_r+0x26>
 800eed0:	681c      	ldr	r4, [r3, #0]
 800eed2:	685b      	ldr	r3, [r3, #4]
 800eed4:	6053      	str	r3, [r2, #4]
 800eed6:	4421      	add	r1, r4
 800eed8:	6011      	str	r1, [r2, #0]
 800eeda:	e7da      	b.n	800ee92 <_free_r+0x26>
 800eedc:	d902      	bls.n	800eee4 <_free_r+0x78>
 800eede:	230c      	movs	r3, #12
 800eee0:	6003      	str	r3, [r0, #0]
 800eee2:	e7d6      	b.n	800ee92 <_free_r+0x26>
 800eee4:	6825      	ldr	r5, [r4, #0]
 800eee6:	1961      	adds	r1, r4, r5
 800eee8:	428b      	cmp	r3, r1
 800eeea:	bf04      	itt	eq
 800eeec:	6819      	ldreq	r1, [r3, #0]
 800eeee:	685b      	ldreq	r3, [r3, #4]
 800eef0:	6063      	str	r3, [r4, #4]
 800eef2:	bf04      	itt	eq
 800eef4:	1949      	addeq	r1, r1, r5
 800eef6:	6021      	streq	r1, [r4, #0]
 800eef8:	6054      	str	r4, [r2, #4]
 800eefa:	e7ca      	b.n	800ee92 <_free_r+0x26>
 800eefc:	b003      	add	sp, #12
 800eefe:	bd30      	pop	{r4, r5, pc}
 800ef00:	20000770 	.word	0x20000770

0800ef04 <sbrk_aligned>:
 800ef04:	b570      	push	{r4, r5, r6, lr}
 800ef06:	4e0e      	ldr	r6, [pc, #56]	; (800ef40 <sbrk_aligned+0x3c>)
 800ef08:	460c      	mov	r4, r1
 800ef0a:	6831      	ldr	r1, [r6, #0]
 800ef0c:	4605      	mov	r5, r0
 800ef0e:	b911      	cbnz	r1, 800ef16 <sbrk_aligned+0x12>
 800ef10:	f000 f9e8 	bl	800f2e4 <_sbrk_r>
 800ef14:	6030      	str	r0, [r6, #0]
 800ef16:	4621      	mov	r1, r4
 800ef18:	4628      	mov	r0, r5
 800ef1a:	f000 f9e3 	bl	800f2e4 <_sbrk_r>
 800ef1e:	1c43      	adds	r3, r0, #1
 800ef20:	d00a      	beq.n	800ef38 <sbrk_aligned+0x34>
 800ef22:	1cc4      	adds	r4, r0, #3
 800ef24:	f024 0403 	bic.w	r4, r4, #3
 800ef28:	42a0      	cmp	r0, r4
 800ef2a:	d007      	beq.n	800ef3c <sbrk_aligned+0x38>
 800ef2c:	1a21      	subs	r1, r4, r0
 800ef2e:	4628      	mov	r0, r5
 800ef30:	f000 f9d8 	bl	800f2e4 <_sbrk_r>
 800ef34:	3001      	adds	r0, #1
 800ef36:	d101      	bne.n	800ef3c <sbrk_aligned+0x38>
 800ef38:	f04f 34ff 	mov.w	r4, #4294967295
 800ef3c:	4620      	mov	r0, r4
 800ef3e:	bd70      	pop	{r4, r5, r6, pc}
 800ef40:	20000774 	.word	0x20000774

0800ef44 <_malloc_r>:
 800ef44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef48:	1ccd      	adds	r5, r1, #3
 800ef4a:	f025 0503 	bic.w	r5, r5, #3
 800ef4e:	3508      	adds	r5, #8
 800ef50:	2d0c      	cmp	r5, #12
 800ef52:	bf38      	it	cc
 800ef54:	250c      	movcc	r5, #12
 800ef56:	2d00      	cmp	r5, #0
 800ef58:	4607      	mov	r7, r0
 800ef5a:	db01      	blt.n	800ef60 <_malloc_r+0x1c>
 800ef5c:	42a9      	cmp	r1, r5
 800ef5e:	d905      	bls.n	800ef6c <_malloc_r+0x28>
 800ef60:	230c      	movs	r3, #12
 800ef62:	603b      	str	r3, [r7, #0]
 800ef64:	2600      	movs	r6, #0
 800ef66:	4630      	mov	r0, r6
 800ef68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef6c:	4e2e      	ldr	r6, [pc, #184]	; (800f028 <_malloc_r+0xe4>)
 800ef6e:	f000 fa25 	bl	800f3bc <__malloc_lock>
 800ef72:	6833      	ldr	r3, [r6, #0]
 800ef74:	461c      	mov	r4, r3
 800ef76:	bb34      	cbnz	r4, 800efc6 <_malloc_r+0x82>
 800ef78:	4629      	mov	r1, r5
 800ef7a:	4638      	mov	r0, r7
 800ef7c:	f7ff ffc2 	bl	800ef04 <sbrk_aligned>
 800ef80:	1c43      	adds	r3, r0, #1
 800ef82:	4604      	mov	r4, r0
 800ef84:	d14d      	bne.n	800f022 <_malloc_r+0xde>
 800ef86:	6834      	ldr	r4, [r6, #0]
 800ef88:	4626      	mov	r6, r4
 800ef8a:	2e00      	cmp	r6, #0
 800ef8c:	d140      	bne.n	800f010 <_malloc_r+0xcc>
 800ef8e:	6823      	ldr	r3, [r4, #0]
 800ef90:	4631      	mov	r1, r6
 800ef92:	4638      	mov	r0, r7
 800ef94:	eb04 0803 	add.w	r8, r4, r3
 800ef98:	f000 f9a4 	bl	800f2e4 <_sbrk_r>
 800ef9c:	4580      	cmp	r8, r0
 800ef9e:	d13a      	bne.n	800f016 <_malloc_r+0xd2>
 800efa0:	6821      	ldr	r1, [r4, #0]
 800efa2:	3503      	adds	r5, #3
 800efa4:	1a6d      	subs	r5, r5, r1
 800efa6:	f025 0503 	bic.w	r5, r5, #3
 800efaa:	3508      	adds	r5, #8
 800efac:	2d0c      	cmp	r5, #12
 800efae:	bf38      	it	cc
 800efb0:	250c      	movcc	r5, #12
 800efb2:	4629      	mov	r1, r5
 800efb4:	4638      	mov	r0, r7
 800efb6:	f7ff ffa5 	bl	800ef04 <sbrk_aligned>
 800efba:	3001      	adds	r0, #1
 800efbc:	d02b      	beq.n	800f016 <_malloc_r+0xd2>
 800efbe:	6823      	ldr	r3, [r4, #0]
 800efc0:	442b      	add	r3, r5
 800efc2:	6023      	str	r3, [r4, #0]
 800efc4:	e00e      	b.n	800efe4 <_malloc_r+0xa0>
 800efc6:	6822      	ldr	r2, [r4, #0]
 800efc8:	1b52      	subs	r2, r2, r5
 800efca:	d41e      	bmi.n	800f00a <_malloc_r+0xc6>
 800efcc:	2a0b      	cmp	r2, #11
 800efce:	d916      	bls.n	800effe <_malloc_r+0xba>
 800efd0:	1961      	adds	r1, r4, r5
 800efd2:	42a3      	cmp	r3, r4
 800efd4:	6025      	str	r5, [r4, #0]
 800efd6:	bf18      	it	ne
 800efd8:	6059      	strne	r1, [r3, #4]
 800efda:	6863      	ldr	r3, [r4, #4]
 800efdc:	bf08      	it	eq
 800efde:	6031      	streq	r1, [r6, #0]
 800efe0:	5162      	str	r2, [r4, r5]
 800efe2:	604b      	str	r3, [r1, #4]
 800efe4:	4638      	mov	r0, r7
 800efe6:	f104 060b 	add.w	r6, r4, #11
 800efea:	f000 f9ed 	bl	800f3c8 <__malloc_unlock>
 800efee:	f026 0607 	bic.w	r6, r6, #7
 800eff2:	1d23      	adds	r3, r4, #4
 800eff4:	1af2      	subs	r2, r6, r3
 800eff6:	d0b6      	beq.n	800ef66 <_malloc_r+0x22>
 800eff8:	1b9b      	subs	r3, r3, r6
 800effa:	50a3      	str	r3, [r4, r2]
 800effc:	e7b3      	b.n	800ef66 <_malloc_r+0x22>
 800effe:	6862      	ldr	r2, [r4, #4]
 800f000:	42a3      	cmp	r3, r4
 800f002:	bf0c      	ite	eq
 800f004:	6032      	streq	r2, [r6, #0]
 800f006:	605a      	strne	r2, [r3, #4]
 800f008:	e7ec      	b.n	800efe4 <_malloc_r+0xa0>
 800f00a:	4623      	mov	r3, r4
 800f00c:	6864      	ldr	r4, [r4, #4]
 800f00e:	e7b2      	b.n	800ef76 <_malloc_r+0x32>
 800f010:	4634      	mov	r4, r6
 800f012:	6876      	ldr	r6, [r6, #4]
 800f014:	e7b9      	b.n	800ef8a <_malloc_r+0x46>
 800f016:	230c      	movs	r3, #12
 800f018:	603b      	str	r3, [r7, #0]
 800f01a:	4638      	mov	r0, r7
 800f01c:	f000 f9d4 	bl	800f3c8 <__malloc_unlock>
 800f020:	e7a1      	b.n	800ef66 <_malloc_r+0x22>
 800f022:	6025      	str	r5, [r4, #0]
 800f024:	e7de      	b.n	800efe4 <_malloc_r+0xa0>
 800f026:	bf00      	nop
 800f028:	20000770 	.word	0x20000770

0800f02c <__ssputs_r>:
 800f02c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f030:	688e      	ldr	r6, [r1, #8]
 800f032:	429e      	cmp	r6, r3
 800f034:	4682      	mov	sl, r0
 800f036:	460c      	mov	r4, r1
 800f038:	4690      	mov	r8, r2
 800f03a:	461f      	mov	r7, r3
 800f03c:	d838      	bhi.n	800f0b0 <__ssputs_r+0x84>
 800f03e:	898a      	ldrh	r2, [r1, #12]
 800f040:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f044:	d032      	beq.n	800f0ac <__ssputs_r+0x80>
 800f046:	6825      	ldr	r5, [r4, #0]
 800f048:	6909      	ldr	r1, [r1, #16]
 800f04a:	eba5 0901 	sub.w	r9, r5, r1
 800f04e:	6965      	ldr	r5, [r4, #20]
 800f050:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f054:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f058:	3301      	adds	r3, #1
 800f05a:	444b      	add	r3, r9
 800f05c:	106d      	asrs	r5, r5, #1
 800f05e:	429d      	cmp	r5, r3
 800f060:	bf38      	it	cc
 800f062:	461d      	movcc	r5, r3
 800f064:	0553      	lsls	r3, r2, #21
 800f066:	d531      	bpl.n	800f0cc <__ssputs_r+0xa0>
 800f068:	4629      	mov	r1, r5
 800f06a:	f7ff ff6b 	bl	800ef44 <_malloc_r>
 800f06e:	4606      	mov	r6, r0
 800f070:	b950      	cbnz	r0, 800f088 <__ssputs_r+0x5c>
 800f072:	230c      	movs	r3, #12
 800f074:	f8ca 3000 	str.w	r3, [sl]
 800f078:	89a3      	ldrh	r3, [r4, #12]
 800f07a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f07e:	81a3      	strh	r3, [r4, #12]
 800f080:	f04f 30ff 	mov.w	r0, #4294967295
 800f084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f088:	6921      	ldr	r1, [r4, #16]
 800f08a:	464a      	mov	r2, r9
 800f08c:	f7ff fb46 	bl	800e71c <memcpy>
 800f090:	89a3      	ldrh	r3, [r4, #12]
 800f092:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f096:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f09a:	81a3      	strh	r3, [r4, #12]
 800f09c:	6126      	str	r6, [r4, #16]
 800f09e:	6165      	str	r5, [r4, #20]
 800f0a0:	444e      	add	r6, r9
 800f0a2:	eba5 0509 	sub.w	r5, r5, r9
 800f0a6:	6026      	str	r6, [r4, #0]
 800f0a8:	60a5      	str	r5, [r4, #8]
 800f0aa:	463e      	mov	r6, r7
 800f0ac:	42be      	cmp	r6, r7
 800f0ae:	d900      	bls.n	800f0b2 <__ssputs_r+0x86>
 800f0b0:	463e      	mov	r6, r7
 800f0b2:	6820      	ldr	r0, [r4, #0]
 800f0b4:	4632      	mov	r2, r6
 800f0b6:	4641      	mov	r1, r8
 800f0b8:	f000 f966 	bl	800f388 <memmove>
 800f0bc:	68a3      	ldr	r3, [r4, #8]
 800f0be:	1b9b      	subs	r3, r3, r6
 800f0c0:	60a3      	str	r3, [r4, #8]
 800f0c2:	6823      	ldr	r3, [r4, #0]
 800f0c4:	4433      	add	r3, r6
 800f0c6:	6023      	str	r3, [r4, #0]
 800f0c8:	2000      	movs	r0, #0
 800f0ca:	e7db      	b.n	800f084 <__ssputs_r+0x58>
 800f0cc:	462a      	mov	r2, r5
 800f0ce:	f000 f981 	bl	800f3d4 <_realloc_r>
 800f0d2:	4606      	mov	r6, r0
 800f0d4:	2800      	cmp	r0, #0
 800f0d6:	d1e1      	bne.n	800f09c <__ssputs_r+0x70>
 800f0d8:	6921      	ldr	r1, [r4, #16]
 800f0da:	4650      	mov	r0, sl
 800f0dc:	f7ff fec6 	bl	800ee6c <_free_r>
 800f0e0:	e7c7      	b.n	800f072 <__ssputs_r+0x46>
	...

0800f0e4 <_svfiprintf_r>:
 800f0e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0e8:	4698      	mov	r8, r3
 800f0ea:	898b      	ldrh	r3, [r1, #12]
 800f0ec:	061b      	lsls	r3, r3, #24
 800f0ee:	b09d      	sub	sp, #116	; 0x74
 800f0f0:	4607      	mov	r7, r0
 800f0f2:	460d      	mov	r5, r1
 800f0f4:	4614      	mov	r4, r2
 800f0f6:	d50e      	bpl.n	800f116 <_svfiprintf_r+0x32>
 800f0f8:	690b      	ldr	r3, [r1, #16]
 800f0fa:	b963      	cbnz	r3, 800f116 <_svfiprintf_r+0x32>
 800f0fc:	2140      	movs	r1, #64	; 0x40
 800f0fe:	f7ff ff21 	bl	800ef44 <_malloc_r>
 800f102:	6028      	str	r0, [r5, #0]
 800f104:	6128      	str	r0, [r5, #16]
 800f106:	b920      	cbnz	r0, 800f112 <_svfiprintf_r+0x2e>
 800f108:	230c      	movs	r3, #12
 800f10a:	603b      	str	r3, [r7, #0]
 800f10c:	f04f 30ff 	mov.w	r0, #4294967295
 800f110:	e0d1      	b.n	800f2b6 <_svfiprintf_r+0x1d2>
 800f112:	2340      	movs	r3, #64	; 0x40
 800f114:	616b      	str	r3, [r5, #20]
 800f116:	2300      	movs	r3, #0
 800f118:	9309      	str	r3, [sp, #36]	; 0x24
 800f11a:	2320      	movs	r3, #32
 800f11c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f120:	f8cd 800c 	str.w	r8, [sp, #12]
 800f124:	2330      	movs	r3, #48	; 0x30
 800f126:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f2d0 <_svfiprintf_r+0x1ec>
 800f12a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f12e:	f04f 0901 	mov.w	r9, #1
 800f132:	4623      	mov	r3, r4
 800f134:	469a      	mov	sl, r3
 800f136:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f13a:	b10a      	cbz	r2, 800f140 <_svfiprintf_r+0x5c>
 800f13c:	2a25      	cmp	r2, #37	; 0x25
 800f13e:	d1f9      	bne.n	800f134 <_svfiprintf_r+0x50>
 800f140:	ebba 0b04 	subs.w	fp, sl, r4
 800f144:	d00b      	beq.n	800f15e <_svfiprintf_r+0x7a>
 800f146:	465b      	mov	r3, fp
 800f148:	4622      	mov	r2, r4
 800f14a:	4629      	mov	r1, r5
 800f14c:	4638      	mov	r0, r7
 800f14e:	f7ff ff6d 	bl	800f02c <__ssputs_r>
 800f152:	3001      	adds	r0, #1
 800f154:	f000 80aa 	beq.w	800f2ac <_svfiprintf_r+0x1c8>
 800f158:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f15a:	445a      	add	r2, fp
 800f15c:	9209      	str	r2, [sp, #36]	; 0x24
 800f15e:	f89a 3000 	ldrb.w	r3, [sl]
 800f162:	2b00      	cmp	r3, #0
 800f164:	f000 80a2 	beq.w	800f2ac <_svfiprintf_r+0x1c8>
 800f168:	2300      	movs	r3, #0
 800f16a:	f04f 32ff 	mov.w	r2, #4294967295
 800f16e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f172:	f10a 0a01 	add.w	sl, sl, #1
 800f176:	9304      	str	r3, [sp, #16]
 800f178:	9307      	str	r3, [sp, #28]
 800f17a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f17e:	931a      	str	r3, [sp, #104]	; 0x68
 800f180:	4654      	mov	r4, sl
 800f182:	2205      	movs	r2, #5
 800f184:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f188:	4851      	ldr	r0, [pc, #324]	; (800f2d0 <_svfiprintf_r+0x1ec>)
 800f18a:	f7f1 f851 	bl	8000230 <memchr>
 800f18e:	9a04      	ldr	r2, [sp, #16]
 800f190:	b9d8      	cbnz	r0, 800f1ca <_svfiprintf_r+0xe6>
 800f192:	06d0      	lsls	r0, r2, #27
 800f194:	bf44      	itt	mi
 800f196:	2320      	movmi	r3, #32
 800f198:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f19c:	0711      	lsls	r1, r2, #28
 800f19e:	bf44      	itt	mi
 800f1a0:	232b      	movmi	r3, #43	; 0x2b
 800f1a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f1a6:	f89a 3000 	ldrb.w	r3, [sl]
 800f1aa:	2b2a      	cmp	r3, #42	; 0x2a
 800f1ac:	d015      	beq.n	800f1da <_svfiprintf_r+0xf6>
 800f1ae:	9a07      	ldr	r2, [sp, #28]
 800f1b0:	4654      	mov	r4, sl
 800f1b2:	2000      	movs	r0, #0
 800f1b4:	f04f 0c0a 	mov.w	ip, #10
 800f1b8:	4621      	mov	r1, r4
 800f1ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f1be:	3b30      	subs	r3, #48	; 0x30
 800f1c0:	2b09      	cmp	r3, #9
 800f1c2:	d94e      	bls.n	800f262 <_svfiprintf_r+0x17e>
 800f1c4:	b1b0      	cbz	r0, 800f1f4 <_svfiprintf_r+0x110>
 800f1c6:	9207      	str	r2, [sp, #28]
 800f1c8:	e014      	b.n	800f1f4 <_svfiprintf_r+0x110>
 800f1ca:	eba0 0308 	sub.w	r3, r0, r8
 800f1ce:	fa09 f303 	lsl.w	r3, r9, r3
 800f1d2:	4313      	orrs	r3, r2
 800f1d4:	9304      	str	r3, [sp, #16]
 800f1d6:	46a2      	mov	sl, r4
 800f1d8:	e7d2      	b.n	800f180 <_svfiprintf_r+0x9c>
 800f1da:	9b03      	ldr	r3, [sp, #12]
 800f1dc:	1d19      	adds	r1, r3, #4
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	9103      	str	r1, [sp, #12]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	bfbb      	ittet	lt
 800f1e6:	425b      	neglt	r3, r3
 800f1e8:	f042 0202 	orrlt.w	r2, r2, #2
 800f1ec:	9307      	strge	r3, [sp, #28]
 800f1ee:	9307      	strlt	r3, [sp, #28]
 800f1f0:	bfb8      	it	lt
 800f1f2:	9204      	strlt	r2, [sp, #16]
 800f1f4:	7823      	ldrb	r3, [r4, #0]
 800f1f6:	2b2e      	cmp	r3, #46	; 0x2e
 800f1f8:	d10c      	bne.n	800f214 <_svfiprintf_r+0x130>
 800f1fa:	7863      	ldrb	r3, [r4, #1]
 800f1fc:	2b2a      	cmp	r3, #42	; 0x2a
 800f1fe:	d135      	bne.n	800f26c <_svfiprintf_r+0x188>
 800f200:	9b03      	ldr	r3, [sp, #12]
 800f202:	1d1a      	adds	r2, r3, #4
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	9203      	str	r2, [sp, #12]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	bfb8      	it	lt
 800f20c:	f04f 33ff 	movlt.w	r3, #4294967295
 800f210:	3402      	adds	r4, #2
 800f212:	9305      	str	r3, [sp, #20]
 800f214:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f2e0 <_svfiprintf_r+0x1fc>
 800f218:	7821      	ldrb	r1, [r4, #0]
 800f21a:	2203      	movs	r2, #3
 800f21c:	4650      	mov	r0, sl
 800f21e:	f7f1 f807 	bl	8000230 <memchr>
 800f222:	b140      	cbz	r0, 800f236 <_svfiprintf_r+0x152>
 800f224:	2340      	movs	r3, #64	; 0x40
 800f226:	eba0 000a 	sub.w	r0, r0, sl
 800f22a:	fa03 f000 	lsl.w	r0, r3, r0
 800f22e:	9b04      	ldr	r3, [sp, #16]
 800f230:	4303      	orrs	r3, r0
 800f232:	3401      	adds	r4, #1
 800f234:	9304      	str	r3, [sp, #16]
 800f236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f23a:	4826      	ldr	r0, [pc, #152]	; (800f2d4 <_svfiprintf_r+0x1f0>)
 800f23c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f240:	2206      	movs	r2, #6
 800f242:	f7f0 fff5 	bl	8000230 <memchr>
 800f246:	2800      	cmp	r0, #0
 800f248:	d038      	beq.n	800f2bc <_svfiprintf_r+0x1d8>
 800f24a:	4b23      	ldr	r3, [pc, #140]	; (800f2d8 <_svfiprintf_r+0x1f4>)
 800f24c:	bb1b      	cbnz	r3, 800f296 <_svfiprintf_r+0x1b2>
 800f24e:	9b03      	ldr	r3, [sp, #12]
 800f250:	3307      	adds	r3, #7
 800f252:	f023 0307 	bic.w	r3, r3, #7
 800f256:	3308      	adds	r3, #8
 800f258:	9303      	str	r3, [sp, #12]
 800f25a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f25c:	4433      	add	r3, r6
 800f25e:	9309      	str	r3, [sp, #36]	; 0x24
 800f260:	e767      	b.n	800f132 <_svfiprintf_r+0x4e>
 800f262:	fb0c 3202 	mla	r2, ip, r2, r3
 800f266:	460c      	mov	r4, r1
 800f268:	2001      	movs	r0, #1
 800f26a:	e7a5      	b.n	800f1b8 <_svfiprintf_r+0xd4>
 800f26c:	2300      	movs	r3, #0
 800f26e:	3401      	adds	r4, #1
 800f270:	9305      	str	r3, [sp, #20]
 800f272:	4619      	mov	r1, r3
 800f274:	f04f 0c0a 	mov.w	ip, #10
 800f278:	4620      	mov	r0, r4
 800f27a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f27e:	3a30      	subs	r2, #48	; 0x30
 800f280:	2a09      	cmp	r2, #9
 800f282:	d903      	bls.n	800f28c <_svfiprintf_r+0x1a8>
 800f284:	2b00      	cmp	r3, #0
 800f286:	d0c5      	beq.n	800f214 <_svfiprintf_r+0x130>
 800f288:	9105      	str	r1, [sp, #20]
 800f28a:	e7c3      	b.n	800f214 <_svfiprintf_r+0x130>
 800f28c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f290:	4604      	mov	r4, r0
 800f292:	2301      	movs	r3, #1
 800f294:	e7f0      	b.n	800f278 <_svfiprintf_r+0x194>
 800f296:	ab03      	add	r3, sp, #12
 800f298:	9300      	str	r3, [sp, #0]
 800f29a:	462a      	mov	r2, r5
 800f29c:	4b0f      	ldr	r3, [pc, #60]	; (800f2dc <_svfiprintf_r+0x1f8>)
 800f29e:	a904      	add	r1, sp, #16
 800f2a0:	4638      	mov	r0, r7
 800f2a2:	f7fd ffc9 	bl	800d238 <_printf_float>
 800f2a6:	1c42      	adds	r2, r0, #1
 800f2a8:	4606      	mov	r6, r0
 800f2aa:	d1d6      	bne.n	800f25a <_svfiprintf_r+0x176>
 800f2ac:	89ab      	ldrh	r3, [r5, #12]
 800f2ae:	065b      	lsls	r3, r3, #25
 800f2b0:	f53f af2c 	bmi.w	800f10c <_svfiprintf_r+0x28>
 800f2b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f2b6:	b01d      	add	sp, #116	; 0x74
 800f2b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2bc:	ab03      	add	r3, sp, #12
 800f2be:	9300      	str	r3, [sp, #0]
 800f2c0:	462a      	mov	r2, r5
 800f2c2:	4b06      	ldr	r3, [pc, #24]	; (800f2dc <_svfiprintf_r+0x1f8>)
 800f2c4:	a904      	add	r1, sp, #16
 800f2c6:	4638      	mov	r0, r7
 800f2c8:	f7fe fa5a 	bl	800d780 <_printf_i>
 800f2cc:	e7eb      	b.n	800f2a6 <_svfiprintf_r+0x1c2>
 800f2ce:	bf00      	nop
 800f2d0:	080110ac 	.word	0x080110ac
 800f2d4:	080110b6 	.word	0x080110b6
 800f2d8:	0800d239 	.word	0x0800d239
 800f2dc:	0800f02d 	.word	0x0800f02d
 800f2e0:	080110b2 	.word	0x080110b2

0800f2e4 <_sbrk_r>:
 800f2e4:	b538      	push	{r3, r4, r5, lr}
 800f2e6:	4d06      	ldr	r5, [pc, #24]	; (800f300 <_sbrk_r+0x1c>)
 800f2e8:	2300      	movs	r3, #0
 800f2ea:	4604      	mov	r4, r0
 800f2ec:	4608      	mov	r0, r1
 800f2ee:	602b      	str	r3, [r5, #0]
 800f2f0:	f7f5 fd76 	bl	8004de0 <_sbrk>
 800f2f4:	1c43      	adds	r3, r0, #1
 800f2f6:	d102      	bne.n	800f2fe <_sbrk_r+0x1a>
 800f2f8:	682b      	ldr	r3, [r5, #0]
 800f2fa:	b103      	cbz	r3, 800f2fe <_sbrk_r+0x1a>
 800f2fc:	6023      	str	r3, [r4, #0]
 800f2fe:	bd38      	pop	{r3, r4, r5, pc}
 800f300:	20000778 	.word	0x20000778

0800f304 <__assert_func>:
 800f304:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f306:	4614      	mov	r4, r2
 800f308:	461a      	mov	r2, r3
 800f30a:	4b09      	ldr	r3, [pc, #36]	; (800f330 <__assert_func+0x2c>)
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	4605      	mov	r5, r0
 800f310:	68d8      	ldr	r0, [r3, #12]
 800f312:	b14c      	cbz	r4, 800f328 <__assert_func+0x24>
 800f314:	4b07      	ldr	r3, [pc, #28]	; (800f334 <__assert_func+0x30>)
 800f316:	9100      	str	r1, [sp, #0]
 800f318:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f31c:	4906      	ldr	r1, [pc, #24]	; (800f338 <__assert_func+0x34>)
 800f31e:	462b      	mov	r3, r5
 800f320:	f000 f80e 	bl	800f340 <fiprintf>
 800f324:	f000 faac 	bl	800f880 <abort>
 800f328:	4b04      	ldr	r3, [pc, #16]	; (800f33c <__assert_func+0x38>)
 800f32a:	461c      	mov	r4, r3
 800f32c:	e7f3      	b.n	800f316 <__assert_func+0x12>
 800f32e:	bf00      	nop
 800f330:	2000002c 	.word	0x2000002c
 800f334:	080110bd 	.word	0x080110bd
 800f338:	080110ca 	.word	0x080110ca
 800f33c:	080110f8 	.word	0x080110f8

0800f340 <fiprintf>:
 800f340:	b40e      	push	{r1, r2, r3}
 800f342:	b503      	push	{r0, r1, lr}
 800f344:	4601      	mov	r1, r0
 800f346:	ab03      	add	r3, sp, #12
 800f348:	4805      	ldr	r0, [pc, #20]	; (800f360 <fiprintf+0x20>)
 800f34a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f34e:	6800      	ldr	r0, [r0, #0]
 800f350:	9301      	str	r3, [sp, #4]
 800f352:	f000 f897 	bl	800f484 <_vfiprintf_r>
 800f356:	b002      	add	sp, #8
 800f358:	f85d eb04 	ldr.w	lr, [sp], #4
 800f35c:	b003      	add	sp, #12
 800f35e:	4770      	bx	lr
 800f360:	2000002c 	.word	0x2000002c

0800f364 <__ascii_mbtowc>:
 800f364:	b082      	sub	sp, #8
 800f366:	b901      	cbnz	r1, 800f36a <__ascii_mbtowc+0x6>
 800f368:	a901      	add	r1, sp, #4
 800f36a:	b142      	cbz	r2, 800f37e <__ascii_mbtowc+0x1a>
 800f36c:	b14b      	cbz	r3, 800f382 <__ascii_mbtowc+0x1e>
 800f36e:	7813      	ldrb	r3, [r2, #0]
 800f370:	600b      	str	r3, [r1, #0]
 800f372:	7812      	ldrb	r2, [r2, #0]
 800f374:	1e10      	subs	r0, r2, #0
 800f376:	bf18      	it	ne
 800f378:	2001      	movne	r0, #1
 800f37a:	b002      	add	sp, #8
 800f37c:	4770      	bx	lr
 800f37e:	4610      	mov	r0, r2
 800f380:	e7fb      	b.n	800f37a <__ascii_mbtowc+0x16>
 800f382:	f06f 0001 	mvn.w	r0, #1
 800f386:	e7f8      	b.n	800f37a <__ascii_mbtowc+0x16>

0800f388 <memmove>:
 800f388:	4288      	cmp	r0, r1
 800f38a:	b510      	push	{r4, lr}
 800f38c:	eb01 0402 	add.w	r4, r1, r2
 800f390:	d902      	bls.n	800f398 <memmove+0x10>
 800f392:	4284      	cmp	r4, r0
 800f394:	4623      	mov	r3, r4
 800f396:	d807      	bhi.n	800f3a8 <memmove+0x20>
 800f398:	1e43      	subs	r3, r0, #1
 800f39a:	42a1      	cmp	r1, r4
 800f39c:	d008      	beq.n	800f3b0 <memmove+0x28>
 800f39e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f3a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f3a6:	e7f8      	b.n	800f39a <memmove+0x12>
 800f3a8:	4402      	add	r2, r0
 800f3aa:	4601      	mov	r1, r0
 800f3ac:	428a      	cmp	r2, r1
 800f3ae:	d100      	bne.n	800f3b2 <memmove+0x2a>
 800f3b0:	bd10      	pop	{r4, pc}
 800f3b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f3b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f3ba:	e7f7      	b.n	800f3ac <memmove+0x24>

0800f3bc <__malloc_lock>:
 800f3bc:	4801      	ldr	r0, [pc, #4]	; (800f3c4 <__malloc_lock+0x8>)
 800f3be:	f000 bc1f 	b.w	800fc00 <__retarget_lock_acquire_recursive>
 800f3c2:	bf00      	nop
 800f3c4:	2000077c 	.word	0x2000077c

0800f3c8 <__malloc_unlock>:
 800f3c8:	4801      	ldr	r0, [pc, #4]	; (800f3d0 <__malloc_unlock+0x8>)
 800f3ca:	f000 bc1a 	b.w	800fc02 <__retarget_lock_release_recursive>
 800f3ce:	bf00      	nop
 800f3d0:	2000077c 	.word	0x2000077c

0800f3d4 <_realloc_r>:
 800f3d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3d8:	4680      	mov	r8, r0
 800f3da:	4614      	mov	r4, r2
 800f3dc:	460e      	mov	r6, r1
 800f3de:	b921      	cbnz	r1, 800f3ea <_realloc_r+0x16>
 800f3e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f3e4:	4611      	mov	r1, r2
 800f3e6:	f7ff bdad 	b.w	800ef44 <_malloc_r>
 800f3ea:	b92a      	cbnz	r2, 800f3f8 <_realloc_r+0x24>
 800f3ec:	f7ff fd3e 	bl	800ee6c <_free_r>
 800f3f0:	4625      	mov	r5, r4
 800f3f2:	4628      	mov	r0, r5
 800f3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3f8:	f000 fc6a 	bl	800fcd0 <_malloc_usable_size_r>
 800f3fc:	4284      	cmp	r4, r0
 800f3fe:	4607      	mov	r7, r0
 800f400:	d802      	bhi.n	800f408 <_realloc_r+0x34>
 800f402:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f406:	d812      	bhi.n	800f42e <_realloc_r+0x5a>
 800f408:	4621      	mov	r1, r4
 800f40a:	4640      	mov	r0, r8
 800f40c:	f7ff fd9a 	bl	800ef44 <_malloc_r>
 800f410:	4605      	mov	r5, r0
 800f412:	2800      	cmp	r0, #0
 800f414:	d0ed      	beq.n	800f3f2 <_realloc_r+0x1e>
 800f416:	42bc      	cmp	r4, r7
 800f418:	4622      	mov	r2, r4
 800f41a:	4631      	mov	r1, r6
 800f41c:	bf28      	it	cs
 800f41e:	463a      	movcs	r2, r7
 800f420:	f7ff f97c 	bl	800e71c <memcpy>
 800f424:	4631      	mov	r1, r6
 800f426:	4640      	mov	r0, r8
 800f428:	f7ff fd20 	bl	800ee6c <_free_r>
 800f42c:	e7e1      	b.n	800f3f2 <_realloc_r+0x1e>
 800f42e:	4635      	mov	r5, r6
 800f430:	e7df      	b.n	800f3f2 <_realloc_r+0x1e>

0800f432 <__sfputc_r>:
 800f432:	6893      	ldr	r3, [r2, #8]
 800f434:	3b01      	subs	r3, #1
 800f436:	2b00      	cmp	r3, #0
 800f438:	b410      	push	{r4}
 800f43a:	6093      	str	r3, [r2, #8]
 800f43c:	da08      	bge.n	800f450 <__sfputc_r+0x1e>
 800f43e:	6994      	ldr	r4, [r2, #24]
 800f440:	42a3      	cmp	r3, r4
 800f442:	db01      	blt.n	800f448 <__sfputc_r+0x16>
 800f444:	290a      	cmp	r1, #10
 800f446:	d103      	bne.n	800f450 <__sfputc_r+0x1e>
 800f448:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f44c:	f000 b94a 	b.w	800f6e4 <__swbuf_r>
 800f450:	6813      	ldr	r3, [r2, #0]
 800f452:	1c58      	adds	r0, r3, #1
 800f454:	6010      	str	r0, [r2, #0]
 800f456:	7019      	strb	r1, [r3, #0]
 800f458:	4608      	mov	r0, r1
 800f45a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f45e:	4770      	bx	lr

0800f460 <__sfputs_r>:
 800f460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f462:	4606      	mov	r6, r0
 800f464:	460f      	mov	r7, r1
 800f466:	4614      	mov	r4, r2
 800f468:	18d5      	adds	r5, r2, r3
 800f46a:	42ac      	cmp	r4, r5
 800f46c:	d101      	bne.n	800f472 <__sfputs_r+0x12>
 800f46e:	2000      	movs	r0, #0
 800f470:	e007      	b.n	800f482 <__sfputs_r+0x22>
 800f472:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f476:	463a      	mov	r2, r7
 800f478:	4630      	mov	r0, r6
 800f47a:	f7ff ffda 	bl	800f432 <__sfputc_r>
 800f47e:	1c43      	adds	r3, r0, #1
 800f480:	d1f3      	bne.n	800f46a <__sfputs_r+0xa>
 800f482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f484 <_vfiprintf_r>:
 800f484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f488:	460d      	mov	r5, r1
 800f48a:	b09d      	sub	sp, #116	; 0x74
 800f48c:	4614      	mov	r4, r2
 800f48e:	4698      	mov	r8, r3
 800f490:	4606      	mov	r6, r0
 800f492:	b118      	cbz	r0, 800f49c <_vfiprintf_r+0x18>
 800f494:	6983      	ldr	r3, [r0, #24]
 800f496:	b90b      	cbnz	r3, 800f49c <_vfiprintf_r+0x18>
 800f498:	f000 fb14 	bl	800fac4 <__sinit>
 800f49c:	4b89      	ldr	r3, [pc, #548]	; (800f6c4 <_vfiprintf_r+0x240>)
 800f49e:	429d      	cmp	r5, r3
 800f4a0:	d11b      	bne.n	800f4da <_vfiprintf_r+0x56>
 800f4a2:	6875      	ldr	r5, [r6, #4]
 800f4a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f4a6:	07d9      	lsls	r1, r3, #31
 800f4a8:	d405      	bmi.n	800f4b6 <_vfiprintf_r+0x32>
 800f4aa:	89ab      	ldrh	r3, [r5, #12]
 800f4ac:	059a      	lsls	r2, r3, #22
 800f4ae:	d402      	bmi.n	800f4b6 <_vfiprintf_r+0x32>
 800f4b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f4b2:	f000 fba5 	bl	800fc00 <__retarget_lock_acquire_recursive>
 800f4b6:	89ab      	ldrh	r3, [r5, #12]
 800f4b8:	071b      	lsls	r3, r3, #28
 800f4ba:	d501      	bpl.n	800f4c0 <_vfiprintf_r+0x3c>
 800f4bc:	692b      	ldr	r3, [r5, #16]
 800f4be:	b9eb      	cbnz	r3, 800f4fc <_vfiprintf_r+0x78>
 800f4c0:	4629      	mov	r1, r5
 800f4c2:	4630      	mov	r0, r6
 800f4c4:	f000 f96e 	bl	800f7a4 <__swsetup_r>
 800f4c8:	b1c0      	cbz	r0, 800f4fc <_vfiprintf_r+0x78>
 800f4ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f4cc:	07dc      	lsls	r4, r3, #31
 800f4ce:	d50e      	bpl.n	800f4ee <_vfiprintf_r+0x6a>
 800f4d0:	f04f 30ff 	mov.w	r0, #4294967295
 800f4d4:	b01d      	add	sp, #116	; 0x74
 800f4d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4da:	4b7b      	ldr	r3, [pc, #492]	; (800f6c8 <_vfiprintf_r+0x244>)
 800f4dc:	429d      	cmp	r5, r3
 800f4de:	d101      	bne.n	800f4e4 <_vfiprintf_r+0x60>
 800f4e0:	68b5      	ldr	r5, [r6, #8]
 800f4e2:	e7df      	b.n	800f4a4 <_vfiprintf_r+0x20>
 800f4e4:	4b79      	ldr	r3, [pc, #484]	; (800f6cc <_vfiprintf_r+0x248>)
 800f4e6:	429d      	cmp	r5, r3
 800f4e8:	bf08      	it	eq
 800f4ea:	68f5      	ldreq	r5, [r6, #12]
 800f4ec:	e7da      	b.n	800f4a4 <_vfiprintf_r+0x20>
 800f4ee:	89ab      	ldrh	r3, [r5, #12]
 800f4f0:	0598      	lsls	r0, r3, #22
 800f4f2:	d4ed      	bmi.n	800f4d0 <_vfiprintf_r+0x4c>
 800f4f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f4f6:	f000 fb84 	bl	800fc02 <__retarget_lock_release_recursive>
 800f4fa:	e7e9      	b.n	800f4d0 <_vfiprintf_r+0x4c>
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	9309      	str	r3, [sp, #36]	; 0x24
 800f500:	2320      	movs	r3, #32
 800f502:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f506:	f8cd 800c 	str.w	r8, [sp, #12]
 800f50a:	2330      	movs	r3, #48	; 0x30
 800f50c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f6d0 <_vfiprintf_r+0x24c>
 800f510:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f514:	f04f 0901 	mov.w	r9, #1
 800f518:	4623      	mov	r3, r4
 800f51a:	469a      	mov	sl, r3
 800f51c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f520:	b10a      	cbz	r2, 800f526 <_vfiprintf_r+0xa2>
 800f522:	2a25      	cmp	r2, #37	; 0x25
 800f524:	d1f9      	bne.n	800f51a <_vfiprintf_r+0x96>
 800f526:	ebba 0b04 	subs.w	fp, sl, r4
 800f52a:	d00b      	beq.n	800f544 <_vfiprintf_r+0xc0>
 800f52c:	465b      	mov	r3, fp
 800f52e:	4622      	mov	r2, r4
 800f530:	4629      	mov	r1, r5
 800f532:	4630      	mov	r0, r6
 800f534:	f7ff ff94 	bl	800f460 <__sfputs_r>
 800f538:	3001      	adds	r0, #1
 800f53a:	f000 80aa 	beq.w	800f692 <_vfiprintf_r+0x20e>
 800f53e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f540:	445a      	add	r2, fp
 800f542:	9209      	str	r2, [sp, #36]	; 0x24
 800f544:	f89a 3000 	ldrb.w	r3, [sl]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	f000 80a2 	beq.w	800f692 <_vfiprintf_r+0x20e>
 800f54e:	2300      	movs	r3, #0
 800f550:	f04f 32ff 	mov.w	r2, #4294967295
 800f554:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f558:	f10a 0a01 	add.w	sl, sl, #1
 800f55c:	9304      	str	r3, [sp, #16]
 800f55e:	9307      	str	r3, [sp, #28]
 800f560:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f564:	931a      	str	r3, [sp, #104]	; 0x68
 800f566:	4654      	mov	r4, sl
 800f568:	2205      	movs	r2, #5
 800f56a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f56e:	4858      	ldr	r0, [pc, #352]	; (800f6d0 <_vfiprintf_r+0x24c>)
 800f570:	f7f0 fe5e 	bl	8000230 <memchr>
 800f574:	9a04      	ldr	r2, [sp, #16]
 800f576:	b9d8      	cbnz	r0, 800f5b0 <_vfiprintf_r+0x12c>
 800f578:	06d1      	lsls	r1, r2, #27
 800f57a:	bf44      	itt	mi
 800f57c:	2320      	movmi	r3, #32
 800f57e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f582:	0713      	lsls	r3, r2, #28
 800f584:	bf44      	itt	mi
 800f586:	232b      	movmi	r3, #43	; 0x2b
 800f588:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f58c:	f89a 3000 	ldrb.w	r3, [sl]
 800f590:	2b2a      	cmp	r3, #42	; 0x2a
 800f592:	d015      	beq.n	800f5c0 <_vfiprintf_r+0x13c>
 800f594:	9a07      	ldr	r2, [sp, #28]
 800f596:	4654      	mov	r4, sl
 800f598:	2000      	movs	r0, #0
 800f59a:	f04f 0c0a 	mov.w	ip, #10
 800f59e:	4621      	mov	r1, r4
 800f5a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f5a4:	3b30      	subs	r3, #48	; 0x30
 800f5a6:	2b09      	cmp	r3, #9
 800f5a8:	d94e      	bls.n	800f648 <_vfiprintf_r+0x1c4>
 800f5aa:	b1b0      	cbz	r0, 800f5da <_vfiprintf_r+0x156>
 800f5ac:	9207      	str	r2, [sp, #28]
 800f5ae:	e014      	b.n	800f5da <_vfiprintf_r+0x156>
 800f5b0:	eba0 0308 	sub.w	r3, r0, r8
 800f5b4:	fa09 f303 	lsl.w	r3, r9, r3
 800f5b8:	4313      	orrs	r3, r2
 800f5ba:	9304      	str	r3, [sp, #16]
 800f5bc:	46a2      	mov	sl, r4
 800f5be:	e7d2      	b.n	800f566 <_vfiprintf_r+0xe2>
 800f5c0:	9b03      	ldr	r3, [sp, #12]
 800f5c2:	1d19      	adds	r1, r3, #4
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	9103      	str	r1, [sp, #12]
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	bfbb      	ittet	lt
 800f5cc:	425b      	neglt	r3, r3
 800f5ce:	f042 0202 	orrlt.w	r2, r2, #2
 800f5d2:	9307      	strge	r3, [sp, #28]
 800f5d4:	9307      	strlt	r3, [sp, #28]
 800f5d6:	bfb8      	it	lt
 800f5d8:	9204      	strlt	r2, [sp, #16]
 800f5da:	7823      	ldrb	r3, [r4, #0]
 800f5dc:	2b2e      	cmp	r3, #46	; 0x2e
 800f5de:	d10c      	bne.n	800f5fa <_vfiprintf_r+0x176>
 800f5e0:	7863      	ldrb	r3, [r4, #1]
 800f5e2:	2b2a      	cmp	r3, #42	; 0x2a
 800f5e4:	d135      	bne.n	800f652 <_vfiprintf_r+0x1ce>
 800f5e6:	9b03      	ldr	r3, [sp, #12]
 800f5e8:	1d1a      	adds	r2, r3, #4
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	9203      	str	r2, [sp, #12]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	bfb8      	it	lt
 800f5f2:	f04f 33ff 	movlt.w	r3, #4294967295
 800f5f6:	3402      	adds	r4, #2
 800f5f8:	9305      	str	r3, [sp, #20]
 800f5fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f6e0 <_vfiprintf_r+0x25c>
 800f5fe:	7821      	ldrb	r1, [r4, #0]
 800f600:	2203      	movs	r2, #3
 800f602:	4650      	mov	r0, sl
 800f604:	f7f0 fe14 	bl	8000230 <memchr>
 800f608:	b140      	cbz	r0, 800f61c <_vfiprintf_r+0x198>
 800f60a:	2340      	movs	r3, #64	; 0x40
 800f60c:	eba0 000a 	sub.w	r0, r0, sl
 800f610:	fa03 f000 	lsl.w	r0, r3, r0
 800f614:	9b04      	ldr	r3, [sp, #16]
 800f616:	4303      	orrs	r3, r0
 800f618:	3401      	adds	r4, #1
 800f61a:	9304      	str	r3, [sp, #16]
 800f61c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f620:	482c      	ldr	r0, [pc, #176]	; (800f6d4 <_vfiprintf_r+0x250>)
 800f622:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f626:	2206      	movs	r2, #6
 800f628:	f7f0 fe02 	bl	8000230 <memchr>
 800f62c:	2800      	cmp	r0, #0
 800f62e:	d03f      	beq.n	800f6b0 <_vfiprintf_r+0x22c>
 800f630:	4b29      	ldr	r3, [pc, #164]	; (800f6d8 <_vfiprintf_r+0x254>)
 800f632:	bb1b      	cbnz	r3, 800f67c <_vfiprintf_r+0x1f8>
 800f634:	9b03      	ldr	r3, [sp, #12]
 800f636:	3307      	adds	r3, #7
 800f638:	f023 0307 	bic.w	r3, r3, #7
 800f63c:	3308      	adds	r3, #8
 800f63e:	9303      	str	r3, [sp, #12]
 800f640:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f642:	443b      	add	r3, r7
 800f644:	9309      	str	r3, [sp, #36]	; 0x24
 800f646:	e767      	b.n	800f518 <_vfiprintf_r+0x94>
 800f648:	fb0c 3202 	mla	r2, ip, r2, r3
 800f64c:	460c      	mov	r4, r1
 800f64e:	2001      	movs	r0, #1
 800f650:	e7a5      	b.n	800f59e <_vfiprintf_r+0x11a>
 800f652:	2300      	movs	r3, #0
 800f654:	3401      	adds	r4, #1
 800f656:	9305      	str	r3, [sp, #20]
 800f658:	4619      	mov	r1, r3
 800f65a:	f04f 0c0a 	mov.w	ip, #10
 800f65e:	4620      	mov	r0, r4
 800f660:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f664:	3a30      	subs	r2, #48	; 0x30
 800f666:	2a09      	cmp	r2, #9
 800f668:	d903      	bls.n	800f672 <_vfiprintf_r+0x1ee>
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d0c5      	beq.n	800f5fa <_vfiprintf_r+0x176>
 800f66e:	9105      	str	r1, [sp, #20]
 800f670:	e7c3      	b.n	800f5fa <_vfiprintf_r+0x176>
 800f672:	fb0c 2101 	mla	r1, ip, r1, r2
 800f676:	4604      	mov	r4, r0
 800f678:	2301      	movs	r3, #1
 800f67a:	e7f0      	b.n	800f65e <_vfiprintf_r+0x1da>
 800f67c:	ab03      	add	r3, sp, #12
 800f67e:	9300      	str	r3, [sp, #0]
 800f680:	462a      	mov	r2, r5
 800f682:	4b16      	ldr	r3, [pc, #88]	; (800f6dc <_vfiprintf_r+0x258>)
 800f684:	a904      	add	r1, sp, #16
 800f686:	4630      	mov	r0, r6
 800f688:	f7fd fdd6 	bl	800d238 <_printf_float>
 800f68c:	4607      	mov	r7, r0
 800f68e:	1c78      	adds	r0, r7, #1
 800f690:	d1d6      	bne.n	800f640 <_vfiprintf_r+0x1bc>
 800f692:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f694:	07d9      	lsls	r1, r3, #31
 800f696:	d405      	bmi.n	800f6a4 <_vfiprintf_r+0x220>
 800f698:	89ab      	ldrh	r3, [r5, #12]
 800f69a:	059a      	lsls	r2, r3, #22
 800f69c:	d402      	bmi.n	800f6a4 <_vfiprintf_r+0x220>
 800f69e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f6a0:	f000 faaf 	bl	800fc02 <__retarget_lock_release_recursive>
 800f6a4:	89ab      	ldrh	r3, [r5, #12]
 800f6a6:	065b      	lsls	r3, r3, #25
 800f6a8:	f53f af12 	bmi.w	800f4d0 <_vfiprintf_r+0x4c>
 800f6ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f6ae:	e711      	b.n	800f4d4 <_vfiprintf_r+0x50>
 800f6b0:	ab03      	add	r3, sp, #12
 800f6b2:	9300      	str	r3, [sp, #0]
 800f6b4:	462a      	mov	r2, r5
 800f6b6:	4b09      	ldr	r3, [pc, #36]	; (800f6dc <_vfiprintf_r+0x258>)
 800f6b8:	a904      	add	r1, sp, #16
 800f6ba:	4630      	mov	r0, r6
 800f6bc:	f7fe f860 	bl	800d780 <_printf_i>
 800f6c0:	e7e4      	b.n	800f68c <_vfiprintf_r+0x208>
 800f6c2:	bf00      	nop
 800f6c4:	08011224 	.word	0x08011224
 800f6c8:	08011244 	.word	0x08011244
 800f6cc:	08011204 	.word	0x08011204
 800f6d0:	080110ac 	.word	0x080110ac
 800f6d4:	080110b6 	.word	0x080110b6
 800f6d8:	0800d239 	.word	0x0800d239
 800f6dc:	0800f461 	.word	0x0800f461
 800f6e0:	080110b2 	.word	0x080110b2

0800f6e4 <__swbuf_r>:
 800f6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6e6:	460e      	mov	r6, r1
 800f6e8:	4614      	mov	r4, r2
 800f6ea:	4605      	mov	r5, r0
 800f6ec:	b118      	cbz	r0, 800f6f6 <__swbuf_r+0x12>
 800f6ee:	6983      	ldr	r3, [r0, #24]
 800f6f0:	b90b      	cbnz	r3, 800f6f6 <__swbuf_r+0x12>
 800f6f2:	f000 f9e7 	bl	800fac4 <__sinit>
 800f6f6:	4b21      	ldr	r3, [pc, #132]	; (800f77c <__swbuf_r+0x98>)
 800f6f8:	429c      	cmp	r4, r3
 800f6fa:	d12b      	bne.n	800f754 <__swbuf_r+0x70>
 800f6fc:	686c      	ldr	r4, [r5, #4]
 800f6fe:	69a3      	ldr	r3, [r4, #24]
 800f700:	60a3      	str	r3, [r4, #8]
 800f702:	89a3      	ldrh	r3, [r4, #12]
 800f704:	071a      	lsls	r2, r3, #28
 800f706:	d52f      	bpl.n	800f768 <__swbuf_r+0x84>
 800f708:	6923      	ldr	r3, [r4, #16]
 800f70a:	b36b      	cbz	r3, 800f768 <__swbuf_r+0x84>
 800f70c:	6923      	ldr	r3, [r4, #16]
 800f70e:	6820      	ldr	r0, [r4, #0]
 800f710:	1ac0      	subs	r0, r0, r3
 800f712:	6963      	ldr	r3, [r4, #20]
 800f714:	b2f6      	uxtb	r6, r6
 800f716:	4283      	cmp	r3, r0
 800f718:	4637      	mov	r7, r6
 800f71a:	dc04      	bgt.n	800f726 <__swbuf_r+0x42>
 800f71c:	4621      	mov	r1, r4
 800f71e:	4628      	mov	r0, r5
 800f720:	f000 f93c 	bl	800f99c <_fflush_r>
 800f724:	bb30      	cbnz	r0, 800f774 <__swbuf_r+0x90>
 800f726:	68a3      	ldr	r3, [r4, #8]
 800f728:	3b01      	subs	r3, #1
 800f72a:	60a3      	str	r3, [r4, #8]
 800f72c:	6823      	ldr	r3, [r4, #0]
 800f72e:	1c5a      	adds	r2, r3, #1
 800f730:	6022      	str	r2, [r4, #0]
 800f732:	701e      	strb	r6, [r3, #0]
 800f734:	6963      	ldr	r3, [r4, #20]
 800f736:	3001      	adds	r0, #1
 800f738:	4283      	cmp	r3, r0
 800f73a:	d004      	beq.n	800f746 <__swbuf_r+0x62>
 800f73c:	89a3      	ldrh	r3, [r4, #12]
 800f73e:	07db      	lsls	r3, r3, #31
 800f740:	d506      	bpl.n	800f750 <__swbuf_r+0x6c>
 800f742:	2e0a      	cmp	r6, #10
 800f744:	d104      	bne.n	800f750 <__swbuf_r+0x6c>
 800f746:	4621      	mov	r1, r4
 800f748:	4628      	mov	r0, r5
 800f74a:	f000 f927 	bl	800f99c <_fflush_r>
 800f74e:	b988      	cbnz	r0, 800f774 <__swbuf_r+0x90>
 800f750:	4638      	mov	r0, r7
 800f752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f754:	4b0a      	ldr	r3, [pc, #40]	; (800f780 <__swbuf_r+0x9c>)
 800f756:	429c      	cmp	r4, r3
 800f758:	d101      	bne.n	800f75e <__swbuf_r+0x7a>
 800f75a:	68ac      	ldr	r4, [r5, #8]
 800f75c:	e7cf      	b.n	800f6fe <__swbuf_r+0x1a>
 800f75e:	4b09      	ldr	r3, [pc, #36]	; (800f784 <__swbuf_r+0xa0>)
 800f760:	429c      	cmp	r4, r3
 800f762:	bf08      	it	eq
 800f764:	68ec      	ldreq	r4, [r5, #12]
 800f766:	e7ca      	b.n	800f6fe <__swbuf_r+0x1a>
 800f768:	4621      	mov	r1, r4
 800f76a:	4628      	mov	r0, r5
 800f76c:	f000 f81a 	bl	800f7a4 <__swsetup_r>
 800f770:	2800      	cmp	r0, #0
 800f772:	d0cb      	beq.n	800f70c <__swbuf_r+0x28>
 800f774:	f04f 37ff 	mov.w	r7, #4294967295
 800f778:	e7ea      	b.n	800f750 <__swbuf_r+0x6c>
 800f77a:	bf00      	nop
 800f77c:	08011224 	.word	0x08011224
 800f780:	08011244 	.word	0x08011244
 800f784:	08011204 	.word	0x08011204

0800f788 <__ascii_wctomb>:
 800f788:	b149      	cbz	r1, 800f79e <__ascii_wctomb+0x16>
 800f78a:	2aff      	cmp	r2, #255	; 0xff
 800f78c:	bf85      	ittet	hi
 800f78e:	238a      	movhi	r3, #138	; 0x8a
 800f790:	6003      	strhi	r3, [r0, #0]
 800f792:	700a      	strbls	r2, [r1, #0]
 800f794:	f04f 30ff 	movhi.w	r0, #4294967295
 800f798:	bf98      	it	ls
 800f79a:	2001      	movls	r0, #1
 800f79c:	4770      	bx	lr
 800f79e:	4608      	mov	r0, r1
 800f7a0:	4770      	bx	lr
	...

0800f7a4 <__swsetup_r>:
 800f7a4:	4b32      	ldr	r3, [pc, #200]	; (800f870 <__swsetup_r+0xcc>)
 800f7a6:	b570      	push	{r4, r5, r6, lr}
 800f7a8:	681d      	ldr	r5, [r3, #0]
 800f7aa:	4606      	mov	r6, r0
 800f7ac:	460c      	mov	r4, r1
 800f7ae:	b125      	cbz	r5, 800f7ba <__swsetup_r+0x16>
 800f7b0:	69ab      	ldr	r3, [r5, #24]
 800f7b2:	b913      	cbnz	r3, 800f7ba <__swsetup_r+0x16>
 800f7b4:	4628      	mov	r0, r5
 800f7b6:	f000 f985 	bl	800fac4 <__sinit>
 800f7ba:	4b2e      	ldr	r3, [pc, #184]	; (800f874 <__swsetup_r+0xd0>)
 800f7bc:	429c      	cmp	r4, r3
 800f7be:	d10f      	bne.n	800f7e0 <__swsetup_r+0x3c>
 800f7c0:	686c      	ldr	r4, [r5, #4]
 800f7c2:	89a3      	ldrh	r3, [r4, #12]
 800f7c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f7c8:	0719      	lsls	r1, r3, #28
 800f7ca:	d42c      	bmi.n	800f826 <__swsetup_r+0x82>
 800f7cc:	06dd      	lsls	r5, r3, #27
 800f7ce:	d411      	bmi.n	800f7f4 <__swsetup_r+0x50>
 800f7d0:	2309      	movs	r3, #9
 800f7d2:	6033      	str	r3, [r6, #0]
 800f7d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f7d8:	81a3      	strh	r3, [r4, #12]
 800f7da:	f04f 30ff 	mov.w	r0, #4294967295
 800f7de:	e03e      	b.n	800f85e <__swsetup_r+0xba>
 800f7e0:	4b25      	ldr	r3, [pc, #148]	; (800f878 <__swsetup_r+0xd4>)
 800f7e2:	429c      	cmp	r4, r3
 800f7e4:	d101      	bne.n	800f7ea <__swsetup_r+0x46>
 800f7e6:	68ac      	ldr	r4, [r5, #8]
 800f7e8:	e7eb      	b.n	800f7c2 <__swsetup_r+0x1e>
 800f7ea:	4b24      	ldr	r3, [pc, #144]	; (800f87c <__swsetup_r+0xd8>)
 800f7ec:	429c      	cmp	r4, r3
 800f7ee:	bf08      	it	eq
 800f7f0:	68ec      	ldreq	r4, [r5, #12]
 800f7f2:	e7e6      	b.n	800f7c2 <__swsetup_r+0x1e>
 800f7f4:	0758      	lsls	r0, r3, #29
 800f7f6:	d512      	bpl.n	800f81e <__swsetup_r+0x7a>
 800f7f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f7fa:	b141      	cbz	r1, 800f80e <__swsetup_r+0x6a>
 800f7fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f800:	4299      	cmp	r1, r3
 800f802:	d002      	beq.n	800f80a <__swsetup_r+0x66>
 800f804:	4630      	mov	r0, r6
 800f806:	f7ff fb31 	bl	800ee6c <_free_r>
 800f80a:	2300      	movs	r3, #0
 800f80c:	6363      	str	r3, [r4, #52]	; 0x34
 800f80e:	89a3      	ldrh	r3, [r4, #12]
 800f810:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f814:	81a3      	strh	r3, [r4, #12]
 800f816:	2300      	movs	r3, #0
 800f818:	6063      	str	r3, [r4, #4]
 800f81a:	6923      	ldr	r3, [r4, #16]
 800f81c:	6023      	str	r3, [r4, #0]
 800f81e:	89a3      	ldrh	r3, [r4, #12]
 800f820:	f043 0308 	orr.w	r3, r3, #8
 800f824:	81a3      	strh	r3, [r4, #12]
 800f826:	6923      	ldr	r3, [r4, #16]
 800f828:	b94b      	cbnz	r3, 800f83e <__swsetup_r+0x9a>
 800f82a:	89a3      	ldrh	r3, [r4, #12]
 800f82c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f830:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f834:	d003      	beq.n	800f83e <__swsetup_r+0x9a>
 800f836:	4621      	mov	r1, r4
 800f838:	4630      	mov	r0, r6
 800f83a:	f000 fa09 	bl	800fc50 <__smakebuf_r>
 800f83e:	89a0      	ldrh	r0, [r4, #12]
 800f840:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f844:	f010 0301 	ands.w	r3, r0, #1
 800f848:	d00a      	beq.n	800f860 <__swsetup_r+0xbc>
 800f84a:	2300      	movs	r3, #0
 800f84c:	60a3      	str	r3, [r4, #8]
 800f84e:	6963      	ldr	r3, [r4, #20]
 800f850:	425b      	negs	r3, r3
 800f852:	61a3      	str	r3, [r4, #24]
 800f854:	6923      	ldr	r3, [r4, #16]
 800f856:	b943      	cbnz	r3, 800f86a <__swsetup_r+0xc6>
 800f858:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f85c:	d1ba      	bne.n	800f7d4 <__swsetup_r+0x30>
 800f85e:	bd70      	pop	{r4, r5, r6, pc}
 800f860:	0781      	lsls	r1, r0, #30
 800f862:	bf58      	it	pl
 800f864:	6963      	ldrpl	r3, [r4, #20]
 800f866:	60a3      	str	r3, [r4, #8]
 800f868:	e7f4      	b.n	800f854 <__swsetup_r+0xb0>
 800f86a:	2000      	movs	r0, #0
 800f86c:	e7f7      	b.n	800f85e <__swsetup_r+0xba>
 800f86e:	bf00      	nop
 800f870:	2000002c 	.word	0x2000002c
 800f874:	08011224 	.word	0x08011224
 800f878:	08011244 	.word	0x08011244
 800f87c:	08011204 	.word	0x08011204

0800f880 <abort>:
 800f880:	b508      	push	{r3, lr}
 800f882:	2006      	movs	r0, #6
 800f884:	f000 fa54 	bl	800fd30 <raise>
 800f888:	2001      	movs	r0, #1
 800f88a:	f7f5 fa31 	bl	8004cf0 <_exit>
	...

0800f890 <__sflush_r>:
 800f890:	898a      	ldrh	r2, [r1, #12]
 800f892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f896:	4605      	mov	r5, r0
 800f898:	0710      	lsls	r0, r2, #28
 800f89a:	460c      	mov	r4, r1
 800f89c:	d458      	bmi.n	800f950 <__sflush_r+0xc0>
 800f89e:	684b      	ldr	r3, [r1, #4]
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	dc05      	bgt.n	800f8b0 <__sflush_r+0x20>
 800f8a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	dc02      	bgt.n	800f8b0 <__sflush_r+0x20>
 800f8aa:	2000      	movs	r0, #0
 800f8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f8b2:	2e00      	cmp	r6, #0
 800f8b4:	d0f9      	beq.n	800f8aa <__sflush_r+0x1a>
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f8bc:	682f      	ldr	r7, [r5, #0]
 800f8be:	602b      	str	r3, [r5, #0]
 800f8c0:	d032      	beq.n	800f928 <__sflush_r+0x98>
 800f8c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f8c4:	89a3      	ldrh	r3, [r4, #12]
 800f8c6:	075a      	lsls	r2, r3, #29
 800f8c8:	d505      	bpl.n	800f8d6 <__sflush_r+0x46>
 800f8ca:	6863      	ldr	r3, [r4, #4]
 800f8cc:	1ac0      	subs	r0, r0, r3
 800f8ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f8d0:	b10b      	cbz	r3, 800f8d6 <__sflush_r+0x46>
 800f8d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f8d4:	1ac0      	subs	r0, r0, r3
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	4602      	mov	r2, r0
 800f8da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f8dc:	6a21      	ldr	r1, [r4, #32]
 800f8de:	4628      	mov	r0, r5
 800f8e0:	47b0      	blx	r6
 800f8e2:	1c43      	adds	r3, r0, #1
 800f8e4:	89a3      	ldrh	r3, [r4, #12]
 800f8e6:	d106      	bne.n	800f8f6 <__sflush_r+0x66>
 800f8e8:	6829      	ldr	r1, [r5, #0]
 800f8ea:	291d      	cmp	r1, #29
 800f8ec:	d82c      	bhi.n	800f948 <__sflush_r+0xb8>
 800f8ee:	4a2a      	ldr	r2, [pc, #168]	; (800f998 <__sflush_r+0x108>)
 800f8f0:	40ca      	lsrs	r2, r1
 800f8f2:	07d6      	lsls	r6, r2, #31
 800f8f4:	d528      	bpl.n	800f948 <__sflush_r+0xb8>
 800f8f6:	2200      	movs	r2, #0
 800f8f8:	6062      	str	r2, [r4, #4]
 800f8fa:	04d9      	lsls	r1, r3, #19
 800f8fc:	6922      	ldr	r2, [r4, #16]
 800f8fe:	6022      	str	r2, [r4, #0]
 800f900:	d504      	bpl.n	800f90c <__sflush_r+0x7c>
 800f902:	1c42      	adds	r2, r0, #1
 800f904:	d101      	bne.n	800f90a <__sflush_r+0x7a>
 800f906:	682b      	ldr	r3, [r5, #0]
 800f908:	b903      	cbnz	r3, 800f90c <__sflush_r+0x7c>
 800f90a:	6560      	str	r0, [r4, #84]	; 0x54
 800f90c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f90e:	602f      	str	r7, [r5, #0]
 800f910:	2900      	cmp	r1, #0
 800f912:	d0ca      	beq.n	800f8aa <__sflush_r+0x1a>
 800f914:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f918:	4299      	cmp	r1, r3
 800f91a:	d002      	beq.n	800f922 <__sflush_r+0x92>
 800f91c:	4628      	mov	r0, r5
 800f91e:	f7ff faa5 	bl	800ee6c <_free_r>
 800f922:	2000      	movs	r0, #0
 800f924:	6360      	str	r0, [r4, #52]	; 0x34
 800f926:	e7c1      	b.n	800f8ac <__sflush_r+0x1c>
 800f928:	6a21      	ldr	r1, [r4, #32]
 800f92a:	2301      	movs	r3, #1
 800f92c:	4628      	mov	r0, r5
 800f92e:	47b0      	blx	r6
 800f930:	1c41      	adds	r1, r0, #1
 800f932:	d1c7      	bne.n	800f8c4 <__sflush_r+0x34>
 800f934:	682b      	ldr	r3, [r5, #0]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d0c4      	beq.n	800f8c4 <__sflush_r+0x34>
 800f93a:	2b1d      	cmp	r3, #29
 800f93c:	d001      	beq.n	800f942 <__sflush_r+0xb2>
 800f93e:	2b16      	cmp	r3, #22
 800f940:	d101      	bne.n	800f946 <__sflush_r+0xb6>
 800f942:	602f      	str	r7, [r5, #0]
 800f944:	e7b1      	b.n	800f8aa <__sflush_r+0x1a>
 800f946:	89a3      	ldrh	r3, [r4, #12]
 800f948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f94c:	81a3      	strh	r3, [r4, #12]
 800f94e:	e7ad      	b.n	800f8ac <__sflush_r+0x1c>
 800f950:	690f      	ldr	r7, [r1, #16]
 800f952:	2f00      	cmp	r7, #0
 800f954:	d0a9      	beq.n	800f8aa <__sflush_r+0x1a>
 800f956:	0793      	lsls	r3, r2, #30
 800f958:	680e      	ldr	r6, [r1, #0]
 800f95a:	bf08      	it	eq
 800f95c:	694b      	ldreq	r3, [r1, #20]
 800f95e:	600f      	str	r7, [r1, #0]
 800f960:	bf18      	it	ne
 800f962:	2300      	movne	r3, #0
 800f964:	eba6 0807 	sub.w	r8, r6, r7
 800f968:	608b      	str	r3, [r1, #8]
 800f96a:	f1b8 0f00 	cmp.w	r8, #0
 800f96e:	dd9c      	ble.n	800f8aa <__sflush_r+0x1a>
 800f970:	6a21      	ldr	r1, [r4, #32]
 800f972:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f974:	4643      	mov	r3, r8
 800f976:	463a      	mov	r2, r7
 800f978:	4628      	mov	r0, r5
 800f97a:	47b0      	blx	r6
 800f97c:	2800      	cmp	r0, #0
 800f97e:	dc06      	bgt.n	800f98e <__sflush_r+0xfe>
 800f980:	89a3      	ldrh	r3, [r4, #12]
 800f982:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f986:	81a3      	strh	r3, [r4, #12]
 800f988:	f04f 30ff 	mov.w	r0, #4294967295
 800f98c:	e78e      	b.n	800f8ac <__sflush_r+0x1c>
 800f98e:	4407      	add	r7, r0
 800f990:	eba8 0800 	sub.w	r8, r8, r0
 800f994:	e7e9      	b.n	800f96a <__sflush_r+0xda>
 800f996:	bf00      	nop
 800f998:	20400001 	.word	0x20400001

0800f99c <_fflush_r>:
 800f99c:	b538      	push	{r3, r4, r5, lr}
 800f99e:	690b      	ldr	r3, [r1, #16]
 800f9a0:	4605      	mov	r5, r0
 800f9a2:	460c      	mov	r4, r1
 800f9a4:	b913      	cbnz	r3, 800f9ac <_fflush_r+0x10>
 800f9a6:	2500      	movs	r5, #0
 800f9a8:	4628      	mov	r0, r5
 800f9aa:	bd38      	pop	{r3, r4, r5, pc}
 800f9ac:	b118      	cbz	r0, 800f9b6 <_fflush_r+0x1a>
 800f9ae:	6983      	ldr	r3, [r0, #24]
 800f9b0:	b90b      	cbnz	r3, 800f9b6 <_fflush_r+0x1a>
 800f9b2:	f000 f887 	bl	800fac4 <__sinit>
 800f9b6:	4b14      	ldr	r3, [pc, #80]	; (800fa08 <_fflush_r+0x6c>)
 800f9b8:	429c      	cmp	r4, r3
 800f9ba:	d11b      	bne.n	800f9f4 <_fflush_r+0x58>
 800f9bc:	686c      	ldr	r4, [r5, #4]
 800f9be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d0ef      	beq.n	800f9a6 <_fflush_r+0xa>
 800f9c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f9c8:	07d0      	lsls	r0, r2, #31
 800f9ca:	d404      	bmi.n	800f9d6 <_fflush_r+0x3a>
 800f9cc:	0599      	lsls	r1, r3, #22
 800f9ce:	d402      	bmi.n	800f9d6 <_fflush_r+0x3a>
 800f9d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f9d2:	f000 f915 	bl	800fc00 <__retarget_lock_acquire_recursive>
 800f9d6:	4628      	mov	r0, r5
 800f9d8:	4621      	mov	r1, r4
 800f9da:	f7ff ff59 	bl	800f890 <__sflush_r>
 800f9de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f9e0:	07da      	lsls	r2, r3, #31
 800f9e2:	4605      	mov	r5, r0
 800f9e4:	d4e0      	bmi.n	800f9a8 <_fflush_r+0xc>
 800f9e6:	89a3      	ldrh	r3, [r4, #12]
 800f9e8:	059b      	lsls	r3, r3, #22
 800f9ea:	d4dd      	bmi.n	800f9a8 <_fflush_r+0xc>
 800f9ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f9ee:	f000 f908 	bl	800fc02 <__retarget_lock_release_recursive>
 800f9f2:	e7d9      	b.n	800f9a8 <_fflush_r+0xc>
 800f9f4:	4b05      	ldr	r3, [pc, #20]	; (800fa0c <_fflush_r+0x70>)
 800f9f6:	429c      	cmp	r4, r3
 800f9f8:	d101      	bne.n	800f9fe <_fflush_r+0x62>
 800f9fa:	68ac      	ldr	r4, [r5, #8]
 800f9fc:	e7df      	b.n	800f9be <_fflush_r+0x22>
 800f9fe:	4b04      	ldr	r3, [pc, #16]	; (800fa10 <_fflush_r+0x74>)
 800fa00:	429c      	cmp	r4, r3
 800fa02:	bf08      	it	eq
 800fa04:	68ec      	ldreq	r4, [r5, #12]
 800fa06:	e7da      	b.n	800f9be <_fflush_r+0x22>
 800fa08:	08011224 	.word	0x08011224
 800fa0c:	08011244 	.word	0x08011244
 800fa10:	08011204 	.word	0x08011204

0800fa14 <std>:
 800fa14:	2300      	movs	r3, #0
 800fa16:	b510      	push	{r4, lr}
 800fa18:	4604      	mov	r4, r0
 800fa1a:	e9c0 3300 	strd	r3, r3, [r0]
 800fa1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fa22:	6083      	str	r3, [r0, #8]
 800fa24:	8181      	strh	r1, [r0, #12]
 800fa26:	6643      	str	r3, [r0, #100]	; 0x64
 800fa28:	81c2      	strh	r2, [r0, #14]
 800fa2a:	6183      	str	r3, [r0, #24]
 800fa2c:	4619      	mov	r1, r3
 800fa2e:	2208      	movs	r2, #8
 800fa30:	305c      	adds	r0, #92	; 0x5c
 800fa32:	f7fd fb59 	bl	800d0e8 <memset>
 800fa36:	4b05      	ldr	r3, [pc, #20]	; (800fa4c <std+0x38>)
 800fa38:	6263      	str	r3, [r4, #36]	; 0x24
 800fa3a:	4b05      	ldr	r3, [pc, #20]	; (800fa50 <std+0x3c>)
 800fa3c:	62a3      	str	r3, [r4, #40]	; 0x28
 800fa3e:	4b05      	ldr	r3, [pc, #20]	; (800fa54 <std+0x40>)
 800fa40:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fa42:	4b05      	ldr	r3, [pc, #20]	; (800fa58 <std+0x44>)
 800fa44:	6224      	str	r4, [r4, #32]
 800fa46:	6323      	str	r3, [r4, #48]	; 0x30
 800fa48:	bd10      	pop	{r4, pc}
 800fa4a:	bf00      	nop
 800fa4c:	0800fd69 	.word	0x0800fd69
 800fa50:	0800fd8b 	.word	0x0800fd8b
 800fa54:	0800fdc3 	.word	0x0800fdc3
 800fa58:	0800fde7 	.word	0x0800fde7

0800fa5c <_cleanup_r>:
 800fa5c:	4901      	ldr	r1, [pc, #4]	; (800fa64 <_cleanup_r+0x8>)
 800fa5e:	f000 b8af 	b.w	800fbc0 <_fwalk_reent>
 800fa62:	bf00      	nop
 800fa64:	0800f99d 	.word	0x0800f99d

0800fa68 <__sfmoreglue>:
 800fa68:	b570      	push	{r4, r5, r6, lr}
 800fa6a:	2268      	movs	r2, #104	; 0x68
 800fa6c:	1e4d      	subs	r5, r1, #1
 800fa6e:	4355      	muls	r5, r2
 800fa70:	460e      	mov	r6, r1
 800fa72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fa76:	f7ff fa65 	bl	800ef44 <_malloc_r>
 800fa7a:	4604      	mov	r4, r0
 800fa7c:	b140      	cbz	r0, 800fa90 <__sfmoreglue+0x28>
 800fa7e:	2100      	movs	r1, #0
 800fa80:	e9c0 1600 	strd	r1, r6, [r0]
 800fa84:	300c      	adds	r0, #12
 800fa86:	60a0      	str	r0, [r4, #8]
 800fa88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fa8c:	f7fd fb2c 	bl	800d0e8 <memset>
 800fa90:	4620      	mov	r0, r4
 800fa92:	bd70      	pop	{r4, r5, r6, pc}

0800fa94 <__sfp_lock_acquire>:
 800fa94:	4801      	ldr	r0, [pc, #4]	; (800fa9c <__sfp_lock_acquire+0x8>)
 800fa96:	f000 b8b3 	b.w	800fc00 <__retarget_lock_acquire_recursive>
 800fa9a:	bf00      	nop
 800fa9c:	2000077d 	.word	0x2000077d

0800faa0 <__sfp_lock_release>:
 800faa0:	4801      	ldr	r0, [pc, #4]	; (800faa8 <__sfp_lock_release+0x8>)
 800faa2:	f000 b8ae 	b.w	800fc02 <__retarget_lock_release_recursive>
 800faa6:	bf00      	nop
 800faa8:	2000077d 	.word	0x2000077d

0800faac <__sinit_lock_acquire>:
 800faac:	4801      	ldr	r0, [pc, #4]	; (800fab4 <__sinit_lock_acquire+0x8>)
 800faae:	f000 b8a7 	b.w	800fc00 <__retarget_lock_acquire_recursive>
 800fab2:	bf00      	nop
 800fab4:	2000077e 	.word	0x2000077e

0800fab8 <__sinit_lock_release>:
 800fab8:	4801      	ldr	r0, [pc, #4]	; (800fac0 <__sinit_lock_release+0x8>)
 800faba:	f000 b8a2 	b.w	800fc02 <__retarget_lock_release_recursive>
 800fabe:	bf00      	nop
 800fac0:	2000077e 	.word	0x2000077e

0800fac4 <__sinit>:
 800fac4:	b510      	push	{r4, lr}
 800fac6:	4604      	mov	r4, r0
 800fac8:	f7ff fff0 	bl	800faac <__sinit_lock_acquire>
 800facc:	69a3      	ldr	r3, [r4, #24]
 800face:	b11b      	cbz	r3, 800fad8 <__sinit+0x14>
 800fad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fad4:	f7ff bff0 	b.w	800fab8 <__sinit_lock_release>
 800fad8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fadc:	6523      	str	r3, [r4, #80]	; 0x50
 800fade:	4b13      	ldr	r3, [pc, #76]	; (800fb2c <__sinit+0x68>)
 800fae0:	4a13      	ldr	r2, [pc, #76]	; (800fb30 <__sinit+0x6c>)
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	62a2      	str	r2, [r4, #40]	; 0x28
 800fae6:	42a3      	cmp	r3, r4
 800fae8:	bf04      	itt	eq
 800faea:	2301      	moveq	r3, #1
 800faec:	61a3      	streq	r3, [r4, #24]
 800faee:	4620      	mov	r0, r4
 800faf0:	f000 f820 	bl	800fb34 <__sfp>
 800faf4:	6060      	str	r0, [r4, #4]
 800faf6:	4620      	mov	r0, r4
 800faf8:	f000 f81c 	bl	800fb34 <__sfp>
 800fafc:	60a0      	str	r0, [r4, #8]
 800fafe:	4620      	mov	r0, r4
 800fb00:	f000 f818 	bl	800fb34 <__sfp>
 800fb04:	2200      	movs	r2, #0
 800fb06:	60e0      	str	r0, [r4, #12]
 800fb08:	2104      	movs	r1, #4
 800fb0a:	6860      	ldr	r0, [r4, #4]
 800fb0c:	f7ff ff82 	bl	800fa14 <std>
 800fb10:	68a0      	ldr	r0, [r4, #8]
 800fb12:	2201      	movs	r2, #1
 800fb14:	2109      	movs	r1, #9
 800fb16:	f7ff ff7d 	bl	800fa14 <std>
 800fb1a:	68e0      	ldr	r0, [r4, #12]
 800fb1c:	2202      	movs	r2, #2
 800fb1e:	2112      	movs	r1, #18
 800fb20:	f7ff ff78 	bl	800fa14 <std>
 800fb24:	2301      	movs	r3, #1
 800fb26:	61a3      	str	r3, [r4, #24]
 800fb28:	e7d2      	b.n	800fad0 <__sinit+0xc>
 800fb2a:	bf00      	nop
 800fb2c:	08010e8c 	.word	0x08010e8c
 800fb30:	0800fa5d 	.word	0x0800fa5d

0800fb34 <__sfp>:
 800fb34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb36:	4607      	mov	r7, r0
 800fb38:	f7ff ffac 	bl	800fa94 <__sfp_lock_acquire>
 800fb3c:	4b1e      	ldr	r3, [pc, #120]	; (800fbb8 <__sfp+0x84>)
 800fb3e:	681e      	ldr	r6, [r3, #0]
 800fb40:	69b3      	ldr	r3, [r6, #24]
 800fb42:	b913      	cbnz	r3, 800fb4a <__sfp+0x16>
 800fb44:	4630      	mov	r0, r6
 800fb46:	f7ff ffbd 	bl	800fac4 <__sinit>
 800fb4a:	3648      	adds	r6, #72	; 0x48
 800fb4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fb50:	3b01      	subs	r3, #1
 800fb52:	d503      	bpl.n	800fb5c <__sfp+0x28>
 800fb54:	6833      	ldr	r3, [r6, #0]
 800fb56:	b30b      	cbz	r3, 800fb9c <__sfp+0x68>
 800fb58:	6836      	ldr	r6, [r6, #0]
 800fb5a:	e7f7      	b.n	800fb4c <__sfp+0x18>
 800fb5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fb60:	b9d5      	cbnz	r5, 800fb98 <__sfp+0x64>
 800fb62:	4b16      	ldr	r3, [pc, #88]	; (800fbbc <__sfp+0x88>)
 800fb64:	60e3      	str	r3, [r4, #12]
 800fb66:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fb6a:	6665      	str	r5, [r4, #100]	; 0x64
 800fb6c:	f000 f847 	bl	800fbfe <__retarget_lock_init_recursive>
 800fb70:	f7ff ff96 	bl	800faa0 <__sfp_lock_release>
 800fb74:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fb78:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fb7c:	6025      	str	r5, [r4, #0]
 800fb7e:	61a5      	str	r5, [r4, #24]
 800fb80:	2208      	movs	r2, #8
 800fb82:	4629      	mov	r1, r5
 800fb84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fb88:	f7fd faae 	bl	800d0e8 <memset>
 800fb8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fb90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fb94:	4620      	mov	r0, r4
 800fb96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb98:	3468      	adds	r4, #104	; 0x68
 800fb9a:	e7d9      	b.n	800fb50 <__sfp+0x1c>
 800fb9c:	2104      	movs	r1, #4
 800fb9e:	4638      	mov	r0, r7
 800fba0:	f7ff ff62 	bl	800fa68 <__sfmoreglue>
 800fba4:	4604      	mov	r4, r0
 800fba6:	6030      	str	r0, [r6, #0]
 800fba8:	2800      	cmp	r0, #0
 800fbaa:	d1d5      	bne.n	800fb58 <__sfp+0x24>
 800fbac:	f7ff ff78 	bl	800faa0 <__sfp_lock_release>
 800fbb0:	230c      	movs	r3, #12
 800fbb2:	603b      	str	r3, [r7, #0]
 800fbb4:	e7ee      	b.n	800fb94 <__sfp+0x60>
 800fbb6:	bf00      	nop
 800fbb8:	08010e8c 	.word	0x08010e8c
 800fbbc:	ffff0001 	.word	0xffff0001

0800fbc0 <_fwalk_reent>:
 800fbc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbc4:	4606      	mov	r6, r0
 800fbc6:	4688      	mov	r8, r1
 800fbc8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fbcc:	2700      	movs	r7, #0
 800fbce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fbd2:	f1b9 0901 	subs.w	r9, r9, #1
 800fbd6:	d505      	bpl.n	800fbe4 <_fwalk_reent+0x24>
 800fbd8:	6824      	ldr	r4, [r4, #0]
 800fbda:	2c00      	cmp	r4, #0
 800fbdc:	d1f7      	bne.n	800fbce <_fwalk_reent+0xe>
 800fbde:	4638      	mov	r0, r7
 800fbe0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbe4:	89ab      	ldrh	r3, [r5, #12]
 800fbe6:	2b01      	cmp	r3, #1
 800fbe8:	d907      	bls.n	800fbfa <_fwalk_reent+0x3a>
 800fbea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fbee:	3301      	adds	r3, #1
 800fbf0:	d003      	beq.n	800fbfa <_fwalk_reent+0x3a>
 800fbf2:	4629      	mov	r1, r5
 800fbf4:	4630      	mov	r0, r6
 800fbf6:	47c0      	blx	r8
 800fbf8:	4307      	orrs	r7, r0
 800fbfa:	3568      	adds	r5, #104	; 0x68
 800fbfc:	e7e9      	b.n	800fbd2 <_fwalk_reent+0x12>

0800fbfe <__retarget_lock_init_recursive>:
 800fbfe:	4770      	bx	lr

0800fc00 <__retarget_lock_acquire_recursive>:
 800fc00:	4770      	bx	lr

0800fc02 <__retarget_lock_release_recursive>:
 800fc02:	4770      	bx	lr

0800fc04 <__swhatbuf_r>:
 800fc04:	b570      	push	{r4, r5, r6, lr}
 800fc06:	460e      	mov	r6, r1
 800fc08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc0c:	2900      	cmp	r1, #0
 800fc0e:	b096      	sub	sp, #88	; 0x58
 800fc10:	4614      	mov	r4, r2
 800fc12:	461d      	mov	r5, r3
 800fc14:	da08      	bge.n	800fc28 <__swhatbuf_r+0x24>
 800fc16:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	602a      	str	r2, [r5, #0]
 800fc1e:	061a      	lsls	r2, r3, #24
 800fc20:	d410      	bmi.n	800fc44 <__swhatbuf_r+0x40>
 800fc22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fc26:	e00e      	b.n	800fc46 <__swhatbuf_r+0x42>
 800fc28:	466a      	mov	r2, sp
 800fc2a:	f000 f903 	bl	800fe34 <_fstat_r>
 800fc2e:	2800      	cmp	r0, #0
 800fc30:	dbf1      	blt.n	800fc16 <__swhatbuf_r+0x12>
 800fc32:	9a01      	ldr	r2, [sp, #4]
 800fc34:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fc38:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fc3c:	425a      	negs	r2, r3
 800fc3e:	415a      	adcs	r2, r3
 800fc40:	602a      	str	r2, [r5, #0]
 800fc42:	e7ee      	b.n	800fc22 <__swhatbuf_r+0x1e>
 800fc44:	2340      	movs	r3, #64	; 0x40
 800fc46:	2000      	movs	r0, #0
 800fc48:	6023      	str	r3, [r4, #0]
 800fc4a:	b016      	add	sp, #88	; 0x58
 800fc4c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fc50 <__smakebuf_r>:
 800fc50:	898b      	ldrh	r3, [r1, #12]
 800fc52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fc54:	079d      	lsls	r5, r3, #30
 800fc56:	4606      	mov	r6, r0
 800fc58:	460c      	mov	r4, r1
 800fc5a:	d507      	bpl.n	800fc6c <__smakebuf_r+0x1c>
 800fc5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fc60:	6023      	str	r3, [r4, #0]
 800fc62:	6123      	str	r3, [r4, #16]
 800fc64:	2301      	movs	r3, #1
 800fc66:	6163      	str	r3, [r4, #20]
 800fc68:	b002      	add	sp, #8
 800fc6a:	bd70      	pop	{r4, r5, r6, pc}
 800fc6c:	ab01      	add	r3, sp, #4
 800fc6e:	466a      	mov	r2, sp
 800fc70:	f7ff ffc8 	bl	800fc04 <__swhatbuf_r>
 800fc74:	9900      	ldr	r1, [sp, #0]
 800fc76:	4605      	mov	r5, r0
 800fc78:	4630      	mov	r0, r6
 800fc7a:	f7ff f963 	bl	800ef44 <_malloc_r>
 800fc7e:	b948      	cbnz	r0, 800fc94 <__smakebuf_r+0x44>
 800fc80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc84:	059a      	lsls	r2, r3, #22
 800fc86:	d4ef      	bmi.n	800fc68 <__smakebuf_r+0x18>
 800fc88:	f023 0303 	bic.w	r3, r3, #3
 800fc8c:	f043 0302 	orr.w	r3, r3, #2
 800fc90:	81a3      	strh	r3, [r4, #12]
 800fc92:	e7e3      	b.n	800fc5c <__smakebuf_r+0xc>
 800fc94:	4b0d      	ldr	r3, [pc, #52]	; (800fccc <__smakebuf_r+0x7c>)
 800fc96:	62b3      	str	r3, [r6, #40]	; 0x28
 800fc98:	89a3      	ldrh	r3, [r4, #12]
 800fc9a:	6020      	str	r0, [r4, #0]
 800fc9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fca0:	81a3      	strh	r3, [r4, #12]
 800fca2:	9b00      	ldr	r3, [sp, #0]
 800fca4:	6163      	str	r3, [r4, #20]
 800fca6:	9b01      	ldr	r3, [sp, #4]
 800fca8:	6120      	str	r0, [r4, #16]
 800fcaa:	b15b      	cbz	r3, 800fcc4 <__smakebuf_r+0x74>
 800fcac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcb0:	4630      	mov	r0, r6
 800fcb2:	f000 f8d1 	bl	800fe58 <_isatty_r>
 800fcb6:	b128      	cbz	r0, 800fcc4 <__smakebuf_r+0x74>
 800fcb8:	89a3      	ldrh	r3, [r4, #12]
 800fcba:	f023 0303 	bic.w	r3, r3, #3
 800fcbe:	f043 0301 	orr.w	r3, r3, #1
 800fcc2:	81a3      	strh	r3, [r4, #12]
 800fcc4:	89a0      	ldrh	r0, [r4, #12]
 800fcc6:	4305      	orrs	r5, r0
 800fcc8:	81a5      	strh	r5, [r4, #12]
 800fcca:	e7cd      	b.n	800fc68 <__smakebuf_r+0x18>
 800fccc:	0800fa5d 	.word	0x0800fa5d

0800fcd0 <_malloc_usable_size_r>:
 800fcd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fcd4:	1f18      	subs	r0, r3, #4
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	bfbc      	itt	lt
 800fcda:	580b      	ldrlt	r3, [r1, r0]
 800fcdc:	18c0      	addlt	r0, r0, r3
 800fcde:	4770      	bx	lr

0800fce0 <_raise_r>:
 800fce0:	291f      	cmp	r1, #31
 800fce2:	b538      	push	{r3, r4, r5, lr}
 800fce4:	4604      	mov	r4, r0
 800fce6:	460d      	mov	r5, r1
 800fce8:	d904      	bls.n	800fcf4 <_raise_r+0x14>
 800fcea:	2316      	movs	r3, #22
 800fcec:	6003      	str	r3, [r0, #0]
 800fcee:	f04f 30ff 	mov.w	r0, #4294967295
 800fcf2:	bd38      	pop	{r3, r4, r5, pc}
 800fcf4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fcf6:	b112      	cbz	r2, 800fcfe <_raise_r+0x1e>
 800fcf8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fcfc:	b94b      	cbnz	r3, 800fd12 <_raise_r+0x32>
 800fcfe:	4620      	mov	r0, r4
 800fd00:	f000 f830 	bl	800fd64 <_getpid_r>
 800fd04:	462a      	mov	r2, r5
 800fd06:	4601      	mov	r1, r0
 800fd08:	4620      	mov	r0, r4
 800fd0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd0e:	f000 b817 	b.w	800fd40 <_kill_r>
 800fd12:	2b01      	cmp	r3, #1
 800fd14:	d00a      	beq.n	800fd2c <_raise_r+0x4c>
 800fd16:	1c59      	adds	r1, r3, #1
 800fd18:	d103      	bne.n	800fd22 <_raise_r+0x42>
 800fd1a:	2316      	movs	r3, #22
 800fd1c:	6003      	str	r3, [r0, #0]
 800fd1e:	2001      	movs	r0, #1
 800fd20:	e7e7      	b.n	800fcf2 <_raise_r+0x12>
 800fd22:	2400      	movs	r4, #0
 800fd24:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fd28:	4628      	mov	r0, r5
 800fd2a:	4798      	blx	r3
 800fd2c:	2000      	movs	r0, #0
 800fd2e:	e7e0      	b.n	800fcf2 <_raise_r+0x12>

0800fd30 <raise>:
 800fd30:	4b02      	ldr	r3, [pc, #8]	; (800fd3c <raise+0xc>)
 800fd32:	4601      	mov	r1, r0
 800fd34:	6818      	ldr	r0, [r3, #0]
 800fd36:	f7ff bfd3 	b.w	800fce0 <_raise_r>
 800fd3a:	bf00      	nop
 800fd3c:	2000002c 	.word	0x2000002c

0800fd40 <_kill_r>:
 800fd40:	b538      	push	{r3, r4, r5, lr}
 800fd42:	4d07      	ldr	r5, [pc, #28]	; (800fd60 <_kill_r+0x20>)
 800fd44:	2300      	movs	r3, #0
 800fd46:	4604      	mov	r4, r0
 800fd48:	4608      	mov	r0, r1
 800fd4a:	4611      	mov	r1, r2
 800fd4c:	602b      	str	r3, [r5, #0]
 800fd4e:	f7f4 ffbf 	bl	8004cd0 <_kill>
 800fd52:	1c43      	adds	r3, r0, #1
 800fd54:	d102      	bne.n	800fd5c <_kill_r+0x1c>
 800fd56:	682b      	ldr	r3, [r5, #0]
 800fd58:	b103      	cbz	r3, 800fd5c <_kill_r+0x1c>
 800fd5a:	6023      	str	r3, [r4, #0]
 800fd5c:	bd38      	pop	{r3, r4, r5, pc}
 800fd5e:	bf00      	nop
 800fd60:	20000778 	.word	0x20000778

0800fd64 <_getpid_r>:
 800fd64:	f7f4 bfac 	b.w	8004cc0 <_getpid>

0800fd68 <__sread>:
 800fd68:	b510      	push	{r4, lr}
 800fd6a:	460c      	mov	r4, r1
 800fd6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd70:	f000 f894 	bl	800fe9c <_read_r>
 800fd74:	2800      	cmp	r0, #0
 800fd76:	bfab      	itete	ge
 800fd78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fd7a:	89a3      	ldrhlt	r3, [r4, #12]
 800fd7c:	181b      	addge	r3, r3, r0
 800fd7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fd82:	bfac      	ite	ge
 800fd84:	6563      	strge	r3, [r4, #84]	; 0x54
 800fd86:	81a3      	strhlt	r3, [r4, #12]
 800fd88:	bd10      	pop	{r4, pc}

0800fd8a <__swrite>:
 800fd8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd8e:	461f      	mov	r7, r3
 800fd90:	898b      	ldrh	r3, [r1, #12]
 800fd92:	05db      	lsls	r3, r3, #23
 800fd94:	4605      	mov	r5, r0
 800fd96:	460c      	mov	r4, r1
 800fd98:	4616      	mov	r6, r2
 800fd9a:	d505      	bpl.n	800fda8 <__swrite+0x1e>
 800fd9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fda0:	2302      	movs	r3, #2
 800fda2:	2200      	movs	r2, #0
 800fda4:	f000 f868 	bl	800fe78 <_lseek_r>
 800fda8:	89a3      	ldrh	r3, [r4, #12]
 800fdaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fdae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fdb2:	81a3      	strh	r3, [r4, #12]
 800fdb4:	4632      	mov	r2, r6
 800fdb6:	463b      	mov	r3, r7
 800fdb8:	4628      	mov	r0, r5
 800fdba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fdbe:	f000 b817 	b.w	800fdf0 <_write_r>

0800fdc2 <__sseek>:
 800fdc2:	b510      	push	{r4, lr}
 800fdc4:	460c      	mov	r4, r1
 800fdc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdca:	f000 f855 	bl	800fe78 <_lseek_r>
 800fdce:	1c43      	adds	r3, r0, #1
 800fdd0:	89a3      	ldrh	r3, [r4, #12]
 800fdd2:	bf15      	itete	ne
 800fdd4:	6560      	strne	r0, [r4, #84]	; 0x54
 800fdd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fdda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fdde:	81a3      	strheq	r3, [r4, #12]
 800fde0:	bf18      	it	ne
 800fde2:	81a3      	strhne	r3, [r4, #12]
 800fde4:	bd10      	pop	{r4, pc}

0800fde6 <__sclose>:
 800fde6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdea:	f000 b813 	b.w	800fe14 <_close_r>
	...

0800fdf0 <_write_r>:
 800fdf0:	b538      	push	{r3, r4, r5, lr}
 800fdf2:	4d07      	ldr	r5, [pc, #28]	; (800fe10 <_write_r+0x20>)
 800fdf4:	4604      	mov	r4, r0
 800fdf6:	4608      	mov	r0, r1
 800fdf8:	4611      	mov	r1, r2
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	602a      	str	r2, [r5, #0]
 800fdfe:	461a      	mov	r2, r3
 800fe00:	f7f4 ff9d 	bl	8004d3e <_write>
 800fe04:	1c43      	adds	r3, r0, #1
 800fe06:	d102      	bne.n	800fe0e <_write_r+0x1e>
 800fe08:	682b      	ldr	r3, [r5, #0]
 800fe0a:	b103      	cbz	r3, 800fe0e <_write_r+0x1e>
 800fe0c:	6023      	str	r3, [r4, #0]
 800fe0e:	bd38      	pop	{r3, r4, r5, pc}
 800fe10:	20000778 	.word	0x20000778

0800fe14 <_close_r>:
 800fe14:	b538      	push	{r3, r4, r5, lr}
 800fe16:	4d06      	ldr	r5, [pc, #24]	; (800fe30 <_close_r+0x1c>)
 800fe18:	2300      	movs	r3, #0
 800fe1a:	4604      	mov	r4, r0
 800fe1c:	4608      	mov	r0, r1
 800fe1e:	602b      	str	r3, [r5, #0]
 800fe20:	f7f4 ffa9 	bl	8004d76 <_close>
 800fe24:	1c43      	adds	r3, r0, #1
 800fe26:	d102      	bne.n	800fe2e <_close_r+0x1a>
 800fe28:	682b      	ldr	r3, [r5, #0]
 800fe2a:	b103      	cbz	r3, 800fe2e <_close_r+0x1a>
 800fe2c:	6023      	str	r3, [r4, #0]
 800fe2e:	bd38      	pop	{r3, r4, r5, pc}
 800fe30:	20000778 	.word	0x20000778

0800fe34 <_fstat_r>:
 800fe34:	b538      	push	{r3, r4, r5, lr}
 800fe36:	4d07      	ldr	r5, [pc, #28]	; (800fe54 <_fstat_r+0x20>)
 800fe38:	2300      	movs	r3, #0
 800fe3a:	4604      	mov	r4, r0
 800fe3c:	4608      	mov	r0, r1
 800fe3e:	4611      	mov	r1, r2
 800fe40:	602b      	str	r3, [r5, #0]
 800fe42:	f7f4 ffa4 	bl	8004d8e <_fstat>
 800fe46:	1c43      	adds	r3, r0, #1
 800fe48:	d102      	bne.n	800fe50 <_fstat_r+0x1c>
 800fe4a:	682b      	ldr	r3, [r5, #0]
 800fe4c:	b103      	cbz	r3, 800fe50 <_fstat_r+0x1c>
 800fe4e:	6023      	str	r3, [r4, #0]
 800fe50:	bd38      	pop	{r3, r4, r5, pc}
 800fe52:	bf00      	nop
 800fe54:	20000778 	.word	0x20000778

0800fe58 <_isatty_r>:
 800fe58:	b538      	push	{r3, r4, r5, lr}
 800fe5a:	4d06      	ldr	r5, [pc, #24]	; (800fe74 <_isatty_r+0x1c>)
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	4604      	mov	r4, r0
 800fe60:	4608      	mov	r0, r1
 800fe62:	602b      	str	r3, [r5, #0]
 800fe64:	f7f4 ffa3 	bl	8004dae <_isatty>
 800fe68:	1c43      	adds	r3, r0, #1
 800fe6a:	d102      	bne.n	800fe72 <_isatty_r+0x1a>
 800fe6c:	682b      	ldr	r3, [r5, #0]
 800fe6e:	b103      	cbz	r3, 800fe72 <_isatty_r+0x1a>
 800fe70:	6023      	str	r3, [r4, #0]
 800fe72:	bd38      	pop	{r3, r4, r5, pc}
 800fe74:	20000778 	.word	0x20000778

0800fe78 <_lseek_r>:
 800fe78:	b538      	push	{r3, r4, r5, lr}
 800fe7a:	4d07      	ldr	r5, [pc, #28]	; (800fe98 <_lseek_r+0x20>)
 800fe7c:	4604      	mov	r4, r0
 800fe7e:	4608      	mov	r0, r1
 800fe80:	4611      	mov	r1, r2
 800fe82:	2200      	movs	r2, #0
 800fe84:	602a      	str	r2, [r5, #0]
 800fe86:	461a      	mov	r2, r3
 800fe88:	f7f4 ff9c 	bl	8004dc4 <_lseek>
 800fe8c:	1c43      	adds	r3, r0, #1
 800fe8e:	d102      	bne.n	800fe96 <_lseek_r+0x1e>
 800fe90:	682b      	ldr	r3, [r5, #0]
 800fe92:	b103      	cbz	r3, 800fe96 <_lseek_r+0x1e>
 800fe94:	6023      	str	r3, [r4, #0]
 800fe96:	bd38      	pop	{r3, r4, r5, pc}
 800fe98:	20000778 	.word	0x20000778

0800fe9c <_read_r>:
 800fe9c:	b538      	push	{r3, r4, r5, lr}
 800fe9e:	4d07      	ldr	r5, [pc, #28]	; (800febc <_read_r+0x20>)
 800fea0:	4604      	mov	r4, r0
 800fea2:	4608      	mov	r0, r1
 800fea4:	4611      	mov	r1, r2
 800fea6:	2200      	movs	r2, #0
 800fea8:	602a      	str	r2, [r5, #0]
 800feaa:	461a      	mov	r2, r3
 800feac:	f7f4 ff2a 	bl	8004d04 <_read>
 800feb0:	1c43      	adds	r3, r0, #1
 800feb2:	d102      	bne.n	800feba <_read_r+0x1e>
 800feb4:	682b      	ldr	r3, [r5, #0]
 800feb6:	b103      	cbz	r3, 800feba <_read_r+0x1e>
 800feb8:	6023      	str	r3, [r4, #0]
 800feba:	bd38      	pop	{r3, r4, r5, pc}
 800febc:	20000778 	.word	0x20000778

0800fec0 <cosf>:
 800fec0:	ee10 3a10 	vmov	r3, s0
 800fec4:	b507      	push	{r0, r1, r2, lr}
 800fec6:	4a1e      	ldr	r2, [pc, #120]	; (800ff40 <cosf+0x80>)
 800fec8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fecc:	4293      	cmp	r3, r2
 800fece:	dc06      	bgt.n	800fede <cosf+0x1e>
 800fed0:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800ff44 <cosf+0x84>
 800fed4:	b003      	add	sp, #12
 800fed6:	f85d eb04 	ldr.w	lr, [sp], #4
 800feda:	f000 bacd 	b.w	8010478 <__kernel_cosf>
 800fede:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800fee2:	db04      	blt.n	800feee <cosf+0x2e>
 800fee4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800fee8:	b003      	add	sp, #12
 800feea:	f85d fb04 	ldr.w	pc, [sp], #4
 800feee:	4668      	mov	r0, sp
 800fef0:	f000 f982 	bl	80101f8 <__ieee754_rem_pio2f>
 800fef4:	f000 0003 	and.w	r0, r0, #3
 800fef8:	2801      	cmp	r0, #1
 800fefa:	d009      	beq.n	800ff10 <cosf+0x50>
 800fefc:	2802      	cmp	r0, #2
 800fefe:	d010      	beq.n	800ff22 <cosf+0x62>
 800ff00:	b9b0      	cbnz	r0, 800ff30 <cosf+0x70>
 800ff02:	eddd 0a01 	vldr	s1, [sp, #4]
 800ff06:	ed9d 0a00 	vldr	s0, [sp]
 800ff0a:	f000 fab5 	bl	8010478 <__kernel_cosf>
 800ff0e:	e7eb      	b.n	800fee8 <cosf+0x28>
 800ff10:	eddd 0a01 	vldr	s1, [sp, #4]
 800ff14:	ed9d 0a00 	vldr	s0, [sp]
 800ff18:	f000 fd84 	bl	8010a24 <__kernel_sinf>
 800ff1c:	eeb1 0a40 	vneg.f32	s0, s0
 800ff20:	e7e2      	b.n	800fee8 <cosf+0x28>
 800ff22:	eddd 0a01 	vldr	s1, [sp, #4]
 800ff26:	ed9d 0a00 	vldr	s0, [sp]
 800ff2a:	f000 faa5 	bl	8010478 <__kernel_cosf>
 800ff2e:	e7f5      	b.n	800ff1c <cosf+0x5c>
 800ff30:	eddd 0a01 	vldr	s1, [sp, #4]
 800ff34:	ed9d 0a00 	vldr	s0, [sp]
 800ff38:	2001      	movs	r0, #1
 800ff3a:	f000 fd73 	bl	8010a24 <__kernel_sinf>
 800ff3e:	e7d3      	b.n	800fee8 <cosf+0x28>
 800ff40:	3f490fd8 	.word	0x3f490fd8
 800ff44:	00000000 	.word	0x00000000

0800ff48 <fmaxf>:
 800ff48:	b508      	push	{r3, lr}
 800ff4a:	ed2d 8b02 	vpush	{d8}
 800ff4e:	eeb0 8a40 	vmov.f32	s16, s0
 800ff52:	eef0 8a60 	vmov.f32	s17, s1
 800ff56:	f000 f82d 	bl	800ffb4 <__fpclassifyf>
 800ff5a:	b148      	cbz	r0, 800ff70 <fmaxf+0x28>
 800ff5c:	eeb0 0a68 	vmov.f32	s0, s17
 800ff60:	f000 f828 	bl	800ffb4 <__fpclassifyf>
 800ff64:	b130      	cbz	r0, 800ff74 <fmaxf+0x2c>
 800ff66:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ff6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff6e:	dc01      	bgt.n	800ff74 <fmaxf+0x2c>
 800ff70:	eeb0 8a68 	vmov.f32	s16, s17
 800ff74:	eeb0 0a48 	vmov.f32	s0, s16
 800ff78:	ecbd 8b02 	vpop	{d8}
 800ff7c:	bd08      	pop	{r3, pc}

0800ff7e <fminf>:
 800ff7e:	b508      	push	{r3, lr}
 800ff80:	ed2d 8b02 	vpush	{d8}
 800ff84:	eeb0 8a40 	vmov.f32	s16, s0
 800ff88:	eef0 8a60 	vmov.f32	s17, s1
 800ff8c:	f000 f812 	bl	800ffb4 <__fpclassifyf>
 800ff90:	b148      	cbz	r0, 800ffa6 <fminf+0x28>
 800ff92:	eeb0 0a68 	vmov.f32	s0, s17
 800ff96:	f000 f80d 	bl	800ffb4 <__fpclassifyf>
 800ff9a:	b130      	cbz	r0, 800ffaa <fminf+0x2c>
 800ff9c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ffa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffa4:	d401      	bmi.n	800ffaa <fminf+0x2c>
 800ffa6:	eeb0 8a68 	vmov.f32	s16, s17
 800ffaa:	eeb0 0a48 	vmov.f32	s0, s16
 800ffae:	ecbd 8b02 	vpop	{d8}
 800ffb2:	bd08      	pop	{r3, pc}

0800ffb4 <__fpclassifyf>:
 800ffb4:	ee10 3a10 	vmov	r3, s0
 800ffb8:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800ffbc:	d00d      	beq.n	800ffda <__fpclassifyf+0x26>
 800ffbe:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800ffc2:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800ffc6:	d30a      	bcc.n	800ffde <__fpclassifyf+0x2a>
 800ffc8:	4b07      	ldr	r3, [pc, #28]	; (800ffe8 <__fpclassifyf+0x34>)
 800ffca:	1e42      	subs	r2, r0, #1
 800ffcc:	429a      	cmp	r2, r3
 800ffce:	d908      	bls.n	800ffe2 <__fpclassifyf+0x2e>
 800ffd0:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 800ffd4:	4258      	negs	r0, r3
 800ffd6:	4158      	adcs	r0, r3
 800ffd8:	4770      	bx	lr
 800ffda:	2002      	movs	r0, #2
 800ffdc:	4770      	bx	lr
 800ffde:	2004      	movs	r0, #4
 800ffe0:	4770      	bx	lr
 800ffe2:	2003      	movs	r0, #3
 800ffe4:	4770      	bx	lr
 800ffe6:	bf00      	nop
 800ffe8:	007ffffe 	.word	0x007ffffe

0800ffec <sinf>:
 800ffec:	ee10 3a10 	vmov	r3, s0
 800fff0:	b507      	push	{r0, r1, r2, lr}
 800fff2:	4a1f      	ldr	r2, [pc, #124]	; (8010070 <sinf+0x84>)
 800fff4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fff8:	4293      	cmp	r3, r2
 800fffa:	dc07      	bgt.n	801000c <sinf+0x20>
 800fffc:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8010074 <sinf+0x88>
 8010000:	2000      	movs	r0, #0
 8010002:	b003      	add	sp, #12
 8010004:	f85d eb04 	ldr.w	lr, [sp], #4
 8010008:	f000 bd0c 	b.w	8010a24 <__kernel_sinf>
 801000c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010010:	db04      	blt.n	801001c <sinf+0x30>
 8010012:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010016:	b003      	add	sp, #12
 8010018:	f85d fb04 	ldr.w	pc, [sp], #4
 801001c:	4668      	mov	r0, sp
 801001e:	f000 f8eb 	bl	80101f8 <__ieee754_rem_pio2f>
 8010022:	f000 0003 	and.w	r0, r0, #3
 8010026:	2801      	cmp	r0, #1
 8010028:	d00a      	beq.n	8010040 <sinf+0x54>
 801002a:	2802      	cmp	r0, #2
 801002c:	d00f      	beq.n	801004e <sinf+0x62>
 801002e:	b9c0      	cbnz	r0, 8010062 <sinf+0x76>
 8010030:	eddd 0a01 	vldr	s1, [sp, #4]
 8010034:	ed9d 0a00 	vldr	s0, [sp]
 8010038:	2001      	movs	r0, #1
 801003a:	f000 fcf3 	bl	8010a24 <__kernel_sinf>
 801003e:	e7ea      	b.n	8010016 <sinf+0x2a>
 8010040:	eddd 0a01 	vldr	s1, [sp, #4]
 8010044:	ed9d 0a00 	vldr	s0, [sp]
 8010048:	f000 fa16 	bl	8010478 <__kernel_cosf>
 801004c:	e7e3      	b.n	8010016 <sinf+0x2a>
 801004e:	eddd 0a01 	vldr	s1, [sp, #4]
 8010052:	ed9d 0a00 	vldr	s0, [sp]
 8010056:	2001      	movs	r0, #1
 8010058:	f000 fce4 	bl	8010a24 <__kernel_sinf>
 801005c:	eeb1 0a40 	vneg.f32	s0, s0
 8010060:	e7d9      	b.n	8010016 <sinf+0x2a>
 8010062:	eddd 0a01 	vldr	s1, [sp, #4]
 8010066:	ed9d 0a00 	vldr	s0, [sp]
 801006a:	f000 fa05 	bl	8010478 <__kernel_cosf>
 801006e:	e7f5      	b.n	801005c <sinf+0x70>
 8010070:	3f490fd8 	.word	0x3f490fd8
 8010074:	00000000 	.word	0x00000000

08010078 <fmodf>:
 8010078:	b508      	push	{r3, lr}
 801007a:	ed2d 8b02 	vpush	{d8}
 801007e:	eef0 8a40 	vmov.f32	s17, s0
 8010082:	eeb0 8a60 	vmov.f32	s16, s1
 8010086:	f000 f835 	bl	80100f4 <__ieee754_fmodf>
 801008a:	eef4 8a48 	vcmp.f32	s17, s16
 801008e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010092:	d60c      	bvs.n	80100ae <fmodf+0x36>
 8010094:	eddf 8a07 	vldr	s17, [pc, #28]	; 80100b4 <fmodf+0x3c>
 8010098:	eeb4 8a68 	vcmp.f32	s16, s17
 801009c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100a0:	d105      	bne.n	80100ae <fmodf+0x36>
 80100a2:	f7fc fff7 	bl	800d094 <__errno>
 80100a6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80100aa:	2321      	movs	r3, #33	; 0x21
 80100ac:	6003      	str	r3, [r0, #0]
 80100ae:	ecbd 8b02 	vpop	{d8}
 80100b2:	bd08      	pop	{r3, pc}
 80100b4:	00000000 	.word	0x00000000

080100b8 <sqrtf>:
 80100b8:	b508      	push	{r3, lr}
 80100ba:	ed2d 8b02 	vpush	{d8}
 80100be:	eeb0 8a40 	vmov.f32	s16, s0
 80100c2:	f000 f9d5 	bl	8010470 <__ieee754_sqrtf>
 80100c6:	eeb4 8a48 	vcmp.f32	s16, s16
 80100ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100ce:	d60c      	bvs.n	80100ea <sqrtf+0x32>
 80100d0:	eddf 8a07 	vldr	s17, [pc, #28]	; 80100f0 <sqrtf+0x38>
 80100d4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80100d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100dc:	d505      	bpl.n	80100ea <sqrtf+0x32>
 80100de:	f7fc ffd9 	bl	800d094 <__errno>
 80100e2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80100e6:	2321      	movs	r3, #33	; 0x21
 80100e8:	6003      	str	r3, [r0, #0]
 80100ea:	ecbd 8b02 	vpop	{d8}
 80100ee:	bd08      	pop	{r3, pc}
 80100f0:	00000000 	.word	0x00000000

080100f4 <__ieee754_fmodf>:
 80100f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80100f6:	ee10 5a90 	vmov	r5, s1
 80100fa:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 80100fe:	d009      	beq.n	8010114 <__ieee754_fmodf+0x20>
 8010100:	ee10 2a10 	vmov	r2, s0
 8010104:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8010108:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801010c:	da02      	bge.n	8010114 <__ieee754_fmodf+0x20>
 801010e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8010112:	dd04      	ble.n	801011e <__ieee754_fmodf+0x2a>
 8010114:	ee60 0a20 	vmul.f32	s1, s0, s1
 8010118:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 801011c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801011e:	42a3      	cmp	r3, r4
 8010120:	dbfc      	blt.n	801011c <__ieee754_fmodf+0x28>
 8010122:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 8010126:	d105      	bne.n	8010134 <__ieee754_fmodf+0x40>
 8010128:	4b32      	ldr	r3, [pc, #200]	; (80101f4 <__ieee754_fmodf+0x100>)
 801012a:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 801012e:	ed93 0a00 	vldr	s0, [r3]
 8010132:	e7f3      	b.n	801011c <__ieee754_fmodf+0x28>
 8010134:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8010138:	d13f      	bne.n	80101ba <__ieee754_fmodf+0xc6>
 801013a:	0219      	lsls	r1, r3, #8
 801013c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8010140:	2900      	cmp	r1, #0
 8010142:	dc37      	bgt.n	80101b4 <__ieee754_fmodf+0xc0>
 8010144:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8010148:	d13d      	bne.n	80101c6 <__ieee754_fmodf+0xd2>
 801014a:	0227      	lsls	r7, r4, #8
 801014c:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8010150:	2f00      	cmp	r7, #0
 8010152:	da35      	bge.n	80101c0 <__ieee754_fmodf+0xcc>
 8010154:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8010158:	bfbb      	ittet	lt
 801015a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 801015e:	1a12      	sublt	r2, r2, r0
 8010160:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8010164:	4093      	lsllt	r3, r2
 8010166:	bfa8      	it	ge
 8010168:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 801016c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8010170:	bfb5      	itete	lt
 8010172:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8010176:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 801017a:	1a52      	sublt	r2, r2, r1
 801017c:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8010180:	bfb8      	it	lt
 8010182:	4094      	lsllt	r4, r2
 8010184:	1a40      	subs	r0, r0, r1
 8010186:	1b1a      	subs	r2, r3, r4
 8010188:	bb00      	cbnz	r0, 80101cc <__ieee754_fmodf+0xd8>
 801018a:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 801018e:	bf38      	it	cc
 8010190:	4613      	movcc	r3, r2
 8010192:	2b00      	cmp	r3, #0
 8010194:	d0c8      	beq.n	8010128 <__ieee754_fmodf+0x34>
 8010196:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801019a:	db1f      	blt.n	80101dc <__ieee754_fmodf+0xe8>
 801019c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80101a0:	db1f      	blt.n	80101e2 <__ieee754_fmodf+0xee>
 80101a2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80101a6:	317f      	adds	r1, #127	; 0x7f
 80101a8:	4333      	orrs	r3, r6
 80101aa:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 80101ae:	ee00 3a10 	vmov	s0, r3
 80101b2:	e7b3      	b.n	801011c <__ieee754_fmodf+0x28>
 80101b4:	3801      	subs	r0, #1
 80101b6:	0049      	lsls	r1, r1, #1
 80101b8:	e7c2      	b.n	8010140 <__ieee754_fmodf+0x4c>
 80101ba:	15d8      	asrs	r0, r3, #23
 80101bc:	387f      	subs	r0, #127	; 0x7f
 80101be:	e7c1      	b.n	8010144 <__ieee754_fmodf+0x50>
 80101c0:	3901      	subs	r1, #1
 80101c2:	007f      	lsls	r7, r7, #1
 80101c4:	e7c4      	b.n	8010150 <__ieee754_fmodf+0x5c>
 80101c6:	15e1      	asrs	r1, r4, #23
 80101c8:	397f      	subs	r1, #127	; 0x7f
 80101ca:	e7c3      	b.n	8010154 <__ieee754_fmodf+0x60>
 80101cc:	2a00      	cmp	r2, #0
 80101ce:	da02      	bge.n	80101d6 <__ieee754_fmodf+0xe2>
 80101d0:	005b      	lsls	r3, r3, #1
 80101d2:	3801      	subs	r0, #1
 80101d4:	e7d7      	b.n	8010186 <__ieee754_fmodf+0x92>
 80101d6:	d0a7      	beq.n	8010128 <__ieee754_fmodf+0x34>
 80101d8:	0053      	lsls	r3, r2, #1
 80101da:	e7fa      	b.n	80101d2 <__ieee754_fmodf+0xde>
 80101dc:	005b      	lsls	r3, r3, #1
 80101de:	3901      	subs	r1, #1
 80101e0:	e7d9      	b.n	8010196 <__ieee754_fmodf+0xa2>
 80101e2:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 80101e6:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 80101ea:	3182      	adds	r1, #130	; 0x82
 80101ec:	410b      	asrs	r3, r1
 80101ee:	4333      	orrs	r3, r6
 80101f0:	e7dd      	b.n	80101ae <__ieee754_fmodf+0xba>
 80101f2:	bf00      	nop
 80101f4:	08011264 	.word	0x08011264

080101f8 <__ieee754_rem_pio2f>:
 80101f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80101fa:	ee10 6a10 	vmov	r6, s0
 80101fe:	4b8e      	ldr	r3, [pc, #568]	; (8010438 <__ieee754_rem_pio2f+0x240>)
 8010200:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8010204:	429d      	cmp	r5, r3
 8010206:	b087      	sub	sp, #28
 8010208:	eef0 7a40 	vmov.f32	s15, s0
 801020c:	4604      	mov	r4, r0
 801020e:	dc05      	bgt.n	801021c <__ieee754_rem_pio2f+0x24>
 8010210:	2300      	movs	r3, #0
 8010212:	ed80 0a00 	vstr	s0, [r0]
 8010216:	6043      	str	r3, [r0, #4]
 8010218:	2000      	movs	r0, #0
 801021a:	e01a      	b.n	8010252 <__ieee754_rem_pio2f+0x5a>
 801021c:	4b87      	ldr	r3, [pc, #540]	; (801043c <__ieee754_rem_pio2f+0x244>)
 801021e:	429d      	cmp	r5, r3
 8010220:	dc46      	bgt.n	80102b0 <__ieee754_rem_pio2f+0xb8>
 8010222:	2e00      	cmp	r6, #0
 8010224:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8010440 <__ieee754_rem_pio2f+0x248>
 8010228:	4b86      	ldr	r3, [pc, #536]	; (8010444 <__ieee754_rem_pio2f+0x24c>)
 801022a:	f025 050f 	bic.w	r5, r5, #15
 801022e:	dd1f      	ble.n	8010270 <__ieee754_rem_pio2f+0x78>
 8010230:	429d      	cmp	r5, r3
 8010232:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8010236:	d00e      	beq.n	8010256 <__ieee754_rem_pio2f+0x5e>
 8010238:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8010448 <__ieee754_rem_pio2f+0x250>
 801023c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8010240:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8010244:	ed80 0a00 	vstr	s0, [r0]
 8010248:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801024c:	2001      	movs	r0, #1
 801024e:	edc4 7a01 	vstr	s15, [r4, #4]
 8010252:	b007      	add	sp, #28
 8010254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010256:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 801044c <__ieee754_rem_pio2f+0x254>
 801025a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8010450 <__ieee754_rem_pio2f+0x258>
 801025e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8010262:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8010266:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801026a:	edc0 6a00 	vstr	s13, [r0]
 801026e:	e7eb      	b.n	8010248 <__ieee754_rem_pio2f+0x50>
 8010270:	429d      	cmp	r5, r3
 8010272:	ee77 7a80 	vadd.f32	s15, s15, s0
 8010276:	d00e      	beq.n	8010296 <__ieee754_rem_pio2f+0x9e>
 8010278:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8010448 <__ieee754_rem_pio2f+0x250>
 801027c:	ee37 0a87 	vadd.f32	s0, s15, s14
 8010280:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8010284:	ed80 0a00 	vstr	s0, [r0]
 8010288:	ee77 7a87 	vadd.f32	s15, s15, s14
 801028c:	f04f 30ff 	mov.w	r0, #4294967295
 8010290:	edc4 7a01 	vstr	s15, [r4, #4]
 8010294:	e7dd      	b.n	8010252 <__ieee754_rem_pio2f+0x5a>
 8010296:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 801044c <__ieee754_rem_pio2f+0x254>
 801029a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8010450 <__ieee754_rem_pio2f+0x258>
 801029e:	ee77 7a80 	vadd.f32	s15, s15, s0
 80102a2:	ee77 6a87 	vadd.f32	s13, s15, s14
 80102a6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80102aa:	edc0 6a00 	vstr	s13, [r0]
 80102ae:	e7eb      	b.n	8010288 <__ieee754_rem_pio2f+0x90>
 80102b0:	4b68      	ldr	r3, [pc, #416]	; (8010454 <__ieee754_rem_pio2f+0x25c>)
 80102b2:	429d      	cmp	r5, r3
 80102b4:	dc72      	bgt.n	801039c <__ieee754_rem_pio2f+0x1a4>
 80102b6:	f000 fbfd 	bl	8010ab4 <fabsf>
 80102ba:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8010458 <__ieee754_rem_pio2f+0x260>
 80102be:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80102c2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80102c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80102ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80102ce:	ee17 0a90 	vmov	r0, s15
 80102d2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8010440 <__ieee754_rem_pio2f+0x248>
 80102d6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80102da:	281f      	cmp	r0, #31
 80102dc:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8010448 <__ieee754_rem_pio2f+0x250>
 80102e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80102e4:	eeb1 6a47 	vneg.f32	s12, s14
 80102e8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80102ec:	ee16 2a90 	vmov	r2, s13
 80102f0:	dc1c      	bgt.n	801032c <__ieee754_rem_pio2f+0x134>
 80102f2:	495a      	ldr	r1, [pc, #360]	; (801045c <__ieee754_rem_pio2f+0x264>)
 80102f4:	1e47      	subs	r7, r0, #1
 80102f6:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80102fa:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80102fe:	428b      	cmp	r3, r1
 8010300:	d014      	beq.n	801032c <__ieee754_rem_pio2f+0x134>
 8010302:	6022      	str	r2, [r4, #0]
 8010304:	ed94 7a00 	vldr	s14, [r4]
 8010308:	ee30 0a47 	vsub.f32	s0, s0, s14
 801030c:	2e00      	cmp	r6, #0
 801030e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010312:	ed84 0a01 	vstr	s0, [r4, #4]
 8010316:	da9c      	bge.n	8010252 <__ieee754_rem_pio2f+0x5a>
 8010318:	eeb1 7a47 	vneg.f32	s14, s14
 801031c:	eeb1 0a40 	vneg.f32	s0, s0
 8010320:	ed84 7a00 	vstr	s14, [r4]
 8010324:	ed84 0a01 	vstr	s0, [r4, #4]
 8010328:	4240      	negs	r0, r0
 801032a:	e792      	b.n	8010252 <__ieee754_rem_pio2f+0x5a>
 801032c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8010330:	15eb      	asrs	r3, r5, #23
 8010332:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8010336:	2d08      	cmp	r5, #8
 8010338:	dde3      	ble.n	8010302 <__ieee754_rem_pio2f+0x10a>
 801033a:	eddf 7a44 	vldr	s15, [pc, #272]	; 801044c <__ieee754_rem_pio2f+0x254>
 801033e:	eddf 5a44 	vldr	s11, [pc, #272]	; 8010450 <__ieee754_rem_pio2f+0x258>
 8010342:	eef0 6a40 	vmov.f32	s13, s0
 8010346:	eee6 6a27 	vfma.f32	s13, s12, s15
 801034a:	ee30 0a66 	vsub.f32	s0, s0, s13
 801034e:	eea6 0a27 	vfma.f32	s0, s12, s15
 8010352:	eef0 7a40 	vmov.f32	s15, s0
 8010356:	eed7 7a25 	vfnms.f32	s15, s14, s11
 801035a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801035e:	ee15 2a90 	vmov	r2, s11
 8010362:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8010366:	1a5b      	subs	r3, r3, r1
 8010368:	2b19      	cmp	r3, #25
 801036a:	dc04      	bgt.n	8010376 <__ieee754_rem_pio2f+0x17e>
 801036c:	edc4 5a00 	vstr	s11, [r4]
 8010370:	eeb0 0a66 	vmov.f32	s0, s13
 8010374:	e7c6      	b.n	8010304 <__ieee754_rem_pio2f+0x10c>
 8010376:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8010460 <__ieee754_rem_pio2f+0x268>
 801037a:	eeb0 0a66 	vmov.f32	s0, s13
 801037e:	eea6 0a25 	vfma.f32	s0, s12, s11
 8010382:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8010386:	eddf 6a37 	vldr	s13, [pc, #220]	; 8010464 <__ieee754_rem_pio2f+0x26c>
 801038a:	eee6 7a25 	vfma.f32	s15, s12, s11
 801038e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8010392:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010396:	ed84 7a00 	vstr	s14, [r4]
 801039a:	e7b3      	b.n	8010304 <__ieee754_rem_pio2f+0x10c>
 801039c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80103a0:	db06      	blt.n	80103b0 <__ieee754_rem_pio2f+0x1b8>
 80103a2:	ee70 7a40 	vsub.f32	s15, s0, s0
 80103a6:	edc0 7a01 	vstr	s15, [r0, #4]
 80103aa:	edc0 7a00 	vstr	s15, [r0]
 80103ae:	e733      	b.n	8010218 <__ieee754_rem_pio2f+0x20>
 80103b0:	15ea      	asrs	r2, r5, #23
 80103b2:	3a86      	subs	r2, #134	; 0x86
 80103b4:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80103b8:	ee07 3a90 	vmov	s15, r3
 80103bc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80103c0:	eddf 6a29 	vldr	s13, [pc, #164]	; 8010468 <__ieee754_rem_pio2f+0x270>
 80103c4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80103c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80103cc:	ed8d 7a03 	vstr	s14, [sp, #12]
 80103d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80103d4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80103d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80103dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80103e0:	ed8d 7a04 	vstr	s14, [sp, #16]
 80103e4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80103e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80103ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103f0:	edcd 7a05 	vstr	s15, [sp, #20]
 80103f4:	d11e      	bne.n	8010434 <__ieee754_rem_pio2f+0x23c>
 80103f6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80103fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103fe:	bf14      	ite	ne
 8010400:	2302      	movne	r3, #2
 8010402:	2301      	moveq	r3, #1
 8010404:	4919      	ldr	r1, [pc, #100]	; (801046c <__ieee754_rem_pio2f+0x274>)
 8010406:	9101      	str	r1, [sp, #4]
 8010408:	2102      	movs	r1, #2
 801040a:	9100      	str	r1, [sp, #0]
 801040c:	a803      	add	r0, sp, #12
 801040e:	4621      	mov	r1, r4
 8010410:	f000 f892 	bl	8010538 <__kernel_rem_pio2f>
 8010414:	2e00      	cmp	r6, #0
 8010416:	f6bf af1c 	bge.w	8010252 <__ieee754_rem_pio2f+0x5a>
 801041a:	edd4 7a00 	vldr	s15, [r4]
 801041e:	eef1 7a67 	vneg.f32	s15, s15
 8010422:	edc4 7a00 	vstr	s15, [r4]
 8010426:	edd4 7a01 	vldr	s15, [r4, #4]
 801042a:	eef1 7a67 	vneg.f32	s15, s15
 801042e:	edc4 7a01 	vstr	s15, [r4, #4]
 8010432:	e779      	b.n	8010328 <__ieee754_rem_pio2f+0x130>
 8010434:	2303      	movs	r3, #3
 8010436:	e7e5      	b.n	8010404 <__ieee754_rem_pio2f+0x20c>
 8010438:	3f490fd8 	.word	0x3f490fd8
 801043c:	4016cbe3 	.word	0x4016cbe3
 8010440:	3fc90f80 	.word	0x3fc90f80
 8010444:	3fc90fd0 	.word	0x3fc90fd0
 8010448:	37354443 	.word	0x37354443
 801044c:	37354400 	.word	0x37354400
 8010450:	2e85a308 	.word	0x2e85a308
 8010454:	43490f80 	.word	0x43490f80
 8010458:	3f22f984 	.word	0x3f22f984
 801045c:	0801126c 	.word	0x0801126c
 8010460:	2e85a300 	.word	0x2e85a300
 8010464:	248d3132 	.word	0x248d3132
 8010468:	43800000 	.word	0x43800000
 801046c:	080112ec 	.word	0x080112ec

08010470 <__ieee754_sqrtf>:
 8010470:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010474:	4770      	bx	lr
	...

08010478 <__kernel_cosf>:
 8010478:	ee10 3a10 	vmov	r3, s0
 801047c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010480:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8010484:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8010488:	da05      	bge.n	8010496 <__kernel_cosf+0x1e>
 801048a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801048e:	ee17 2a90 	vmov	r2, s15
 8010492:	2a00      	cmp	r2, #0
 8010494:	d03d      	beq.n	8010512 <__kernel_cosf+0x9a>
 8010496:	ee60 5a00 	vmul.f32	s11, s0, s0
 801049a:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8010518 <__kernel_cosf+0xa0>
 801049e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801051c <__kernel_cosf+0xa4>
 80104a2:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8010520 <__kernel_cosf+0xa8>
 80104a6:	4a1f      	ldr	r2, [pc, #124]	; (8010524 <__kernel_cosf+0xac>)
 80104a8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80104ac:	4293      	cmp	r3, r2
 80104ae:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8010528 <__kernel_cosf+0xb0>
 80104b2:	eee7 7a25 	vfma.f32	s15, s14, s11
 80104b6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 801052c <__kernel_cosf+0xb4>
 80104ba:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80104be:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8010530 <__kernel_cosf+0xb8>
 80104c2:	eee7 7a25 	vfma.f32	s15, s14, s11
 80104c6:	eeb0 7a66 	vmov.f32	s14, s13
 80104ca:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80104ce:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80104d2:	ee65 7aa6 	vmul.f32	s15, s11, s13
 80104d6:	ee67 6a25 	vmul.f32	s13, s14, s11
 80104da:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 80104de:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80104e2:	dc04      	bgt.n	80104ee <__kernel_cosf+0x76>
 80104e4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80104e8:	ee36 0a47 	vsub.f32	s0, s12, s14
 80104ec:	4770      	bx	lr
 80104ee:	4a11      	ldr	r2, [pc, #68]	; (8010534 <__kernel_cosf+0xbc>)
 80104f0:	4293      	cmp	r3, r2
 80104f2:	bfda      	itte	le
 80104f4:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80104f8:	ee06 3a90 	vmovle	s13, r3
 80104fc:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8010500:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010504:	ee36 0a66 	vsub.f32	s0, s12, s13
 8010508:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801050c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010510:	4770      	bx	lr
 8010512:	eeb0 0a46 	vmov.f32	s0, s12
 8010516:	4770      	bx	lr
 8010518:	ad47d74e 	.word	0xad47d74e
 801051c:	310f74f6 	.word	0x310f74f6
 8010520:	3d2aaaab 	.word	0x3d2aaaab
 8010524:	3e999999 	.word	0x3e999999
 8010528:	b493f27c 	.word	0xb493f27c
 801052c:	37d00d01 	.word	0x37d00d01
 8010530:	bab60b61 	.word	0xbab60b61
 8010534:	3f480000 	.word	0x3f480000

08010538 <__kernel_rem_pio2f>:
 8010538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801053c:	ed2d 8b04 	vpush	{d8-d9}
 8010540:	b0d9      	sub	sp, #356	; 0x164
 8010542:	4688      	mov	r8, r1
 8010544:	9002      	str	r0, [sp, #8]
 8010546:	49bb      	ldr	r1, [pc, #748]	; (8010834 <__kernel_rem_pio2f+0x2fc>)
 8010548:	9866      	ldr	r0, [sp, #408]	; 0x198
 801054a:	9301      	str	r3, [sp, #4]
 801054c:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8010550:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8010554:	1e59      	subs	r1, r3, #1
 8010556:	1d13      	adds	r3, r2, #4
 8010558:	db27      	blt.n	80105aa <__kernel_rem_pio2f+0x72>
 801055a:	f1b2 0b03 	subs.w	fp, r2, #3
 801055e:	bf48      	it	mi
 8010560:	f102 0b04 	addmi.w	fp, r2, #4
 8010564:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8010568:	1c45      	adds	r5, r0, #1
 801056a:	00ec      	lsls	r4, r5, #3
 801056c:	1a47      	subs	r7, r0, r1
 801056e:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8010844 <__kernel_rem_pio2f+0x30c>
 8010572:	9403      	str	r4, [sp, #12]
 8010574:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8010578:	eb0a 0c01 	add.w	ip, sl, r1
 801057c:	ae1c      	add	r6, sp, #112	; 0x70
 801057e:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8010582:	2400      	movs	r4, #0
 8010584:	4564      	cmp	r4, ip
 8010586:	dd12      	ble.n	80105ae <__kernel_rem_pio2f+0x76>
 8010588:	9b01      	ldr	r3, [sp, #4]
 801058a:	ac1c      	add	r4, sp, #112	; 0x70
 801058c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8010590:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8010594:	f04f 0c00 	mov.w	ip, #0
 8010598:	45d4      	cmp	ip, sl
 801059a:	dc27      	bgt.n	80105ec <__kernel_rem_pio2f+0xb4>
 801059c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80105a0:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8010844 <__kernel_rem_pio2f+0x30c>
 80105a4:	4627      	mov	r7, r4
 80105a6:	2600      	movs	r6, #0
 80105a8:	e016      	b.n	80105d8 <__kernel_rem_pio2f+0xa0>
 80105aa:	2000      	movs	r0, #0
 80105ac:	e7dc      	b.n	8010568 <__kernel_rem_pio2f+0x30>
 80105ae:	42e7      	cmn	r7, r4
 80105b0:	bf5d      	ittte	pl
 80105b2:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 80105b6:	ee07 3a90 	vmovpl	s15, r3
 80105ba:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80105be:	eef0 7a47 	vmovmi.f32	s15, s14
 80105c2:	ece6 7a01 	vstmia	r6!, {s15}
 80105c6:	3401      	adds	r4, #1
 80105c8:	e7dc      	b.n	8010584 <__kernel_rem_pio2f+0x4c>
 80105ca:	ecf9 6a01 	vldmia	r9!, {s13}
 80105ce:	ed97 7a00 	vldr	s14, [r7]
 80105d2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80105d6:	3601      	adds	r6, #1
 80105d8:	428e      	cmp	r6, r1
 80105da:	f1a7 0704 	sub.w	r7, r7, #4
 80105de:	ddf4      	ble.n	80105ca <__kernel_rem_pio2f+0x92>
 80105e0:	eceb 7a01 	vstmia	fp!, {s15}
 80105e4:	f10c 0c01 	add.w	ip, ip, #1
 80105e8:	3404      	adds	r4, #4
 80105ea:	e7d5      	b.n	8010598 <__kernel_rem_pio2f+0x60>
 80105ec:	ab08      	add	r3, sp, #32
 80105ee:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80105f2:	eddf 8a93 	vldr	s17, [pc, #588]	; 8010840 <__kernel_rem_pio2f+0x308>
 80105f6:	ed9f 9a91 	vldr	s18, [pc, #580]	; 801083c <__kernel_rem_pio2f+0x304>
 80105fa:	9304      	str	r3, [sp, #16]
 80105fc:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8010600:	4656      	mov	r6, sl
 8010602:	00b3      	lsls	r3, r6, #2
 8010604:	9305      	str	r3, [sp, #20]
 8010606:	ab58      	add	r3, sp, #352	; 0x160
 8010608:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 801060c:	ac08      	add	r4, sp, #32
 801060e:	ab44      	add	r3, sp, #272	; 0x110
 8010610:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8010614:	46a4      	mov	ip, r4
 8010616:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 801061a:	4637      	mov	r7, r6
 801061c:	2f00      	cmp	r7, #0
 801061e:	f1a0 0004 	sub.w	r0, r0, #4
 8010622:	dc4f      	bgt.n	80106c4 <__kernel_rem_pio2f+0x18c>
 8010624:	4628      	mov	r0, r5
 8010626:	e9cd 1206 	strd	r1, r2, [sp, #24]
 801062a:	f000 fa8d 	bl	8010b48 <scalbnf>
 801062e:	eeb0 8a40 	vmov.f32	s16, s0
 8010632:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8010636:	ee28 0a00 	vmul.f32	s0, s16, s0
 801063a:	f000 fa43 	bl	8010ac4 <floorf>
 801063e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8010642:	eea0 8a67 	vfms.f32	s16, s0, s15
 8010646:	2d00      	cmp	r5, #0
 8010648:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 801064c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8010650:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8010654:	ee17 9a90 	vmov	r9, s15
 8010658:	ee38 8a40 	vsub.f32	s16, s16, s0
 801065c:	dd44      	ble.n	80106e8 <__kernel_rem_pio2f+0x1b0>
 801065e:	f106 3cff 	add.w	ip, r6, #4294967295
 8010662:	ab08      	add	r3, sp, #32
 8010664:	f1c5 0e08 	rsb	lr, r5, #8
 8010668:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 801066c:	fa47 f00e 	asr.w	r0, r7, lr
 8010670:	4481      	add	r9, r0
 8010672:	fa00 f00e 	lsl.w	r0, r0, lr
 8010676:	1a3f      	subs	r7, r7, r0
 8010678:	f1c5 0007 	rsb	r0, r5, #7
 801067c:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8010680:	4107      	asrs	r7, r0
 8010682:	2f00      	cmp	r7, #0
 8010684:	dd3f      	ble.n	8010706 <__kernel_rem_pio2f+0x1ce>
 8010686:	f04f 0e00 	mov.w	lr, #0
 801068a:	f109 0901 	add.w	r9, r9, #1
 801068e:	4673      	mov	r3, lr
 8010690:	4576      	cmp	r6, lr
 8010692:	dc6b      	bgt.n	801076c <__kernel_rem_pio2f+0x234>
 8010694:	2d00      	cmp	r5, #0
 8010696:	dd04      	ble.n	80106a2 <__kernel_rem_pio2f+0x16a>
 8010698:	2d01      	cmp	r5, #1
 801069a:	d078      	beq.n	801078e <__kernel_rem_pio2f+0x256>
 801069c:	2d02      	cmp	r5, #2
 801069e:	f000 8081 	beq.w	80107a4 <__kernel_rem_pio2f+0x26c>
 80106a2:	2f02      	cmp	r7, #2
 80106a4:	d12f      	bne.n	8010706 <__kernel_rem_pio2f+0x1ce>
 80106a6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80106aa:	ee30 8a48 	vsub.f32	s16, s0, s16
 80106ae:	b353      	cbz	r3, 8010706 <__kernel_rem_pio2f+0x1ce>
 80106b0:	4628      	mov	r0, r5
 80106b2:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80106b6:	f000 fa47 	bl	8010b48 <scalbnf>
 80106ba:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 80106be:	ee38 8a40 	vsub.f32	s16, s16, s0
 80106c2:	e020      	b.n	8010706 <__kernel_rem_pio2f+0x1ce>
 80106c4:	ee60 7a28 	vmul.f32	s15, s0, s17
 80106c8:	3f01      	subs	r7, #1
 80106ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80106ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80106d2:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80106d6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80106da:	ecac 0a01 	vstmia	ip!, {s0}
 80106de:	ed90 0a00 	vldr	s0, [r0]
 80106e2:	ee37 0a80 	vadd.f32	s0, s15, s0
 80106e6:	e799      	b.n	801061c <__kernel_rem_pio2f+0xe4>
 80106e8:	d105      	bne.n	80106f6 <__kernel_rem_pio2f+0x1be>
 80106ea:	1e70      	subs	r0, r6, #1
 80106ec:	ab08      	add	r3, sp, #32
 80106ee:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 80106f2:	11ff      	asrs	r7, r7, #7
 80106f4:	e7c5      	b.n	8010682 <__kernel_rem_pio2f+0x14a>
 80106f6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80106fa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80106fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010702:	da31      	bge.n	8010768 <__kernel_rem_pio2f+0x230>
 8010704:	2700      	movs	r7, #0
 8010706:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801070a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801070e:	f040 809b 	bne.w	8010848 <__kernel_rem_pio2f+0x310>
 8010712:	1e74      	subs	r4, r6, #1
 8010714:	46a4      	mov	ip, r4
 8010716:	2000      	movs	r0, #0
 8010718:	45d4      	cmp	ip, sl
 801071a:	da4a      	bge.n	80107b2 <__kernel_rem_pio2f+0x27a>
 801071c:	2800      	cmp	r0, #0
 801071e:	d07a      	beq.n	8010816 <__kernel_rem_pio2f+0x2de>
 8010720:	ab08      	add	r3, sp, #32
 8010722:	3d08      	subs	r5, #8
 8010724:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8010728:	2b00      	cmp	r3, #0
 801072a:	f000 8081 	beq.w	8010830 <__kernel_rem_pio2f+0x2f8>
 801072e:	4628      	mov	r0, r5
 8010730:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8010734:	00a5      	lsls	r5, r4, #2
 8010736:	f000 fa07 	bl	8010b48 <scalbnf>
 801073a:	aa44      	add	r2, sp, #272	; 0x110
 801073c:	1d2b      	adds	r3, r5, #4
 801073e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8010840 <__kernel_rem_pio2f+0x308>
 8010742:	18d1      	adds	r1, r2, r3
 8010744:	4622      	mov	r2, r4
 8010746:	2a00      	cmp	r2, #0
 8010748:	f280 80ae 	bge.w	80108a8 <__kernel_rem_pio2f+0x370>
 801074c:	4622      	mov	r2, r4
 801074e:	2a00      	cmp	r2, #0
 8010750:	f2c0 80cc 	blt.w	80108ec <__kernel_rem_pio2f+0x3b4>
 8010754:	a944      	add	r1, sp, #272	; 0x110
 8010756:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 801075a:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8010838 <__kernel_rem_pio2f+0x300>
 801075e:	eddf 7a39 	vldr	s15, [pc, #228]	; 8010844 <__kernel_rem_pio2f+0x30c>
 8010762:	2000      	movs	r0, #0
 8010764:	1aa1      	subs	r1, r4, r2
 8010766:	e0b6      	b.n	80108d6 <__kernel_rem_pio2f+0x39e>
 8010768:	2702      	movs	r7, #2
 801076a:	e78c      	b.n	8010686 <__kernel_rem_pio2f+0x14e>
 801076c:	6820      	ldr	r0, [r4, #0]
 801076e:	b94b      	cbnz	r3, 8010784 <__kernel_rem_pio2f+0x24c>
 8010770:	b118      	cbz	r0, 801077a <__kernel_rem_pio2f+0x242>
 8010772:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8010776:	6020      	str	r0, [r4, #0]
 8010778:	2001      	movs	r0, #1
 801077a:	f10e 0e01 	add.w	lr, lr, #1
 801077e:	3404      	adds	r4, #4
 8010780:	4603      	mov	r3, r0
 8010782:	e785      	b.n	8010690 <__kernel_rem_pio2f+0x158>
 8010784:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8010788:	6020      	str	r0, [r4, #0]
 801078a:	4618      	mov	r0, r3
 801078c:	e7f5      	b.n	801077a <__kernel_rem_pio2f+0x242>
 801078e:	1e74      	subs	r4, r6, #1
 8010790:	a808      	add	r0, sp, #32
 8010792:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8010796:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 801079a:	f10d 0c20 	add.w	ip, sp, #32
 801079e:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 80107a2:	e77e      	b.n	80106a2 <__kernel_rem_pio2f+0x16a>
 80107a4:	1e74      	subs	r4, r6, #1
 80107a6:	a808      	add	r0, sp, #32
 80107a8:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 80107ac:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 80107b0:	e7f3      	b.n	801079a <__kernel_rem_pio2f+0x262>
 80107b2:	ab08      	add	r3, sp, #32
 80107b4:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 80107b8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80107bc:	4318      	orrs	r0, r3
 80107be:	e7ab      	b.n	8010718 <__kernel_rem_pio2f+0x1e0>
 80107c0:	f10c 0c01 	add.w	ip, ip, #1
 80107c4:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 80107c8:	2c00      	cmp	r4, #0
 80107ca:	d0f9      	beq.n	80107c0 <__kernel_rem_pio2f+0x288>
 80107cc:	9b05      	ldr	r3, [sp, #20]
 80107ce:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 80107d2:	eb0d 0003 	add.w	r0, sp, r3
 80107d6:	9b01      	ldr	r3, [sp, #4]
 80107d8:	18f4      	adds	r4, r6, r3
 80107da:	ab1c      	add	r3, sp, #112	; 0x70
 80107dc:	1c77      	adds	r7, r6, #1
 80107de:	384c      	subs	r0, #76	; 0x4c
 80107e0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80107e4:	4466      	add	r6, ip
 80107e6:	42be      	cmp	r6, r7
 80107e8:	f6ff af0b 	blt.w	8010602 <__kernel_rem_pio2f+0xca>
 80107ec:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 80107f0:	f8dd e008 	ldr.w	lr, [sp, #8]
 80107f4:	ee07 3a90 	vmov	s15, r3
 80107f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80107fc:	f04f 0c00 	mov.w	ip, #0
 8010800:	ece4 7a01 	vstmia	r4!, {s15}
 8010804:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8010844 <__kernel_rem_pio2f+0x30c>
 8010808:	46a1      	mov	r9, r4
 801080a:	458c      	cmp	ip, r1
 801080c:	dd07      	ble.n	801081e <__kernel_rem_pio2f+0x2e6>
 801080e:	ece0 7a01 	vstmia	r0!, {s15}
 8010812:	3701      	adds	r7, #1
 8010814:	e7e7      	b.n	80107e6 <__kernel_rem_pio2f+0x2ae>
 8010816:	9804      	ldr	r0, [sp, #16]
 8010818:	f04f 0c01 	mov.w	ip, #1
 801081c:	e7d2      	b.n	80107c4 <__kernel_rem_pio2f+0x28c>
 801081e:	ecfe 6a01 	vldmia	lr!, {s13}
 8010822:	ed39 7a01 	vldmdb	r9!, {s14}
 8010826:	f10c 0c01 	add.w	ip, ip, #1
 801082a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801082e:	e7ec      	b.n	801080a <__kernel_rem_pio2f+0x2d2>
 8010830:	3c01      	subs	r4, #1
 8010832:	e775      	b.n	8010720 <__kernel_rem_pio2f+0x1e8>
 8010834:	08011630 	.word	0x08011630
 8010838:	08011604 	.word	0x08011604
 801083c:	43800000 	.word	0x43800000
 8010840:	3b800000 	.word	0x3b800000
 8010844:	00000000 	.word	0x00000000
 8010848:	9b03      	ldr	r3, [sp, #12]
 801084a:	eeb0 0a48 	vmov.f32	s0, s16
 801084e:	1a98      	subs	r0, r3, r2
 8010850:	f000 f97a 	bl	8010b48 <scalbnf>
 8010854:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 801083c <__kernel_rem_pio2f+0x304>
 8010858:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801085c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010860:	db19      	blt.n	8010896 <__kernel_rem_pio2f+0x35e>
 8010862:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8010840 <__kernel_rem_pio2f+0x308>
 8010866:	ee60 7a27 	vmul.f32	s15, s0, s15
 801086a:	aa08      	add	r2, sp, #32
 801086c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010870:	1c74      	adds	r4, r6, #1
 8010872:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010876:	3508      	adds	r5, #8
 8010878:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801087c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010880:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010884:	ee10 3a10 	vmov	r3, s0
 8010888:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 801088c:	ee17 3a90 	vmov	r3, s15
 8010890:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8010894:	e74b      	b.n	801072e <__kernel_rem_pio2f+0x1f6>
 8010896:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801089a:	aa08      	add	r2, sp, #32
 801089c:	ee10 3a10 	vmov	r3, s0
 80108a0:	4634      	mov	r4, r6
 80108a2:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 80108a6:	e742      	b.n	801072e <__kernel_rem_pio2f+0x1f6>
 80108a8:	a808      	add	r0, sp, #32
 80108aa:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 80108ae:	9001      	str	r0, [sp, #4]
 80108b0:	ee07 0a90 	vmov	s15, r0
 80108b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80108b8:	3a01      	subs	r2, #1
 80108ba:	ee67 7a80 	vmul.f32	s15, s15, s0
 80108be:	ee20 0a07 	vmul.f32	s0, s0, s14
 80108c2:	ed61 7a01 	vstmdb	r1!, {s15}
 80108c6:	e73e      	b.n	8010746 <__kernel_rem_pio2f+0x20e>
 80108c8:	ecfc 6a01 	vldmia	ip!, {s13}
 80108cc:	ecb6 7a01 	vldmia	r6!, {s14}
 80108d0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80108d4:	3001      	adds	r0, #1
 80108d6:	4550      	cmp	r0, sl
 80108d8:	dc01      	bgt.n	80108de <__kernel_rem_pio2f+0x3a6>
 80108da:	4288      	cmp	r0, r1
 80108dc:	ddf4      	ble.n	80108c8 <__kernel_rem_pio2f+0x390>
 80108de:	a858      	add	r0, sp, #352	; 0x160
 80108e0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80108e4:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 80108e8:	3a01      	subs	r2, #1
 80108ea:	e730      	b.n	801074e <__kernel_rem_pio2f+0x216>
 80108ec:	9a66      	ldr	r2, [sp, #408]	; 0x198
 80108ee:	2a02      	cmp	r2, #2
 80108f0:	dc09      	bgt.n	8010906 <__kernel_rem_pio2f+0x3ce>
 80108f2:	2a00      	cmp	r2, #0
 80108f4:	dc2a      	bgt.n	801094c <__kernel_rem_pio2f+0x414>
 80108f6:	d043      	beq.n	8010980 <__kernel_rem_pio2f+0x448>
 80108f8:	f009 0007 	and.w	r0, r9, #7
 80108fc:	b059      	add	sp, #356	; 0x164
 80108fe:	ecbd 8b04 	vpop	{d8-d9}
 8010902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010906:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8010908:	2b03      	cmp	r3, #3
 801090a:	d1f5      	bne.n	80108f8 <__kernel_rem_pio2f+0x3c0>
 801090c:	ab30      	add	r3, sp, #192	; 0xc0
 801090e:	442b      	add	r3, r5
 8010910:	461a      	mov	r2, r3
 8010912:	4619      	mov	r1, r3
 8010914:	4620      	mov	r0, r4
 8010916:	2800      	cmp	r0, #0
 8010918:	f1a1 0104 	sub.w	r1, r1, #4
 801091c:	dc51      	bgt.n	80109c2 <__kernel_rem_pio2f+0x48a>
 801091e:	4621      	mov	r1, r4
 8010920:	2901      	cmp	r1, #1
 8010922:	f1a2 0204 	sub.w	r2, r2, #4
 8010926:	dc5c      	bgt.n	80109e2 <__kernel_rem_pio2f+0x4aa>
 8010928:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8010844 <__kernel_rem_pio2f+0x30c>
 801092c:	3304      	adds	r3, #4
 801092e:	2c01      	cmp	r4, #1
 8010930:	dc67      	bgt.n	8010a02 <__kernel_rem_pio2f+0x4ca>
 8010932:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8010936:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 801093a:	2f00      	cmp	r7, #0
 801093c:	d167      	bne.n	8010a0e <__kernel_rem_pio2f+0x4d6>
 801093e:	edc8 6a00 	vstr	s13, [r8]
 8010942:	ed88 7a01 	vstr	s14, [r8, #4]
 8010946:	edc8 7a02 	vstr	s15, [r8, #8]
 801094a:	e7d5      	b.n	80108f8 <__kernel_rem_pio2f+0x3c0>
 801094c:	aa30      	add	r2, sp, #192	; 0xc0
 801094e:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8010844 <__kernel_rem_pio2f+0x30c>
 8010952:	4413      	add	r3, r2
 8010954:	4622      	mov	r2, r4
 8010956:	2a00      	cmp	r2, #0
 8010958:	da24      	bge.n	80109a4 <__kernel_rem_pio2f+0x46c>
 801095a:	b34f      	cbz	r7, 80109b0 <__kernel_rem_pio2f+0x478>
 801095c:	eef1 7a47 	vneg.f32	s15, s14
 8010960:	edc8 7a00 	vstr	s15, [r8]
 8010964:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8010968:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801096c:	aa31      	add	r2, sp, #196	; 0xc4
 801096e:	2301      	movs	r3, #1
 8010970:	429c      	cmp	r4, r3
 8010972:	da20      	bge.n	80109b6 <__kernel_rem_pio2f+0x47e>
 8010974:	b10f      	cbz	r7, 801097a <__kernel_rem_pio2f+0x442>
 8010976:	eef1 7a67 	vneg.f32	s15, s15
 801097a:	edc8 7a01 	vstr	s15, [r8, #4]
 801097e:	e7bb      	b.n	80108f8 <__kernel_rem_pio2f+0x3c0>
 8010980:	aa30      	add	r2, sp, #192	; 0xc0
 8010982:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8010844 <__kernel_rem_pio2f+0x30c>
 8010986:	4413      	add	r3, r2
 8010988:	2c00      	cmp	r4, #0
 801098a:	da05      	bge.n	8010998 <__kernel_rem_pio2f+0x460>
 801098c:	b10f      	cbz	r7, 8010992 <__kernel_rem_pio2f+0x45a>
 801098e:	eef1 7a67 	vneg.f32	s15, s15
 8010992:	edc8 7a00 	vstr	s15, [r8]
 8010996:	e7af      	b.n	80108f8 <__kernel_rem_pio2f+0x3c0>
 8010998:	ed33 7a01 	vldmdb	r3!, {s14}
 801099c:	3c01      	subs	r4, #1
 801099e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80109a2:	e7f1      	b.n	8010988 <__kernel_rem_pio2f+0x450>
 80109a4:	ed73 7a01 	vldmdb	r3!, {s15}
 80109a8:	3a01      	subs	r2, #1
 80109aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80109ae:	e7d2      	b.n	8010956 <__kernel_rem_pio2f+0x41e>
 80109b0:	eef0 7a47 	vmov.f32	s15, s14
 80109b4:	e7d4      	b.n	8010960 <__kernel_rem_pio2f+0x428>
 80109b6:	ecb2 7a01 	vldmia	r2!, {s14}
 80109ba:	3301      	adds	r3, #1
 80109bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80109c0:	e7d6      	b.n	8010970 <__kernel_rem_pio2f+0x438>
 80109c2:	edd1 7a00 	vldr	s15, [r1]
 80109c6:	edd1 6a01 	vldr	s13, [r1, #4]
 80109ca:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80109ce:	3801      	subs	r0, #1
 80109d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80109d4:	ed81 7a00 	vstr	s14, [r1]
 80109d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80109dc:	edc1 7a01 	vstr	s15, [r1, #4]
 80109e0:	e799      	b.n	8010916 <__kernel_rem_pio2f+0x3de>
 80109e2:	edd2 7a00 	vldr	s15, [r2]
 80109e6:	edd2 6a01 	vldr	s13, [r2, #4]
 80109ea:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80109ee:	3901      	subs	r1, #1
 80109f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80109f4:	ed82 7a00 	vstr	s14, [r2]
 80109f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80109fc:	edc2 7a01 	vstr	s15, [r2, #4]
 8010a00:	e78e      	b.n	8010920 <__kernel_rem_pio2f+0x3e8>
 8010a02:	ed33 7a01 	vldmdb	r3!, {s14}
 8010a06:	3c01      	subs	r4, #1
 8010a08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010a0c:	e78f      	b.n	801092e <__kernel_rem_pio2f+0x3f6>
 8010a0e:	eef1 6a66 	vneg.f32	s13, s13
 8010a12:	eeb1 7a47 	vneg.f32	s14, s14
 8010a16:	edc8 6a00 	vstr	s13, [r8]
 8010a1a:	ed88 7a01 	vstr	s14, [r8, #4]
 8010a1e:	eef1 7a67 	vneg.f32	s15, s15
 8010a22:	e790      	b.n	8010946 <__kernel_rem_pio2f+0x40e>

08010a24 <__kernel_sinf>:
 8010a24:	ee10 3a10 	vmov	r3, s0
 8010a28:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010a2c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8010a30:	da04      	bge.n	8010a3c <__kernel_sinf+0x18>
 8010a32:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8010a36:	ee17 3a90 	vmov	r3, s15
 8010a3a:	b35b      	cbz	r3, 8010a94 <__kernel_sinf+0x70>
 8010a3c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010a40:	eddf 7a15 	vldr	s15, [pc, #84]	; 8010a98 <__kernel_sinf+0x74>
 8010a44:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8010a9c <__kernel_sinf+0x78>
 8010a48:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010a4c:	eddf 7a14 	vldr	s15, [pc, #80]	; 8010aa0 <__kernel_sinf+0x7c>
 8010a50:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010a54:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8010aa4 <__kernel_sinf+0x80>
 8010a58:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010a5c:	eddf 7a12 	vldr	s15, [pc, #72]	; 8010aa8 <__kernel_sinf+0x84>
 8010a60:	ee60 6a07 	vmul.f32	s13, s0, s14
 8010a64:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010a68:	b930      	cbnz	r0, 8010a78 <__kernel_sinf+0x54>
 8010a6a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8010aac <__kernel_sinf+0x88>
 8010a6e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010a72:	eea6 0a26 	vfma.f32	s0, s12, s13
 8010a76:	4770      	bx	lr
 8010a78:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8010a7c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8010a80:	eee0 7a86 	vfma.f32	s15, s1, s12
 8010a84:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8010a88:	eddf 7a09 	vldr	s15, [pc, #36]	; 8010ab0 <__kernel_sinf+0x8c>
 8010a8c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8010a90:	ee30 0a60 	vsub.f32	s0, s0, s1
 8010a94:	4770      	bx	lr
 8010a96:	bf00      	nop
 8010a98:	2f2ec9d3 	.word	0x2f2ec9d3
 8010a9c:	b2d72f34 	.word	0xb2d72f34
 8010aa0:	3638ef1b 	.word	0x3638ef1b
 8010aa4:	b9500d01 	.word	0xb9500d01
 8010aa8:	3c088889 	.word	0x3c088889
 8010aac:	be2aaaab 	.word	0xbe2aaaab
 8010ab0:	3e2aaaab 	.word	0x3e2aaaab

08010ab4 <fabsf>:
 8010ab4:	ee10 3a10 	vmov	r3, s0
 8010ab8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010abc:	ee00 3a10 	vmov	s0, r3
 8010ac0:	4770      	bx	lr
	...

08010ac4 <floorf>:
 8010ac4:	ee10 3a10 	vmov	r3, s0
 8010ac8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010acc:	3a7f      	subs	r2, #127	; 0x7f
 8010ace:	2a16      	cmp	r2, #22
 8010ad0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8010ad4:	dc2a      	bgt.n	8010b2c <floorf+0x68>
 8010ad6:	2a00      	cmp	r2, #0
 8010ad8:	da11      	bge.n	8010afe <floorf+0x3a>
 8010ada:	eddf 7a18 	vldr	s15, [pc, #96]	; 8010b3c <floorf+0x78>
 8010ade:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010ae2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010aea:	dd05      	ble.n	8010af8 <floorf+0x34>
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	da23      	bge.n	8010b38 <floorf+0x74>
 8010af0:	4a13      	ldr	r2, [pc, #76]	; (8010b40 <floorf+0x7c>)
 8010af2:	2900      	cmp	r1, #0
 8010af4:	bf18      	it	ne
 8010af6:	4613      	movne	r3, r2
 8010af8:	ee00 3a10 	vmov	s0, r3
 8010afc:	4770      	bx	lr
 8010afe:	4911      	ldr	r1, [pc, #68]	; (8010b44 <floorf+0x80>)
 8010b00:	4111      	asrs	r1, r2
 8010b02:	420b      	tst	r3, r1
 8010b04:	d0fa      	beq.n	8010afc <floorf+0x38>
 8010b06:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8010b3c <floorf+0x78>
 8010b0a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010b0e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b16:	ddef      	ble.n	8010af8 <floorf+0x34>
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	bfbe      	ittt	lt
 8010b1c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8010b20:	fa40 f202 	asrlt.w	r2, r0, r2
 8010b24:	189b      	addlt	r3, r3, r2
 8010b26:	ea23 0301 	bic.w	r3, r3, r1
 8010b2a:	e7e5      	b.n	8010af8 <floorf+0x34>
 8010b2c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8010b30:	d3e4      	bcc.n	8010afc <floorf+0x38>
 8010b32:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010b36:	4770      	bx	lr
 8010b38:	2300      	movs	r3, #0
 8010b3a:	e7dd      	b.n	8010af8 <floorf+0x34>
 8010b3c:	7149f2ca 	.word	0x7149f2ca
 8010b40:	bf800000 	.word	0xbf800000
 8010b44:	007fffff 	.word	0x007fffff

08010b48 <scalbnf>:
 8010b48:	ee10 3a10 	vmov	r3, s0
 8010b4c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8010b50:	d025      	beq.n	8010b9e <scalbnf+0x56>
 8010b52:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8010b56:	d302      	bcc.n	8010b5e <scalbnf+0x16>
 8010b58:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010b5c:	4770      	bx	lr
 8010b5e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8010b62:	d122      	bne.n	8010baa <scalbnf+0x62>
 8010b64:	4b2a      	ldr	r3, [pc, #168]	; (8010c10 <scalbnf+0xc8>)
 8010b66:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8010c14 <scalbnf+0xcc>
 8010b6a:	4298      	cmp	r0, r3
 8010b6c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010b70:	db16      	blt.n	8010ba0 <scalbnf+0x58>
 8010b72:	ee10 3a10 	vmov	r3, s0
 8010b76:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010b7a:	3a19      	subs	r2, #25
 8010b7c:	4402      	add	r2, r0
 8010b7e:	2afe      	cmp	r2, #254	; 0xfe
 8010b80:	dd15      	ble.n	8010bae <scalbnf+0x66>
 8010b82:	ee10 3a10 	vmov	r3, s0
 8010b86:	eddf 7a24 	vldr	s15, [pc, #144]	; 8010c18 <scalbnf+0xd0>
 8010b8a:	eddf 6a24 	vldr	s13, [pc, #144]	; 8010c1c <scalbnf+0xd4>
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	eeb0 7a67 	vmov.f32	s14, s15
 8010b94:	bfb8      	it	lt
 8010b96:	eef0 7a66 	vmovlt.f32	s15, s13
 8010b9a:	ee27 0a27 	vmul.f32	s0, s14, s15
 8010b9e:	4770      	bx	lr
 8010ba0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8010c20 <scalbnf+0xd8>
 8010ba4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010ba8:	4770      	bx	lr
 8010baa:	0dd2      	lsrs	r2, r2, #23
 8010bac:	e7e6      	b.n	8010b7c <scalbnf+0x34>
 8010bae:	2a00      	cmp	r2, #0
 8010bb0:	dd06      	ble.n	8010bc0 <scalbnf+0x78>
 8010bb2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010bb6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8010bba:	ee00 3a10 	vmov	s0, r3
 8010bbe:	4770      	bx	lr
 8010bc0:	f112 0f16 	cmn.w	r2, #22
 8010bc4:	da1a      	bge.n	8010bfc <scalbnf+0xb4>
 8010bc6:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010bca:	4298      	cmp	r0, r3
 8010bcc:	ee10 3a10 	vmov	r3, s0
 8010bd0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010bd4:	dd0a      	ble.n	8010bec <scalbnf+0xa4>
 8010bd6:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8010c18 <scalbnf+0xd0>
 8010bda:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8010c1c <scalbnf+0xd4>
 8010bde:	eef0 7a40 	vmov.f32	s15, s0
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	bf18      	it	ne
 8010be6:	eeb0 0a47 	vmovne.f32	s0, s14
 8010bea:	e7db      	b.n	8010ba4 <scalbnf+0x5c>
 8010bec:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8010c20 <scalbnf+0xd8>
 8010bf0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8010c24 <scalbnf+0xdc>
 8010bf4:	eef0 7a40 	vmov.f32	s15, s0
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	e7f3      	b.n	8010be4 <scalbnf+0x9c>
 8010bfc:	3219      	adds	r2, #25
 8010bfe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010c02:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8010c06:	eddf 7a08 	vldr	s15, [pc, #32]	; 8010c28 <scalbnf+0xe0>
 8010c0a:	ee07 3a10 	vmov	s14, r3
 8010c0e:	e7c4      	b.n	8010b9a <scalbnf+0x52>
 8010c10:	ffff3cb0 	.word	0xffff3cb0
 8010c14:	4c000000 	.word	0x4c000000
 8010c18:	7149f2ca 	.word	0x7149f2ca
 8010c1c:	f149f2ca 	.word	0xf149f2ca
 8010c20:	0da24260 	.word	0x0da24260
 8010c24:	8da24260 	.word	0x8da24260
 8010c28:	33000000 	.word	0x33000000

08010c2c <_init>:
 8010c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c2e:	bf00      	nop
 8010c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c32:	bc08      	pop	{r3}
 8010c34:	469e      	mov	lr, r3
 8010c36:	4770      	bx	lr

08010c38 <_fini>:
 8010c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c3a:	bf00      	nop
 8010c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c3e:	bc08      	pop	{r3}
 8010c40:	469e      	mov	lr, r3
 8010c42:	4770      	bx	lr
