Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 12:30:44 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   473 |
|    Minimum number of control sets                        |   473 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   473 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   431 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             438 |          166 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1428 |          262 |
| Yes          | No                    | No                     |           12939 |         2293 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------+--------------------+------------------+----------------+
| Clock Signal |                Enable Signal               |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm11/j0_write_en                          |                    |                1 |              1 |
|  clk         | fsm26/fsm26_write_en                       |                    |                1 |              2 |
|  clk         | fsm7/out[1]_i_1__7_n_0                     |                    |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                         |                    |                1 |              2 |
|  clk         | fsm28/fsm28_write_en                       |                    |                1 |              2 |
|  clk         | fsm23/fsm23_write_en                       |                    |                1 |              2 |
|  clk         | fsm22/fsm22_write_en                       |                    |                1 |              2 |
|  clk         | fsm21/out0                                 |                    |                1 |              2 |
|  clk         | fsm20/fsm20_write_en                       |                    |                1 |              2 |
|  clk         | fsm11/fsm11_write_en                       |                    |                2 |              2 |
|  clk         | fsm12/out[1]_i_1__29_n_0                   |                    |                1 |              2 |
|  clk         | fsm2/out[1]_i_1__17_n_0                    |                    |                1 |              2 |
|  clk         | fsm13/out[1]_i_1__30_n_0                   |                    |                2 |              2 |
|  clk         | fsm19/out[1]_i_1__40_n_0                   |                    |                1 |              2 |
|  clk         | fsm18/out[1]_i_1__39_n_0                   |                    |                1 |              2 |
|  clk         | fsm17/out[1]_i_1__37_n_0                   |                    |                1 |              2 |
|  clk         | fsm16/out[1]_i_1__34_n_0                   |                    |                2 |              2 |
|  clk         | fsm15/fsm15_write_en                       |                    |                1 |              2 |
|  clk         | fsm14/out[1]_i_1__31_n_0                   |                    |                1 |              2 |
|  clk         | fsm3/out[1]_i_1__9_n_0                     |                    |                1 |              2 |
|  clk         | fsm5/out[1]_i_1__18_n_0                    |                    |                1 |              2 |
|  clk         | fsm4/out[1]_i_1__14_n_0                    |                    |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__10_n_0                    |                    |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                         |                    |                2 |              2 |
|  clk         | fsm1/out[1]_i_1__12_n_0                    |                    |                1 |              2 |
|  clk         | fsm/fsm_write_en                           |                    |                2 |              3 |
|  clk         | fsm11/j0_write_en                          | fsm10/done_reg_4   |                1 |              3 |
|  clk         | fsm24/out[2]_i_1__18_n_0                   |                    |                1 |              3 |
|  clk         | fsm10/fsm10_write_en                       |                    |                1 |              3 |
|  clk         | fsm9/fsm9_write_en                         |                    |                2 |              3 |
|  clk         | fsm27/fsm27_write_en                       |                    |                3 |              3 |
|  clk         | fsm25/fsm25_write_en                       |                    |                1 |              3 |
|  clk         | fsm/j00_write_en                           | fsm/done_reg_17    |                2 |              4 |
|  clk         | fsm24/k10_write_en                         | fsm24/done_reg_3   |                1 |              4 |
|  clk         | fsm10/E[0]                                 |                    |                1 |              4 |
|  clk         | fsm26/i10_write_en                         | fsm26/done_reg     |                1 |              4 |
|  clk         | fsm27/j01_write_en                         | fsm27/done_reg     |                1 |              4 |
|  clk         | fsm11/i0_write_en                          | fsm11/done_reg     |                1 |              4 |
|  clk         | fsm29/out[3]_i_1__11_n_0                   |                    |                3 |              4 |
|  clk         | fsm0/i00_write_en                          | fsm0/done_reg      |                1 |              4 |
|  clk         | fsm28/i01_write_en                         | fsm28/done_reg     |                1 |              4 |
|  clk         | fsm25/j10_write_en                         | fsm25/done_reg     |                1 |              4 |
|  clk         | cond_stored27/out_reg[2]_12                |                    |               30 |             32 |
|  clk         | cond_stored27/out_reg[2]_2                 |                    |               23 |             32 |
|  clk         | cond_stored27/out_reg[2]_11                |                    |               26 |             32 |
|  clk         | cond_stored27/out_reg[2]_10                |                    |               25 |             32 |
|  clk         | cond_stored27/out_reg[2]_1                 |                    |               22 |             32 |
|  clk         | cond_stored18/out_reg[0]_9[0]              |                    |               20 |             32 |
|  clk         | cond_stored18/out_reg[0]_8[0]              |                    |               23 |             32 |
|  clk         | cond_stored18/out_reg[0]_7[0]              |                    |               20 |             32 |
|  clk         | cond_stored18/out_reg[0]_6[0]              |                    |               21 |             32 |
|  clk         | cond_stored18/out_reg[0]_5[0]              |                    |               18 |             32 |
|  clk         | cond_stored18/out_reg[0]_4[0]              |                    |               22 |             32 |
|  clk         | cond_stored27/E[0]                         |                    |               16 |             32 |
|  clk         | cond_stored28/out_reg[1]_5                 |                    |               21 |             32 |
|  clk         | cond_stored28/out_reg[1]_4                 |                    |               17 |             32 |
|  clk         | cond_stored28/out_reg[1]_3                 |                    |               20 |             32 |
|  clk         | cond_stored28/out_reg[1]_2                 |                    |               17 |             32 |
|  clk         | cond_stored28/out_reg[1]_16                |                    |               19 |             32 |
|  clk         | cond_stored28/out_reg[1]_15                |                    |               17 |             32 |
|  clk         | cond_stored28/out_reg[1]_14                |                    |               18 |             32 |
|  clk         | cond_stored28/out_reg[1]_13                |                    |               18 |             32 |
|  clk         | cond_stored28/out_reg[1]_12                |                    |               17 |             32 |
|  clk         | cond_stored28/out_reg[1]_11                |                    |               21 |             32 |
|  clk         | cond_stored28/out_reg[1]_10                |                    |               17 |             32 |
|  clk         | cond_stored28/out_reg[1]_1                 |                    |               15 |             32 |
|  clk         | cond_stored27/out_reg[2]_13                |                    |               24 |             32 |
|  clk         | cond_stored27/out_reg[2]_9                 |                    |               26 |             32 |
|  clk         | cond_stored27/out_reg[2]_8                 |                    |               22 |             32 |
|  clk         | cond_stored27/out_reg[2]_7                 |                    |               27 |             32 |
|  clk         | cond_stored27/out_reg[2]_6                 |                    |               26 |             32 |
|  clk         | cond_stored27/out_reg[2]_5                 |                    |               25 |             32 |
|  clk         | cond_stored27/out_reg[2]_4                 |                    |               24 |             32 |
|  clk         | cond_stored27/out_reg[2]_3                 |                    |               27 |             32 |
|  clk         | cond_stored18/E[0]                         |                    |               23 |             32 |
|  clk         | cond_stored27/out_reg[2]_16                |                    |               22 |             32 |
|  clk         | cond_stored27/out_reg[2]_15                |                    |               27 |             32 |
|  clk         | cond_stored27/out_reg[2]_14                |                    |               22 |             32 |
|  clk         | j01/out_reg[2]_7                           |                    |               22 |             32 |
|  clk         | cond_stored10/out_reg[0]_5[0]              |                    |               25 |             32 |
|  clk         | cond_stored10/out_reg[0]_4[0]              |                    |               21 |             32 |
|  clk         | cond_stored10/out_reg[0]_3[0]              |                    |               19 |             32 |
|  clk         | cond_stored10/out_reg[0]_2[0]              |                    |               21 |             32 |
|  clk         | cond_stored10/out_reg[0]_15[0]             |                    |               22 |             32 |
|  clk         | cond_stored10/out_reg[0]_14[0]             |                    |               20 |             32 |
|  clk         | cond_stored10/out_reg[0]_13[0]             |                    |               25 |             32 |
|  clk         | cond_stored10/out_reg[0]_12[0]             |                    |               22 |             32 |
|  clk         | cond_stored10/out_reg[0]_11[0]             |                    |               24 |             32 |
|  clk         | cond_stored10/out_reg[0]_10[0]             |                    |               23 |             32 |
|  clk         | cond_stored10/out_reg[0]_1[0]              |                    |               22 |             32 |
|  clk         | cond_stored10/E[0]                         |                    |               22 |             32 |
|  clk         | j01/out_reg[2]_9                           |                    |               26 |             32 |
|  clk         | j01/out_reg[2]_8                           |                    |               26 |             32 |
|  clk         | cond_stored10/out_reg[0]_6[0]              |                    |               24 |             32 |
|  clk         | j01/out_reg[2]_6                           |                    |               25 |             32 |
|  clk         | j01/out_reg[2]_5                           |                    |               28 |             32 |
|  clk         | j01/out_reg[2]_4                           |                    |               24 |             32 |
|  clk         | j01/out_reg[2]_35                          |                    |               17 |             32 |
|  clk         | j01/out_reg[2]_34                          |                    |               24 |             32 |
|  clk         | j01/out_reg[2]_33                          |                    |               23 |             32 |
|  clk         | j01/out_reg[2]_32                          |                    |               21 |             32 |
|  clk         | j01/out_reg[2]_31                          |                    |               22 |             32 |
|  clk         | j01/out_reg[2]_30                          |                    |               27 |             32 |
|  clk         | j01/out_reg[2]_29                          |                    |               24 |             32 |
|  clk         | j01/out_reg[2]_28                          |                    |               24 |             32 |
|  clk         | j01/out_reg[2]_27                          |                    |               21 |             32 |
|  clk         | j01/out_reg[2]_26                          |                    |               23 |             32 |
|  clk         | j01/out_reg[2]_25                          |                    |               25 |             32 |
|  clk         | cond_stored12/out_reg[0]_4[0]              |                    |               26 |             32 |
|  clk         | cond_stored18/out_reg[0]_2[0]              |                    |               21 |             32 |
|  clk         | cond_stored18/out_reg[0]_15[0]             |                    |               22 |             32 |
|  clk         | cond_stored18/out_reg[0]_14[0]             |                    |               20 |             32 |
|  clk         | cond_stored18/out_reg[0]_13[0]             |                    |               21 |             32 |
|  clk         | cond_stored18/out_reg[0]_12[0]             |                    |               23 |             32 |
|  clk         | cond_stored18/out_reg[0]_10[0]             |                    |               19 |             32 |
|  clk         | cond_stored18/out_reg[0]_1[0]              |                    |               21 |             32 |
|  clk         | cond_stored18/out_reg[0]_11[0]             |                    |               22 |             32 |
|  clk         | cond_stored29/out_reg[0]_10[0]             |                    |               21 |             32 |
|  clk         | cond_stored12/out_reg[0]_9[0]              |                    |               21 |             32 |
|  clk         | cond_stored12/out_reg[0]_8[0]              |                    |               19 |             32 |
|  clk         | cond_stored12/out_reg[0]_7[0]              |                    |               20 |             32 |
|  clk         | cond_stored12/out_reg[0]_6[0]              |                    |               23 |             32 |
|  clk         | cond_stored12/out_reg[0]_5[0]              |                    |               23 |             32 |
|  clk         | cond_stored18/out_reg[0]_3[0]              |                    |               17 |             32 |
|  clk         | cond_stored12/out_reg[0]_3[0]              |                    |               18 |             32 |
|  clk         | cond_stored12/out_reg[0]_2[0]              |                    |               25 |             32 |
|  clk         | cond_stored12/out_reg[0]_15[0]             |                    |               21 |             32 |
|  clk         | cond_stored12/out_reg[0]_14[0]             |                    |               22 |             32 |
|  clk         | cond_stored12/out_reg[0]_13[0]             |                    |               23 |             32 |
|  clk         | cond_stored12/out_reg[0]_11[0]             |                    |               24 |             32 |
|  clk         | cond_stored12/out_reg[0]_10[0]             |                    |               22 |             32 |
|  clk         | cond_stored12/out_reg[0]_12[0]             |                    |               22 |             32 |
|  clk         | cond_stored12/out_reg[0]_1[0]              |                    |               18 |             32 |
|  clk         | cond_stored12/E[0]                         |                    |               18 |             32 |
|  clk         | cond_stored10/out_reg[0]_9[0]              |                    |               22 |             32 |
|  clk         | cond_stored10/out_reg[0]_8[0]              |                    |               22 |             32 |
|  clk         | cond_stored10/out_reg[0]_7[0]              |                    |               25 |             32 |
|  clk         | cond_stored6/out_reg[2]_13                 |                    |               26 |             32 |
|  clk         | cond_stored8/out_reg[0]_11[0]              |                    |               18 |             32 |
|  clk         | cond_stored8/out_reg[0]_10[0]              |                    |               20 |             32 |
|  clk         | cond_stored8/out_reg[0]_1[0]               |                    |               20 |             32 |
|  clk         | cond_stored8/E[0]                          |                    |               22 |             32 |
|  clk         | cond_stored6/out_reg[2]_9                  |                    |               26 |             32 |
|  clk         | cond_stored6/out_reg[2]_8                  |                    |               26 |             32 |
|  clk         | cond_stored6/out_reg[2]_7                  |                    |               25 |             32 |
|  clk         | cond_stored6/out_reg[2]_6                  |                    |               23 |             32 |
|  clk         | cond_stored6/out_reg[2]_5                  |                    |               25 |             32 |
|  clk         | cond_stored6/out_reg[2]_4                  |                    |               23 |             32 |
|  clk         | cond_stored6/out_reg[2]_3                  |                    |               24 |             32 |
|  clk         | cond_stored6/out_reg[2]_2                  |                    |               23 |             32 |
|  clk         | cond_stored6/out_reg[2]_16                 |                    |               25 |             32 |
|  clk         | cond_stored6/out_reg[2]_15                 |                    |               26 |             32 |
|  clk         | cond_stored6/out_reg[2]_14                 |                    |               25 |             32 |
|  clk         | cond_stored8/out_reg[0]_12[0]              |                    |               21 |             32 |
|  clk         | cond_stored6/out_reg[2]_12                 |                    |               25 |             32 |
|  clk         | cond_stored6/out_reg[2]_11                 |                    |               27 |             32 |
|  clk         | cond_stored6/out_reg[2]_10                 |                    |               23 |             32 |
|  clk         | cond_stored6/out_reg[2]_1                  |                    |               23 |             32 |
|  clk         | cond_stored5/out_reg[0]_9[0]               |                    |               22 |             32 |
|  clk         | cond_stored5/out_reg[0]_8[0]               |                    |               23 |             32 |
|  clk         | cond_stored5/out_reg[0]_7[0]               |                    |               25 |             32 |
|  clk         | cond_stored5/out_reg[0]_6[0]               |                    |               21 |             32 |
|  clk         | cond_stored5/out_reg[0]_5[0]               |                    |               23 |             32 |
|  clk         | cond_stored5/out_reg[0]_4[0]               |                    |               23 |             32 |
|  clk         | cond_stored5/out_reg[0]_3[0]               |                    |               23 |             32 |
|  clk         | cond_stored5/out_reg[0]_2[0]               |                    |               25 |             32 |
|  clk         | cond_stored5/out_reg[0]_15[0]              |                    |               25 |             32 |
|  clk         | cond_stored5/out_reg[0]_14[0]              |                    |               28 |             32 |
|  clk         | cond_stored9/out_reg[0]_11[0]              |                    |               24 |             32 |
|  clk         | par_done_reg90/C_read0_1_1_10_write_en     |                    |               32 |             32 |
|  clk         | par_done_reg48/B_read0_1_0_10_write_en     |                    |               13 |             32 |
|  clk         | cond_stored9/out_reg[0]_9[0]               |                    |               25 |             32 |
|  clk         | cond_stored9/out_reg[0]_8[0]               |                    |               24 |             32 |
|  clk         | cond_stored9/out_reg[0]_7[0]               |                    |               22 |             32 |
|  clk         | cond_stored9/out_reg[0]_6[0]               |                    |               24 |             32 |
|  clk         | cond_stored9/out_reg[0]_5[0]               |                    |               25 |             32 |
|  clk         | cond_stored9/out_reg[0]_4[0]               |                    |               24 |             32 |
|  clk         | cond_stored9/out_reg[0]_3[0]               |                    |               22 |             32 |
|  clk         | cond_stored9/out_reg[0]_2[0]               |                    |               22 |             32 |
|  clk         | cond_stored9/out_reg[0]_15[0]              |                    |               22 |             32 |
|  clk         | cond_stored9/out_reg[0]_14[0]              |                    |               22 |             32 |
|  clk         | cond_stored9/out_reg[0]_13[0]              |                    |               25 |             32 |
|  clk         | cond_stored9/out_reg[0]_12[0]              |                    |               22 |             32 |
|  clk         | cond_stored5/out_reg[0]_13[0]              |                    |               27 |             32 |
|  clk         | cond_stored9/out_reg[0]_10[0]              |                    |               26 |             32 |
|  clk         | cond_stored9/out_reg[0]_1[0]               |                    |               22 |             32 |
|  clk         | cond_stored9/E[0]                          |                    |               21 |             32 |
|  clk         | cond_stored8/out_reg[0]_9[0]               |                    |               20 |             32 |
|  clk         | cond_stored8/out_reg[0]_8[0]               |                    |               21 |             32 |
|  clk         | cond_stored8/out_reg[0]_7[0]               |                    |               20 |             32 |
|  clk         | cond_stored8/out_reg[0]_6[0]               |                    |               19 |             32 |
|  clk         | cond_stored8/out_reg[0]_5[0]               |                    |               22 |             32 |
|  clk         | cond_stored8/out_reg[0]_4[0]               |                    |               21 |             32 |
|  clk         | cond_stored8/out_reg[0]_3[0]               |                    |               21 |             32 |
|  clk         | cond_stored8/out_reg[0]_15[0]              |                    |               20 |             32 |
|  clk         | cond_stored8/out_reg[0]_14[0]              |                    |               19 |             32 |
|  clk         | cond_stored8/out_reg[0]_2[0]               |                    |               17 |             32 |
|  clk         | cond_stored8/out_reg[0]_13[0]              |                    |               22 |             32 |
|  clk         | cond_stored29/out_reg[0]_5[0]              |                    |               16 |             32 |
|  clk         | cond_stored3/out_reg[0]_3[0]               |                    |               23 |             32 |
|  clk         | cond_stored3/out_reg[0]_15[0]              |                    |               26 |             32 |
|  clk         | cond_stored3/out_reg[0]_14[0]              |                    |               23 |             32 |
|  clk         | cond_stored3/out_reg[0]_2[0]               |                    |               23 |             32 |
|  clk         | cond_stored3/out_reg[0]_13[0]              |                    |               29 |             32 |
|  clk         | cond_stored3/out_reg[0]_12[0]              |                    |               28 |             32 |
|  clk         | cond_stored3/out_reg[0]_11[0]              |                    |               23 |             32 |
|  clk         | cond_stored3/out_reg[0]_10[0]              |                    |               27 |             32 |
|  clk         | cond_stored3/out_reg[0]_1[0]               |                    |               26 |             32 |
|  clk         | cond_stored3/E[0]                          |                    |               24 |             32 |
|  clk         | cond_stored29/out_reg[0]_9[0]              |                    |               18 |             32 |
|  clk         | cond_stored29/out_reg[0]_8[0]              |                    |               22 |             32 |
|  clk         | cond_stored29/out_reg[0]_7[0]              |                    |               17 |             32 |
|  clk         | cond_stored29/out_reg[0]_6[0]              |                    |               17 |             32 |
|  clk         | cond_stored3/out_reg[0]_4[0]               |                    |               26 |             32 |
|  clk         | cond_stored29/out_reg[0]_4[0]              |                    |               16 |             32 |
|  clk         | cond_stored29/out_reg[0]_3[0]              |                    |               16 |             32 |
|  clk         | cond_stored29/out_reg[0]_2[0]              |                    |               18 |             32 |
|  clk         | cond_stored29/out_reg[0]_15[0]             |                    |               21 |             32 |
|  clk         | cond_stored29/out_reg[0]_14[0]             |                    |               16 |             32 |
|  clk         | cond_stored29/out_reg[0]_13[0]             |                    |               19 |             32 |
|  clk         | cond_stored29/out_reg[0]_12[0]             |                    |               17 |             32 |
|  clk         | cond_stored29/out_reg[0]_11[0]             |                    |               18 |             32 |
|  clk         | cond_stored29/out_reg[0]_1[0]              |                    |               17 |             32 |
|  clk         | tmp_read0_0_0_10/tmp_read0_0_0_10_write_en |                    |                9 |             32 |
|  clk         | cond_stored29/E[0]                         |                    |               17 |             32 |
|  clk         | cond_stored28/out_reg[1]_9                 |                    |               17 |             32 |
|  clk         | cond_stored28/out_reg[1]_8                 |                    |               19 |             32 |
|  clk         | cond_stored28/out_reg[1]_7                 |                    |               23 |             32 |
|  clk         | cond_stored4/out_reg[0]_15[0]              |                    |               26 |             32 |
|  clk         | cond_stored5/out_reg[0]_12[0]              |                    |               24 |             32 |
|  clk         | cond_stored5/out_reg[0]_11[0]              |                    |               24 |             32 |
|  clk         | cond_stored5/out_reg[0]_10[0]              |                    |               24 |             32 |
|  clk         | cond_stored5/out_reg[0]_1[0]               |                    |               24 |             32 |
|  clk         | cond_stored5/E[0]                          |                    |               25 |             32 |
|  clk         | cond_stored41/E[0]                         |                    |               10 |             32 |
|  clk         | cond_stored4/out_reg[0]_9[0]               |                    |               28 |             32 |
|  clk         | cond_stored4/out_reg[0]_8[0]               |                    |               27 |             32 |
|  clk         | cond_stored4/out_reg[0]_7[0]               |                    |               30 |             32 |
|  clk         | cond_stored4/out_reg[0]_6[0]               |                    |               26 |             32 |
|  clk         | cond_stored4/out_reg[0]_5[0]               |                    |               24 |             32 |
|  clk         | cond_stored4/out_reg[0]_4[0]               |                    |               27 |             32 |
|  clk         | cond_stored4/out_reg[0]_3[0]               |                    |               24 |             32 |
|  clk         | cond_stored4/out_reg[0]_2[0]               |                    |               24 |             32 |
|  clk         | cond_stored28/out_reg[1]_6                 |                    |               14 |             32 |
|  clk         | cond_stored4/out_reg[0]_14[0]              |                    |               24 |             32 |
|  clk         | cond_stored4/out_reg[0]_13[0]              |                    |               27 |             32 |
|  clk         | cond_stored4/out_reg[0]_12[0]              |                    |               26 |             32 |
|  clk         | cond_stored4/out_reg[0]_11[0]              |                    |               25 |             32 |
|  clk         | cond_stored4/out_reg[0]_1[0]               |                    |               26 |             32 |
|  clk         | cond_stored4/out_reg[0]_10[0]              |                    |               23 |             32 |
|  clk         | cond_stored4/E[0]                          |                    |               28 |             32 |
|  clk         | cond_stored35/E[0]                         |                    |               14 |             32 |
|  clk         | cond_stored31/E[0]                         |                    |               17 |             32 |
|  clk         | cond_stored3/out_reg[0]_9[0]               |                    |               25 |             32 |
|  clk         | cond_stored3/out_reg[0]_8[0]               |                    |               23 |             32 |
|  clk         | cond_stored3/out_reg[0]_7[0]               |                    |               24 |             32 |
|  clk         | cond_stored3/out_reg[0]_6[0]               |                    |               26 |             32 |
|  clk         | cond_stored3/out_reg[0]_5[0]               |                    |               26 |             32 |
|  clk         | fsm10/out_reg[0]_13[0]                     |                    |               10 |             32 |
|  clk         | fsm10/out_reg[0]_25[0]                     |                    |               15 |             32 |
|  clk         | fsm10/out_reg[0]_24[0]                     |                    |               18 |             32 |
|  clk         | fsm10/out_reg[0]_23[0]                     |                    |               16 |             32 |
|  clk         | fsm10/out_reg[0]_22[0]                     |                    |               19 |             32 |
|  clk         | fsm10/out_reg[0]_21[0]                     |                    |               15 |             32 |
|  clk         | fsm10/out_reg[0]_20[0]                     |                    |               21 |             32 |
|  clk         | fsm10/out_reg[0]_19[0]                     |                    |               10 |             32 |
|  clk         | fsm10/out_reg[0]_18[0]                     |                    |               19 |             32 |
|  clk         | fsm10/out_reg[0]_17[0]                     |                    |               10 |             32 |
|  clk         | fsm10/out_reg[0]_16[0]                     |                    |               20 |             32 |
|  clk         | fsm10/out_reg[0]_14[0]                     |                    |               21 |             32 |
|  clk         | fsm10/out_reg[0]_26[0]                     |                    |               19 |             32 |
|  clk         | fsm10/out_reg[0]_15[0]                     |                    |               10 |             32 |
|  clk         | fsm10/out_reg[0]_12[0]                     |                    |               18 |             32 |
|  clk         | fsm1/done_reg_0                            |                    |                6 |             32 |
|  clk         | fsm/out_reg[0]_45[0]                       |                    |               22 |             32 |
|  clk         | fsm/out_reg[0]_44[0]                       |                    |               18 |             32 |
|  clk         | fsm/out_reg[0]_43[0]                       |                    |               21 |             32 |
|  clk         | fsm/out_reg[0]_42[0]                       |                    |               18 |             32 |
|  clk         | fsm/out_reg[0]_41[0]                       |                    |               19 |             32 |
|  clk         | fsm/out_reg[0]_40[0]                       |                    |               17 |             32 |
|  clk         | fsm/out_reg[0]_39[0]                       |                    |               21 |             32 |
|  clk         | fsm/out_reg[0]_38[0]                       |                    |               15 |             32 |
|  clk         | fsm13/out_reg[0]_17[0]                     |                    |               15 |             32 |
|  clk         | fsm15/out_reg[0]_12[0]                     |                    |               14 |             32 |
|  clk         | fsm15/out_reg[0]_11[0]                     |                    |               15 |             32 |
|  clk         | fsm15/out_reg[0]_10[0]                     |                    |               13 |             32 |
|  clk         | fsm15/E[0]                                 |                    |               14 |             32 |
|  clk         | fsm13/out_reg[0]_9[0]                      |                    |               14 |             32 |
|  clk         | fsm13/out_reg[0]_8[0]                      |                    |               14 |             32 |
|  clk         | fsm13/out_reg[0]_7[0]                      |                    |               14 |             32 |
|  clk         | fsm13/out_reg[0]_6[0]                      |                    |               14 |             32 |
|  clk         | fsm13/out_reg[0]_5[0]                      |                    |               14 |             32 |
|  clk         | fsm13/out_reg[0]_4[0]                      |                    |               16 |             32 |
|  clk         | fsm13/out_reg[0]_3[0]                      |                    |               15 |             32 |
|  clk         | fsm/out_reg[0]_37[0]                       |                    |               20 |             32 |
|  clk         | fsm13/out_reg[0]_16[0]                     |                    |               14 |             32 |
|  clk         | fsm13/out_reg[0]_15[0]                     |                    |               16 |             32 |
|  clk         | fsm13/out_reg[0]_14[0]                     |                    |               15 |             32 |
|  clk         | fsm13/out_reg[0]_13[0]                     |                    |               14 |             32 |
|  clk         | fsm13/out_reg[0]_12[0]                     |                    |               15 |             32 |
|  clk         | fsm13/out_reg[0]_11[0]                     |                    |               16 |             32 |
|  clk         | fsm13/out_reg[0]_10[0]                     |                    |               16 |             32 |
|  clk         | fsm13/E[0]                                 |                    |               14 |             32 |
|  clk         | B_read0_1_1_10/B_read0_1_1_10_write_en     |                    |               13 |             32 |
|  clk         | fsm10/out_reg[0]_27[0]                     |                    |               14 |             32 |
|  clk         | mult_pipe9/bin_read9_0_write_en            |                    |               11 |             32 |
|  clk         | fsm/E[0]                                   |                    |                8 |             32 |
|  clk         | fsm/tmp_int_read0_0_write_en               |                    |               11 |             32 |
|  clk         | fsm/D_int_read0_0_write_en                 |                    |               11 |             32 |
|  clk         | B_read0_1_1_00/B_read0_1_1_00_write_en     |                    |                8 |             32 |
|  clk         | B_read0_1_0_00/B_read0_1_0_00_write_en     |                    |                8 |             32 |
|  clk         | B_read0_0_1_10/B_read0_0_1_10_write_en     |                    |               32 |             32 |
|  clk         | B_read0_0_1_00/B_read0_0_1_00_write_en     |                    |               32 |             32 |
|  clk         | d_tmp_0_10/d_tmp_0_10_write_en             |                    |               32 |             32 |
|  clk         | B_read0_0_0_10/B_read0_0_0_10_write_en     |                    |               32 |             32 |
|  clk         | B_read0_0_0_00/B_read0_0_0_00_write_en     |                    |               32 |             32 |
|  clk         | A_read0_1_1_10/A_read0_1_1_10_write_en     |                    |               32 |             32 |
|  clk         | fsm/done_reg_11[0]                         |                    |               12 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en            |                    |                9 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en            |                    |               11 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en            |                    |               10 |             32 |
|  clk         | mult_pipe20/E[0]                           |                    |               13 |             32 |
|  clk         | mult_pipe19/E[0]                           |                    |               12 |             32 |
|  clk         | mult_pipe17/E[0]                           |                    |               14 |             32 |
|  clk         | mult_pipe15/bin_read15_0_write_en          |                    |               11 |             32 |
|  clk         | mult_pipe13/bin_read13_0_write_en          |                    |                7 |             32 |
|  clk         | mult_pipe11/bin_read11_0_write_en          |                    |                7 |             32 |
|  clk         | mult_pipe10/E[0]                           |                    |                8 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en            |                    |                7 |             32 |
|  clk         | fsm/done_reg_5[0]                          |                    |               14 |             32 |
|  clk         | fsm/out_reg[0]_36[0]                       |                    |               21 |             32 |
|  clk         | fsm/out_reg[0]_35[0]                       |                    |               18 |             32 |
|  clk         | fsm/out_reg[0]_34[0]                       |                    |               20 |             32 |
|  clk         | fsm/out_reg[0]_33[0]                       |                    |               20 |             32 |
|  clk         | fsm/out_reg[0]_32[0]                       |                    |               21 |             32 |
|  clk         | fsm/out_reg[0]_31[0]                       |                    |               18 |             32 |
|  clk         | fsm/out_reg[0]_30[0]                       |                    |               21 |             32 |
|  clk         | fsm/done_reg_9[0]                          |                    |               12 |             32 |
|  clk         | fsm/done_reg_8[0]                          |                    |               10 |             32 |
|  clk         | fsm/done_reg_7[0]                          |                    |               14 |             32 |
|  clk         | fsm/done_reg_6[0]                          |                    |               10 |             32 |
|  clk         | j01/out_reg[2]_23                          |                    |               21 |             32 |
|  clk         | fsm/done_reg_4[0]                          |                    |               10 |             32 |
|  clk         | fsm/done_reg_3[0]                          |                    |               14 |             32 |
|  clk         | fsm/done_reg_2[0]                          |                    |               10 |             32 |
|  clk         | fsm/done_reg_16[0]                         |                    |               11 |             32 |
|  clk         | fsm/done_reg_15[0]                         |                    |               12 |             32 |
|  clk         | fsm/done_reg_14[0]                         |                    |               11 |             32 |
|  clk         | fsm/done_reg_13[0]                         |                    |               12 |             32 |
|  clk         | fsm/done_reg_12[0]                         |                    |               11 |             32 |
|  clk         | fsm/done_reg_10[0]                         |                    |               11 |             32 |
|  clk         | fsm/done_reg_1[0]                          |                    |               14 |             32 |
|  clk         | fsm9/alpha_int_read0_0_0_10_write_en       |                    |               11 |             32 |
|  clk         | fsm9/out_reg[0]_16[0]                      |                    |               11 |             32 |
|  clk         | fsm9/out_reg[0]_14[0]                      |                    |               12 |             32 |
|  clk         | fsm9/out_reg[0]_12[0]                      |                    |               13 |             32 |
|  clk         | fsm9/out_reg[0]_10[0]                      |                    |                9 |             32 |
|  clk         | fsm9/E[0]                                  |                    |               13 |             32 |
|  clk         | fsm9/alpha_int_read0_1_1_10_write_en       |                    |                9 |             32 |
|  clk         | fsm9/alpha_int_read0_1_1_00_write_en       |                    |                9 |             32 |
|  clk         | fsm9/alpha_int_read0_1_0_10_write_en       |                    |                8 |             32 |
|  clk         | fsm9/alpha_int_read0_1_0_00_write_en       |                    |                7 |             32 |
|  clk         | fsm9/alpha_int_read0_0_1_10_write_en       |                    |               12 |             32 |
|  clk         | fsm9/alpha_int_read0_0_1_00_write_en       |                    |               15 |             32 |
|  clk         | C_read0_1_0_10/C_read0_1_0_10_write_en     |                    |               32 |             32 |
|  clk         | fsm9/alpha_int_read0_0_0_00_write_en       |                    |               13 |             32 |
|  clk         | fsm8/done_reg_1                            |                    |               11 |             32 |
|  clk         | fsm7/done_reg_1                            |                    |                7 |             32 |
|  clk         | fsm6/done_reg_1                            |                    |                7 |             32 |
|  clk         | fsm5/done_reg_1                            |                    |                8 |             32 |
|  clk         | fsm4/done_reg_1                            |                    |               10 |             32 |
|  clk         | fsm3/E[0]                                  |                    |                9 |             32 |
|  clk         | fsm3/done_reg_1                            |                    |                9 |             32 |
|  clk         | fsm27/E[0]                                 |                    |               12 |             32 |
|  clk         | fsm25/d_tmp_1_10_write_en                  |                    |                9 |             32 |
|  clk         | j01/out_reg[2]_12                          |                    |               26 |             32 |
|  clk         | j01/out_reg[2]_24                          |                    |               23 |             32 |
|  clk         | j01/out_reg[2]_22                          |                    |               21 |             32 |
|  clk         | j01/out_reg[2]_21                          |                    |               23 |             32 |
|  clk         | j01/out_reg[2]_20                          |                    |               24 |             32 |
|  clk         | j01/out_reg[2]_19                          |                    |               23 |             32 |
|  clk         | j01/out_reg[2]_18                          |                    |               24 |             32 |
|  clk         | j01/out_reg[2]_17                          |                    |               27 |             32 |
|  clk         | j01/out_reg[2]_16                          |                    |               25 |             32 |
|  clk         | j01/out_reg[2]_15                          |                    |               26 |             32 |
|  clk         | j01/out_reg[2]_14                          |                    |               23 |             32 |
|  clk         | j01/out_reg[2]_13                          |                    |               26 |             32 |
|  clk         | fsm15/out_reg[0]_14[0]                     |                    |               14 |             32 |
|  clk         | j01/out_reg[2]_11                          |                    |               25 |             32 |
|  clk         | j01/out_reg[2]_10                          |                    |               24 |             32 |
|  clk         | tmp_read0_1_1_10/tmp_read0_1_1_10_write_en |                    |                5 |             32 |
|  clk         | tmp_read0_1_1_00/tmp_read0_1_1_00_write_en |                    |                6 |             32 |
|  clk         | tmp_read0_1_0_10/tmp_read0_1_0_10_write_en |                    |               32 |             32 |
|  clk         | tmp_read0_1_0_00/tmp_read0_1_0_00_write_en |                    |                8 |             32 |
|  clk         | tmp_read0_0_1_10/tmp_read0_0_1_10_write_en |                    |                7 |             32 |
|  clk         | tmp_read0_0_1_00/tmp_read0_0_1_00_write_en |                    |               15 |             32 |
|  clk         | tmp_read0_0_0_00/tmp_read0_0_0_00_write_en |                    |               32 |             32 |
|  clk         | C_read0_1_1_00/C_read0_1_1_00_write_en     |                    |               32 |             32 |
|  clk         | fsm15/out_reg[0]_9[0]                      |                    |               13 |             32 |
|  clk         | fsm24/done_reg_10[0]                       |                    |               13 |             32 |
|  clk         | fsm24/E[0]                                 |                    |               12 |             32 |
|  clk         | fsm23/out_reg[0]_0                         |                    |                4 |             32 |
|  clk         | fsm22/v1_0_1_10_write_en                   |                    |                6 |             32 |
|  clk         | fsm21/out_reg[0]_0                         |                    |                9 |             32 |
|  clk         | fsm20/v1_0_0_10_write_en                   |                    |               15 |             32 |
|  clk         | fsm2/done_reg_1                            |                    |                9 |             32 |
|  clk         | fsm19/v1_1_1_00_write_en                   |                    |                4 |             32 |
|  clk         | fsm18/v1_0_1_00_write_en                   |                    |                3 |             32 |
|  clk         | fsm17/v1_1_0_00_write_en                   |                    |               11 |             32 |
|  clk         | fsm16/out_reg[0]_0                         |                    |                8 |             32 |
|  clk         | fsm25/d_tmp_0_00_write_en                  |                    |               11 |             32 |
|  clk         | fsm15/out_reg[0]_8[0]                      |                    |               15 |             32 |
|  clk         | fsm15/out_reg[0]_7[0]                      |                    |               14 |             32 |
|  clk         | fsm15/out_reg[0]_6[0]                      |                    |               14 |             32 |
|  clk         | fsm15/out_reg[0]_5[0]                      |                    |               13 |             32 |
|  clk         | fsm15/out_reg[0]_4[0]                      |                    |               12 |             32 |
|  clk         | fsm15/out_reg[0]_3[0]                      |                    |               12 |             32 |
|  clk         | fsm15/out_reg[0]_17[0]                     |                    |               14 |             32 |
|  clk         | fsm15/out_reg[0]_16[0]                     |                    |               13 |             32 |
|  clk         | fsm15/out_reg[0]_15[0]                     |                    |               14 |             32 |
|  clk         | fsm15/out_reg[0]_13[0]                     |                    |               16 |             32 |
|  clk         | fsm24/done_reg_11[0]                       |                    |               18 |             32 |
|  clk         | fsm25/d_tmp_1_00_write_en                  |                    |                8 |             32 |
|  clk         | fsm25/beta_int_read0_1_10_write_en         |                    |                6 |             32 |
|  clk         | fsm25/beta_int_read0_1_00_write_en         |                    |                9 |             32 |
|  clk         | fsm25/beta_int_read0_0_10_write_en         |                    |                7 |             32 |
|  clk         | fsm25/beta_int_read0_0_00_write_en         |                    |               10 |             32 |
|  clk         | fsm24/out_reg[0]_17[0]                     |                    |               12 |             32 |
|  clk         | fsm24/out_reg[0]_16[0]                     |                    |               12 |             32 |
|  clk         | fsm24/done_reg_9[0]                        |                    |               16 |             32 |
|  clk         | fsm24/done_reg_8[0]                        |                    |               14 |             32 |
|  clk         | fsm24/done_reg_7[0]                        |                    |               16 |             32 |
|  clk         | fsm24/done_reg_6[0]                        |                    |               14 |             32 |
|  clk         | fsm24/done_reg_4[0]                        |                    |               15 |             32 |
|  clk         | fsm24/done_reg_5[0]                        |                    |               16 |             32 |
|  clk         | fsm24/done_reg_12[0]                       |                    |               14 |             32 |
|  clk         | fsm24/done_reg[0]                          |                    |               14 |             32 |
|  clk         | fsm24/done_reg_13[0]                       |                    |               15 |             32 |
|  clk         | fsm24/done_reg_14[0]                       |                    |               14 |             32 |
|  clk         | fsm24/done_reg_15[0]                       |                    |               15 |             32 |
|  clk         | fsm24/done_reg_16[0]                       |                    |               15 |             32 |
|  clk         | fsm24/done_reg_17[0]                       |                    |               14 |             32 |
|  clk         | fsm24/done_reg_18[0]                       |                    |               12 |             32 |
|  clk         | fsm24/done_reg_19[0]                       |                    |               13 |             32 |
|  clk         |                                            | mult_pipe26/p_0_in |                9 |             51 |
|  clk         |                                            | mult_pipe25/p_0_in |                8 |             51 |
|  clk         |                                            | mult_pipe24/p_0_in |                7 |             51 |
|  clk         |                                            | mult_pipe2/p_0_in  |               10 |             51 |
|  clk         |                                            | mult_pipe19/p_0_in |                8 |             51 |
|  clk         |                                            | mult_pipe17/p_0_in |               12 |             51 |
|  clk         |                                            | mult_pipe16/p_0_in |                8 |             51 |
|  clk         |                                            | mult_pipe15/p_0_in |               13 |             51 |
|  clk         |                                            | mult_pipe14/p_0_in |                8 |             51 |
|  clk         |                                            | mult_pipe13/p_0_in |                9 |             51 |
|  clk         |                                            | mult_pipe11/p_0_in |                9 |             51 |
|  clk         |                                            | mult_pipe10/p_0_in |                8 |             51 |
|  clk         |                                            | mult_pipe1/p_0_in  |                8 |             51 |
|  clk         |                                            | mult_pipe0/p_0_in  |                9 |             51 |
|  clk         |                                            | mult_pipe27/p_0_in |               13 |             51 |
|  clk         |                                            | mult_pipe3/p_0_in  |                8 |             51 |
|  clk         |                                            | mult_pipe5/p_0_in  |               11 |             51 |
|  clk         |                                            | mult_pipe6/p_0_in  |               13 |             51 |
|  clk         |                                            | mult_pipe7/p_0_in  |                9 |             51 |
|  clk         |                                            | mult_pipe8/p_0_in  |               11 |             51 |
|  clk         |                                            | mult_pipe9/p_0_in  |               11 |             51 |
|  clk         |                                            | fsm14/RSTP         |                6 |             51 |
|  clk         |                                            | fsm16/RSTP         |                8 |             51 |
|  clk         |                                            | fsm17/RSTP         |                7 |             51 |
|  clk         |                                            | fsm18/RSTP         |                9 |             51 |
|  clk         |                                            | fsm19/RSTP         |               12 |             51 |
|  clk         |                                            | fsm3/RSTP          |                7 |             51 |
|  clk         |                                            | fsm7/RSTP          |               11 |             51 |
|  clk         |                                            |                    |              166 |            438 |
+--------------+--------------------------------------------+--------------------+------------------+----------------+


