static void F_1 ( struct V_1 * V_1 ,\r\nT_1 V_2 ,\r\nT_1 V_3 )\r\n{\r\nF_2 ( V_1 -> V_4 ,\r\nF_3 ( V_1 -> V_4 , 0 ) ,\r\n0 ,\r\nV_5 | V_6 | V_7 ,\r\n0 ,\r\nV_2 , V_1 -> V_8 , V_3 , 500 ) ;\r\n}\r\nstatic int F_4 ( struct V_1 * V_1 ,\r\nT_1 V_9 , T_1 V_2 , T_1 V_10 )\r\n{\r\nint V_11 ;\r\nF_5 ( V_12 , L_1 , V_2 , V_10 ) ;\r\nV_11 = F_2 ( V_1 -> V_4 ,\r\nF_6 ( V_1 -> V_4 , 0 ) ,\r\nV_9 ,\r\nV_13 | V_6 | V_7 ,\r\nV_10 , V_2 , NULL , 0 , 500 ) ;\r\nif ( V_11 < 0 )\r\nF_7 ( L_2 , V_11 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic int F_8 ( struct V_1 * V_1 ,\r\nT_1 V_9 ,\r\nT_1 V_2 ,\r\nT_1 V_3 )\r\n{\r\nint V_11 ;\r\nV_1 -> V_8 [ 1 ] = 0 ;\r\nV_11 = F_2 ( V_1 -> V_4 ,\r\nF_3 ( V_1 -> V_4 , 0 ) ,\r\nV_9 ,\r\nV_5 | V_6 | V_7 ,\r\n0 ,\r\nV_2 ,\r\nV_1 -> V_8 , V_3 ,\r\n500 ) ;\r\nif ( V_11 < 0 ) {\r\nF_7 ( L_3 , V_11 ) ;\r\nreturn V_11 ;\r\n}\r\nreturn ( V_1 -> V_8 [ 1 ] << 8 ) + V_1 -> V_8 [ 0 ] ;\r\n}\r\nstatic int F_9 ( struct V_1 * V_1 ,\r\nT_1 V_14 , T_1 V_2 , T_1 V_10 )\r\n{\r\nint V_11 , V_15 = 20 ;\r\nwhile ( -- V_15 > 0 ) {\r\nV_11 = F_8 ( V_1 , V_14 , V_2 , 1 ) ;\r\nif ( V_11 == V_10 )\r\nreturn 0 ;\r\nF_10 ( 50 ) ;\r\n}\r\nreturn - V_16 ;\r\n}\r\nstatic int F_11 ( struct V_1 * V_1 ,\r\nconst T_1 V_17 [] [ 3 ] )\r\n{\r\nint V_11 , V_18 = 0 ;\r\nwhile ( V_17 [ V_18 ] [ 0 ] != 0 || V_17 [ V_18 ] [ 1 ] != 0 || V_17 [ V_18 ] [ 2 ] != 0 ) {\r\nV_11 = F_4 ( V_1 , V_17 [ V_18 ] [ 0 ] , V_17 [ V_18 ] [ 2 ] , V_17 [ V_18 ] [ 1 ] ) ;\r\nif ( V_11 < 0 )\r\nreturn V_11 ;\r\nV_18 ++ ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_12 ( struct V_1 * V_1 ,\r\nunsigned int V_19 ,\r\nunsigned int V_20 ,\r\nunsigned int V_21 ,\r\nconst T_2 V_22 [ 2 ] [ 64 ] )\r\n{\r\nint V_18 , V_23 ;\r\nfor ( V_18 = 0 ; V_18 < 64 ; V_18 ++ ) {\r\nV_23 = F_4 ( V_1 , V_19 , V_20 + V_18 , V_22 [ 0 ] [ V_18 ] ) ;\r\nif ( V_23 < 0 )\r\nreturn V_23 ;\r\n}\r\nfor ( V_18 = 0 ; V_18 < 64 ; V_18 ++ ) {\r\nV_23 = F_4 ( V_1 , V_19 , V_21 + V_18 , V_22 [ 1 ] [ V_18 ] ) ;\r\nif ( V_23 < 0 )\r\nreturn V_23 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( struct V_1 * V_1 )\r\n{\r\nF_1 ( V_1 , 0x0d04 , 2 ) ;\r\nF_5 ( V_24 , L_4 ,\r\nV_1 -> V_8 [ 0 ] , V_1 -> V_8 [ 1 ] ) ;\r\n}\r\nstatic void F_14 ( struct V_1 * V_1 )\r\n{\r\nF_1 ( V_1 , 0x0d05 , 2 ) ;\r\nF_5 ( V_24 , L_5 ,\r\nV_1 -> V_8 [ 0 ] , V_1 -> V_8 [ 1 ] ) ;\r\nF_4 ( V_1 , 0x00 , 0x8167 , 0x5a ) ;\r\nF_13 ( V_1 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8168 , 0x22 ) ;\r\nF_4 ( V_1 , 0x00 , 0x816a , 0xc0 ) ;\r\nF_4 ( V_1 , 0x00 , 0x816b , 0x0b ) ;\r\nF_4 ( V_1 , 0x00 , 0x8169 , 0x25 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8157 , 0x5b ) ;\r\nF_4 ( V_1 , 0x00 , 0x8158 , 0x5b ) ;\r\nF_4 ( V_1 , 0x00 , 0x813f , 0x03 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8151 , 0x4a ) ;\r\nF_4 ( V_1 , 0x00 , 0x8153 , 0x78 ) ;\r\nF_4 ( V_1 , 0x00 , 0x0d01 , 0x04 ) ;\r\nF_4 ( V_1 , 0x00 , 0x0d02 , 0x01 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8169 , 0x25 ) ;\r\nF_4 ( V_1 , 0x00 , 0x0d01 , 0x02 ) ;\r\n}\r\nstatic void F_15 ( struct V_1 * V_1 ,\r\nT_2 V_25 , T_2 V_26 )\r\n{\r\nint V_27 ;\r\nF_4 ( V_1 , 0 , 0x8001 , V_25 ) ;\r\nF_4 ( V_1 , 0 , 0x8002 , V_26 ) ;\r\nV_27 = V_1 -> V_28 . V_29 [ ( int ) V_1 -> V_30 ] . V_31 ;\r\nF_4 ( V_1 , 0 , 0x8003 , V_27 << 4 ) ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_1 )\r\n{\r\nint V_23 ;\r\nV_23 = F_4 ( V_1 , 0xe0 , 0x0001 , 0x0000 ) ;\r\nif ( V_23 < 0 )\r\nreturn V_23 ;\r\nV_23 = F_9 ( V_1 , 0x06 , 0x0000 , 0x0000 ) ;\r\nif ( V_23 < 0 )\r\nreturn V_23 ;\r\nV_23 = F_4 ( V_1 , 0xe0 , 0x0000 , 0x0000 ) ;\r\nif ( V_23 < 0 )\r\nreturn V_23 ;\r\nV_23 = F_9 ( V_1 , 0x06 , 0 , 0 ) ;\r\nif ( V_23 < 0 ) {\r\nF_17 ( L_6 ) ;\r\nreturn V_23 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( struct V_1 * V_1 )\r\n{\r\nif ( F_19 ( V_1 -> V_4 , V_1 -> V_32 , 0 ) < 0 ) {\r\nF_17 ( L_7 ) ;\r\ngoto error;\r\n}\r\nF_13 ( V_1 ) ;\r\nF_1 ( V_1 , 0x0d00 , 1 ) ;\r\nF_5 ( V_33 , L_8 , V_1 -> V_34 ) ;\r\nif ( F_19 ( V_1 -> V_4 ,\r\nV_1 -> V_32 ,\r\nV_1 -> V_34 ) < 0 ) {\r\nF_17 ( L_7 ) ;\r\ngoto error;\r\n}\r\nreturn 0 ;\r\nerror:\r\nreturn - V_35 ;\r\n}\r\nstatic void F_20 ( struct V_1 * V_1 )\r\n{\r\nint V_23 ;\r\nT_2 V_36 ;\r\nF_4 ( V_1 , 0x00 , 0x0d01 , 0x01 ) ;\r\nF_4 ( V_1 , 0x00 , 0x0d03 , 0x00 ) ;\r\nF_4 ( V_1 , 0x00 , 0x0d02 , 0x01 ) ;\r\nF_4 ( V_1 , 0x00 , 0x850a , 0x0001 ) ;\r\nV_23 = F_12 ( V_1 , 0x00 , 0x8800 , 0x8840 ,\r\nV_37 ) ;\r\nif ( V_23 < 0 )\r\nF_17 ( L_9 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8880 , 2 ) ;\r\nF_4 ( V_1 , 0x00 , 0x800a , 0x00 ) ;\r\nF_4 ( V_1 , 0x00 , 0x820f , 0x01 ) ;\r\nF_4 ( V_1 , 0x00 , 0x870a , 0x04 ) ;\r\nF_4 ( V_1 , 0 , 0x8003 , 0x00 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8000 , 0x0004 ) ;\r\nF_10 ( 2000 ) ;\r\nif ( F_9 ( V_1 , 0 , 0x8000 , 0x44 ) != 0 ) {\r\nF_1 ( V_1 , 0x816b , 1 ) ;\r\nV_36 = V_1 -> V_8 [ 0 ] ;\r\nF_4 ( V_1 , 0x00 , 0x816b , V_36 ) ;\r\n}\r\n}\r\nstatic int F_21 ( struct V_1 * V_1 ,\r\nconst struct V_38 * V_39 )\r\n{\r\nstruct V_40 * V_40 = (struct V_40 * ) V_1 ;\r\nstruct V_28 * V_28 ;\r\nV_28 = & V_1 -> V_28 ;\r\nV_40 -> V_41 = V_39 -> V_42 ;\r\nif ( V_40 -> V_41 != V_43 ) {\r\nV_28 -> V_29 = V_44 ;\r\nV_28 -> V_45 = F_22 ( V_44 ) ;\r\n} else {\r\nV_28 -> V_29 = V_46 ;\r\nV_28 -> V_45 = F_22 ( V_46 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_23 ( struct V_1 * V_1 )\r\n{\r\nstruct V_40 * V_40 = (struct V_40 * ) V_1 ;\r\nF_5 ( V_24 , L_10 ) ;\r\nif ( V_40 -> V_41 == V_43 )\r\nF_14 ( V_1 ) ;\r\nF_5 ( V_24 , L_11 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_1 * V_1 )\r\n{\r\nstruct V_40 * V_40 = (struct V_40 * ) V_1 ;\r\nint V_23 ;\r\nT_2 V_36 ;\r\nT_2 V_25 , V_26 ;\r\nF_25 ( V_40 -> V_47 , V_1 -> V_48 . V_49 ,\r\nV_1 -> V_48 . V_50 ,\r\n0x22 ) ;\r\nF_26 ( V_40 -> V_47 , V_51 ) ;\r\nif ( V_40 -> V_41 == V_43 ) {\r\nV_25 = 0x16 ;\r\nV_26 = 0x12 ;\r\n} else {\r\nV_25 = 0x28 ;\r\nV_26 = 0x1e ;\r\n}\r\nF_1 ( V_1 , 0x8a04 , 1 ) ;\r\nF_5 ( V_24 , L_12 ,\r\nV_1 -> V_8 [ 0 ] ) ;\r\nF_5 ( V_24 , L_13 ,\r\nV_1 -> V_30 , V_25 , V_26 ) ;\r\nswitch ( V_40 -> V_41 ) {\r\ncase V_43 :\r\nF_15 ( V_1 , V_25 , V_26 ) ;\r\nF_4 ( V_1 , 0x00 , 0x850a , 0x0001 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8880 , 3 ) ;\r\nV_23 = F_12 ( V_1 ,\r\n0x00 , 0x8800 , 0x8840 ,\r\nV_52 ) ;\r\nif ( V_23 < 0 )\r\nF_17 ( L_14 ) ;\r\nF_4 ( V_1 , 0x00 , 0x870a , 0x04 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8000 , 0x0004 ) ;\r\nF_10 ( 500 ) ;\r\nif ( F_9 ( V_1 , 0 , 0x8000 , 0x44 ) != 0 )\r\nF_17 ( L_6 ) ;\r\nF_1 ( V_1 , 0x816b , 1 ) ;\r\nV_36 = V_1 -> V_8 [ 0 ] ;\r\nF_4 ( V_1 , 0x00 , 0x816b , V_36 ) ;\r\nF_18 ( V_1 ) ;\r\nF_11 ( V_1 , V_53 ) ;\r\nF_15 ( V_1 , V_25 , V_26 ) ;\r\nV_23 = F_4 ( V_1 , 0x00 , 0x850a , 0x0001 ) ;\r\nif ( V_23 < 0 )\r\nF_17 ( L_15 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8880 , 3 ) ;\r\nV_23 = F_12 ( V_1 ,\r\n0x00 , 0x8800 , 0x8840 ,\r\nV_52 ) ;\r\nif ( V_23 < 0 )\r\nF_17 ( L_14 ) ;\r\nF_4 ( V_1 , 0x00 , 0x870a , 0x04 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8000 , 0x0004 ) ;\r\nif ( F_9 ( V_1 , 0 , 0x8000 , 0x44 ) != 0 )\r\nF_17 ( L_6 ) ;\r\nF_1 ( V_1 , 0x816b , 1 ) ;\r\nV_36 = V_1 -> V_8 [ 0 ] ;\r\nF_4 ( V_1 , 0x00 , 0x816b , V_36 ) ;\r\nbreak;\r\ncase V_54 :\r\ncase V_55 :\r\nV_23 = F_16 ( V_1 ) ;\r\nif ( V_23 < 0 )\r\nF_17 ( L_16 ) ;\r\nV_23 = F_4 ( V_1 , 0x00 , 0x850a , 0x0001 ) ;\r\nif ( V_23 < 0 )\r\nF_17 ( L_15 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8880 , 3 ) ;\r\nV_23 = F_12 ( V_1 ,\r\n0x00 , 0x8800 , 0x8840 ,\r\nV_52 ) ;\r\nif ( V_23 < 0 )\r\nF_17 ( L_14 ) ;\r\nF_15 ( V_1 , V_25 , V_26 ) ;\r\nF_4 ( V_1 , 0x20 , 0x0001 , 0x0004 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8000 , 0x0004 ) ;\r\nif ( F_9 ( V_1 , 0 , 0x8000 , 0x44 ) != 0 )\r\nF_17 ( L_6 ) ;\r\nF_1 ( V_1 , 0x816b , 1 ) ;\r\nV_36 = V_1 -> V_8 [ 0 ] ;\r\nF_4 ( V_1 , 0x00 , 0x816b , V_36 ) ;\r\nbreak;\r\ncase V_56 :\r\nV_23 = F_16 ( V_1 ) ;\r\nif ( V_23 < 0 )\r\nF_17 ( L_16 ) ;\r\nF_4 ( V_1 , 0x00 , 0x850a , 0x0001 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8880 , 0 ) ;\r\nV_23 = F_12 ( V_1 ,\r\n0x00 , 0x8800 , 0x8840 ,\r\nV_57 ) ;\r\nif ( V_23 < 0 )\r\nF_17 ( L_14 ) ;\r\nF_15 ( V_1 , V_25 , V_26 ) ;\r\nF_4 ( V_1 , 0x20 , 0x0001 , 0x0004 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8000 , 0x0004 ) ;\r\nif ( F_9 ( V_1 , 0 , 0x8000 , 0x44 ) != 0 )\r\nF_17 ( L_6 ) ;\r\nF_1 ( V_1 , 0x816b , 1 ) ;\r\nV_36 = V_1 -> V_8 [ 0 ] ;\r\nF_4 ( V_1 , 0x00 , 0x816b , V_36 ) ;\r\nbreak;\r\ncase V_58 :\r\ncase V_59 :\r\ncase V_60 :\r\ncase V_61 :\r\ncase V_62 :\r\ncase V_63 :\r\ncase V_64 :\r\ncase V_65 :\r\ncase V_66 :\r\nF_20 ( V_1 ) ;\r\nF_4 ( V_1 , 0x00 , 0x0d01 , 0x01 ) ;\r\nF_4 ( V_1 , 0x00 , 0x850a , 0x0001 ) ;\r\nV_23 = F_12 ( V_1 ,\r\n0x00 , 0x8800 , 0x8840 , V_37 ) ;\r\nif ( V_23 < 0 )\r\nF_17 ( L_14 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8880 , 2 ) ;\r\nF_4 ( V_1 , 0x00 , 0x800a , 0x00 ) ;\r\nF_4 ( V_1 , 0x00 , 0x820f , 0x01 ) ;\r\nF_4 ( V_1 , 0x00 , 0x870a , 0x04 ) ;\r\nF_15 ( V_1 , V_25 , V_26 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8000 , 0x0004 ) ;\r\nF_9 ( V_1 , 0 , 0x8000 , 0x44 ) ;\r\nF_1 ( V_1 , 0x816b , 1 ) ;\r\nV_36 = V_1 -> V_8 [ 0 ] ;\r\nF_4 ( V_1 , 0x00 , 0x816b , V_36 ) ;\r\nbreak;\r\ncase V_67 :\r\ncase V_68 :\r\nF_4 ( V_1 , 0x02 , 0x00 , 0x00 ) ;\r\nF_4 ( V_1 , 0x00 , 0x850a , 0x0001 ) ;\r\nV_23 = F_12 ( V_1 ,\r\n0x00 , 0x8800 ,\r\n0x8840 , V_52 ) ;\r\nif ( V_23 < 0 )\r\nF_17 ( L_14 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8880 , 3 ) ;\r\nF_4 ( V_1 , 0x00 , 0x800a , 0x00 ) ;\r\nF_4 ( V_1 , 0x00 , 0x870a , 0x04 ) ;\r\nF_15 ( V_1 , V_25 , V_26 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8000 , 0x0004 ) ;\r\nF_9 ( V_1 , 0 , 0x8000 , 0x44 ) ;\r\nF_1 ( V_1 , 0x816b , 1 ) ;\r\nV_36 = V_1 -> V_8 [ 0 ] ;\r\nF_4 ( V_1 , 0x00 , 0x816b , V_36 ) ;\r\nF_11 ( V_1 , V_69 ) ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_27 ( struct V_1 * V_1 )\r\n{\r\nF_4 ( V_1 , 0 , 0x8003 , 0x00 ) ;\r\nF_4 ( V_1 , 0x00 , 0x8000 , 0x0004 ) ;\r\nF_1 ( V_1 , 0x8000 , 1 ) ;\r\nF_5 ( V_24 , L_17 ,\r\nV_1 -> V_8 [ 0 ] ) ;\r\n}\r\nstatic void F_28 ( struct V_1 * V_1 ,\r\nT_3 * V_17 ,\r\nint V_70 )\r\n{\r\nstruct V_40 * V_40 = (struct V_40 * ) V_1 ;\r\nint V_18 ;\r\nstatic T_2 V_71 [] = { 0xff , 0xd9 } ;\r\nif ( V_17 [ 0 ] == 0xff ) {\r\nif ( V_17 [ 1 ] != 0x01 ) {\r\nreturn;\r\n}\r\nF_29 ( V_1 , V_72 ,\r\nV_71 , 2 ) ;\r\nF_29 ( V_1 , V_73 ,\r\nV_40 -> V_47 , V_74 ) ;\r\nV_17 += V_75 ;\r\nV_70 -= V_75 ;\r\n} else {\r\nV_17 += 1 ;\r\nV_70 -= 1 ;\r\n}\r\nV_18 = 0 ;\r\ndo {\r\nif ( V_17 [ V_18 ] == 0xff ) {\r\nF_29 ( V_1 , V_76 ,\r\nV_17 , V_18 + 1 ) ;\r\nV_70 -= V_18 ;\r\nV_17 += V_18 ;\r\n* V_17 = 0x00 ;\r\nV_18 = 0 ;\r\n}\r\nV_18 ++ ;\r\n} while ( V_18 < V_70 );\r\nF_29 ( V_1 , V_76 , V_17 , V_70 ) ;\r\n}\r\nstatic void F_30 ( struct V_1 * V_1 , T_4 V_77 )\r\n{\r\nF_4 ( V_1 , 0x00 , 0x8167 ,\r\n( T_2 ) ( V_77 - 128 ) ) ;\r\n}\r\nstatic void F_31 ( struct V_1 * V_1 , T_4 V_77 )\r\n{\r\nF_4 ( V_1 , 0x00 , 0x8168 , V_77 ) ;\r\n}\r\nstatic void F_32 ( struct V_1 * V_1 , T_4 V_77 )\r\n{\r\nF_4 ( V_1 , 0x00 , 0x8169 , V_77 ) ;\r\n}\r\nstatic int F_33 ( struct V_78 * V_79 )\r\n{\r\nstruct V_1 * V_1 =\r\nF_34 ( V_79 -> V_80 , struct V_1 , V_81 ) ;\r\nV_1 -> V_82 = 0 ;\r\nif ( ! V_1 -> V_83 )\r\nreturn 0 ;\r\nswitch ( V_79 -> V_39 ) {\r\ncase V_84 :\r\nF_30 ( V_1 , V_79 -> V_77 ) ;\r\nbreak;\r\ncase V_85 :\r\nF_31 ( V_1 , V_79 -> V_77 ) ;\r\nbreak;\r\ncase V_86 :\r\nF_32 ( V_1 , V_79 -> V_77 ) ;\r\nbreak;\r\n}\r\nreturn V_1 -> V_82 ;\r\n}\r\nstatic int F_35 ( struct V_1 * V_1 )\r\n{\r\nstruct V_87 * V_88 = & V_1 -> V_81 ;\r\nV_1 -> V_89 . V_81 = V_88 ;\r\nF_36 ( V_88 , 3 ) ;\r\nF_37 ( V_88 , & V_90 ,\r\nV_84 , 0 , 255 , 1 , 127 ) ;\r\nF_37 ( V_88 , & V_90 ,\r\nV_85 , 0 , 63 , 1 , 31 ) ;\r\nF_37 ( V_88 , & V_90 ,\r\nV_86 , 0 , 63 , 1 , 31 ) ;\r\nif ( V_88 -> error ) {\r\nF_7 ( L_18 ) ;\r\nreturn V_88 -> error ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_38 ( struct V_91 * V_92 ,\r\nconst struct V_38 * V_39 )\r\n{\r\nreturn F_39 ( V_92 , V_39 , & V_93 , sizeof( struct V_40 ) ,\r\nV_94 ) ;\r\n}
