<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab2_alu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adder_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_alu_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1474607126" xil_pn:in_ck="-3046776759612775038" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1474607126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab2_xilinx_project/adder.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/adder_test.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/alu.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/alu_defines.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bit_adder.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bit_adder_test.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bitwise_and.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bitwise_nor.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bitwise_or.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bitwise_xor.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/mux16to1_switch.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/mux4to1.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/mux_16to1_switch_test.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/test_alu.v"/>
    </transform>
    <transform xil_pn:end_ts="1474607149" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4895477627014632620" xil_pn:start_ts="1474607149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474607149" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8647601053314444050" xil_pn:start_ts="1474607149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474604991" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3626181723981822728" xil_pn:start_ts="1474604991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474607127" xil_pn:in_ck="-3046776759612775038" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1474607126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab2_xilinx_project/adder.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/adder_test.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/alu.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/alu_defines.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bit_adder.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bit_adder_test.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bitwise_and.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bitwise_nor.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bitwise_or.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/bitwise_xor.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/mux16to1_switch.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/mux4to1.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/mux_16to1_switch_test.v"/>
      <outfile xil_pn:name="lab2_xilinx_project/test_alu.v"/>
    </transform>
    <transform xil_pn:end_ts="1474607151" xil_pn:in_ck="-3046776759612775038" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6909902849456920967" xil_pn:start_ts="1474607149">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1474607130" xil_pn:in_ck="-5492168011379176945" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="502654206881033134" xil_pn:start_ts="1474607129">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="adder_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
