
---------- Begin Simulation Statistics ----------
final_tick                                  142098000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223930                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717996                       # Number of bytes of host memory used
host_op_rate                                   260662                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.55                       # Real time elapsed on the host
host_tick_rate                               91731925                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      346857                       # Number of instructions simulated
sim_ops                                        403776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000142                       # Number of seconds simulated
sim_ticks                                   142098000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.450845                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   30002                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                31106                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1002                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2467                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             28462                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                395                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             660                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              265                       # Number of indirect misses.
system.cpu.branchPred.lookups                   63984                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         1478                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong            3                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect          124                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong          108                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           48                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            7                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0          713                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2          117                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          318                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6           28                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          708                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8           83                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9           89                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10           93                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11           25                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12           70                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13           38                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14           45                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15           31                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16           46                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17           88                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18            6                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19           36                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22           71                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24           95                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26           64                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28           97                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          152                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           82                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           81                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        17954                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          354                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          138                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4           25                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6          335                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7           58                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          348                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          311                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          730                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11           77                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          113                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13           51                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14           56                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15           45                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16           38                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17           72                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18            5                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19            9                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20           51                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22           71                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24           17                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          115                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28           81                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          116                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect         2328                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit           30                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          301                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   14937                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          119                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1564648                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   111175                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2027                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      50280                       # Number of branches committed
system.cpu.commit.bw_lim_events                 12224                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           61632                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               346857                       # Number of instructions committed
system.cpu.commit.committedOps                 403776                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       223913                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.803272                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.256483                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        73713     32.92%     32.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        74908     33.45%     66.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        22535     10.06%     76.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11327      5.06%     81.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7516      3.36%     84.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        12059      5.39%     90.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5751      2.57%     92.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3880      1.73%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        12224      5.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       223913                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                13496                       # Number of function calls committed.
system.cpu.commit.int_insts                    380729                       # Number of committed integer instructions.
system.cpu.commit.loads                         76838                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           267289     66.20%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1459      0.36%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           76838     19.03%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          58190     14.41%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            403776                       # Class of committed instruction
system.cpu.commit.refs                         135028                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      346857                       # Number of Instructions Simulated
system.cpu.committedOps                        403776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.819349                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.819349                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 97568                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   467                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                29059                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 484728                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    59999                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     44772                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2265                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1532                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 28083                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       63984                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     63954                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        138334                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1127                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         446485                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           136                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    5448                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.225140                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              91343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              45334                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.571041                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             232687                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.220214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.077552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   133679     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9723      4.18%     61.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11230      4.83%     66.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     9986      4.29%     70.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    11394      4.90%     75.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     8312      3.57%     79.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     7239      3.11%     82.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5088      2.19%     84.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    36036     15.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               232687                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           51510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2091                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    54053                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.534376                       # Inst execution rate
system.cpu.iew.exec_refs                       152731                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      60307                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9893                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 93886                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 42                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               222                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                65678                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              465404                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 92424                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3465                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                436065                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    100                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    38                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2265                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   148                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            34668                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          286                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         3086                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        17048                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         7488                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            286                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          796                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1295                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    606624                       # num instructions consuming a value
system.cpu.iew.wb_count                        426614                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.476011                       # average fanout of values written-back
system.cpu.iew.wb_producers                    288760                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.501121                       # insts written-back per cycle
system.cpu.iew.wb_sent                         427931                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   512677                       # number of integer regfile reads
system.cpu.int_regfile_writes                  322905                       # number of integer regfile writes
system.cpu.ipc                               1.220481                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.220481                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                283424     64.48%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1469      0.33%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                94006     21.39%     86.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               60612     13.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 439530                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 439511                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1113081                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       426614                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            527306                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     465338                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    439530                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  66                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           61627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1334                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       173281                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        232687                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.888932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.518393                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               58341     25.07%     25.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               51586     22.17%     47.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               36315     15.61%     62.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               30466     13.09%     75.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               55979     24.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          232687                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.546568                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             37141                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8595                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                93886                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               65678                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  357857                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     97                       # number of misc regfile writes
system.cpu.numCycles                           284197                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   23668                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                419021                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  62438                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    71348                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1300                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2221197                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 476542                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              489409                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     60822                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4592                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2265                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 72575                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    70388                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           594642                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2009                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 43                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    146235                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             43                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               16                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       676902                       # The number of ROB reads
system.cpu.rob.rob_writes                      939605                       # The number of ROB writes
system.cpu.timesIdled                             740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           911                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           51                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2781                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                789                       # Transaction distribution
system.membus.trans_dist::ReadExReq               122                       # Transaction distribution
system.membus.trans_dist::ReadExResp              122                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           789                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        58304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   58304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               911                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     911    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 911                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1139500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4815000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1538                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             122                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1370                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          169                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       158848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        18688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 177536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1661                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.046960                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.211616                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1583     95.30%     95.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     78      4.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1661                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2504500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            444484                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2053999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   24                       # number of demand (read+write) hits
system.l2.demand_hits::total                      735                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 711                       # number of overall hits
system.l2.overall_hits::.cpu.data                  24                       # number of overall hits
system.l2.overall_hits::total                     735                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                267                       # number of demand (read+write) misses
system.l2.demand_misses::total                    926                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data               267                       # number of overall misses
system.l2.overall_misses::total                   926                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51031000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     21667500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72698500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51031000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     21667500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72698500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              291                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1661                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             291                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1661                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.481022                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.917526                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.557495                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.481022                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.917526                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.557495                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77437.025797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81151.685393                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78508.099352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77437.025797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81151.685393                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78508.099352                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               911                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              911                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     18131500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     62511000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     18131500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     62511000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.480292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.869416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.548465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.480292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.869416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.548465                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67446.048632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71666.007905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68618.002195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67446.048632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71666.007905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68618.002195                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1063                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1063                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1063                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1063                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             122                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 122                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      9991000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9991000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81893.442623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81893.442623                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71893.442623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71893.442623                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51031000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51031000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.481022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.481022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77437.025797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77437.025797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44379500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44379500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.480292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.480292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67446.048632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67446.048632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11676500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11676500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80527.586207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80527.586207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9360500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9360500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.775148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.775148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71454.198473                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71454.198473                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   660.367671                       # Cycle average of tags in use
system.l2.tags.total_refs                        2715                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       911                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.980241                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       456.278506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       204.089164                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.013925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.006228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020153                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          613                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.027802                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     22751                       # Number of tag accesses
system.l2.tags.data_accesses                    22751                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              58304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 911                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         296358851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         113949528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             410308379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    296358851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        296358851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        296358851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        113949528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            410308379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000527000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1829                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         911                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       911                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7929250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                25010500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8703.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27453.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      738                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   911                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    340.311377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.734264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.518103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           49     29.34%     29.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           32     19.16%     48.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           32     19.16%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      7.19%     74.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.79%     79.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      4.19%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.59%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.40%     89.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17     10.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          167                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  58304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   58304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       410.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    410.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     142007500                       # Total gap between requests
system.mem_ctrls.avgGap                     155880.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 296358850.933862507343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 113949527.790679663420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17308750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7701750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26305.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30441.70                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               357000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               182160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1792140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         23491980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         34783200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           71670000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.370223                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     90165500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     47252500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               878220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               451605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4712400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         53553210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          9468480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           80127435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.888549                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     24156500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    113261500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        62333                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            62333                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        62333                       # number of overall hits
system.cpu.icache.overall_hits::total           62333                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1621                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1621                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1621                       # number of overall misses
system.cpu.icache.overall_misses::total          1621                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73898499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73898499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73898499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73898499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        63954                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        63954                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        63954                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        63954                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025346                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025346                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025346                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025346                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45588.216533                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45588.216533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45588.216533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45588.216533                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1029                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1113                       # number of writebacks
system.cpu.icache.writebacks::total              1113                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          251                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          251                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          251                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          251                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1370                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1370                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1370                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1370                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60663499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60663499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60663499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60663499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021422                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021422                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021422                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021422                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44279.926277                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44279.926277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44279.926277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44279.926277                       # average overall mshr miss latency
system.cpu.icache.replacements                   1113                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        62333                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           62333                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1621                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1621                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73898499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73898499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        63954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        63954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025346                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025346                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45588.216533                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45588.216533                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          251                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          251                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60663499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60663499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021422                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021422                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44279.926277                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44279.926277                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           234.635474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               63702                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1369                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.531775                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   234.635474                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.916545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.916545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            129277                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           129277                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       107782                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           107782                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       107782                       # number of overall hits
system.cpu.dcache.overall_hits::total          107782                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          952                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            952                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          952                       # number of overall misses
system.cpu.dcache.overall_misses::total           952                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     64730497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     64730497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     64730497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     64730497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       108734                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       108734                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       108734                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       108734                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008755                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008755                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008755                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008755                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67994.219538                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67994.219538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67994.219538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67994.219538                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          686                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          661                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          661                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          291                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          291                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          291                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          291                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22390498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22390498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22390498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22390498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002676                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002676                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002676                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002676                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76943.292096                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76943.292096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76943.292096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76943.292096                       # average overall mshr miss latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        50344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           50344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        50665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        50665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006336                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006336                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61869.158879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61869.158879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12214500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12214500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72275.147929                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72275.147929                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        57438                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57438                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     44870497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44870497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010866                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010866                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71110.137876                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71110.137876                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          509                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          509                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10175998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10175998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83409.819672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83409.819672                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           226.834062                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              108120                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               291                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            371.546392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            161000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   226.834062                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.221518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.221518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.277344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            217855                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           217855                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    142098000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    142098000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
