// Seed: 3401076823
module module_0 (
    input wor id_0,
    output wand id_1
    , id_5,
    output supply0 id_2,
    output supply1 id_3
);
  assign id_3 = id_0;
  wor id_6, id_7;
  assign id_2 = id_7;
  wire id_8, id_9, id_10, id_11;
  tri id_12 = id_7;
  id_13(
      .id_0(id_9), .id_1(id_0), .id_2(1), .id_3(id_6), .id_4(id_7), .id_5(id_11)
  );
  wire id_14;
  always id_6 = id_7;
  wand id_15 = 1, id_16 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output wand id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    output tri1 id_10
);
  module_0(
      id_0, id_2, id_1, id_9
  );
endmodule
