{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764147762803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764147762803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 16:02:42 2025 " "Processing started: Wed Nov 26 16:02:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764147762803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1764147762803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_equalizer_24b -c audio_equalizer_24b --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_equalizer_24b -c audio_equalizer_24b --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1764147762803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1764147763130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1764147763130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavegen_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavegen_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wavegen_codec " "Found entity 1: wavegen_codec" {  } { { "wavegen_codec.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/wavegen_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_equalizer_24b.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_equalizer_24b.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_equalizer_24b " "Found entity 1: audio_equalizer_24b" {  } { { "audio_equalizer_24b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp_fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file lp_fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lowpass_fir " "Found entity 1: lowpass_fir" {  } { { "lp_fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/lp_fir.sv" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767949 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_controller.v(36) " "Verilog HDL information at i2c_controller.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "i2c_controller.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/i2c_controller.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1764147767950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller " "Found entity 1: i2c_controller" {  } { { "i2c_controller.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/i2c_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_av_config " "Found entity 1: i2c_av_config" {  } { { "i2c_av_config.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/i2c_av_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file hp_fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highpass_fir " "Found entity 1: highpass_fir" {  } { { "hp_fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/hp_fir.sv" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gain.sv 1 1 " "Found 1 design units, including 1 entities, in source file gain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gain_lp " "Found entity 1: gain_lp" {  } { { "gain.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/gain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bandpass_fir " "Found entity 1: bandpass_fir" {  } { { "bp_fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/bp_fir.sv" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll " "Found entity 1: clk_pll" {  } { { "clk_pll.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/clk_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll/clk_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll/clk_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll_0002 " "Found entity 1: clk_pll_0002" {  } { { "clk_pll/clk_pll_0002.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/clk_pll/clk_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file signal_sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_signal " "Found entity 1: sum_signal" {  } { { "signal_sum.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/signal_sum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file filter_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_sel " "Found entity 1: filter_sel" {  } { { "filter_sel.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/filter_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764147767957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764147767957 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sample_end wavegen_codec.sv(35) " "Verilog HDL Implicit Net warning at wavegen_codec.sv(35): created implicit net for \"sample_end\"" {  } { { "wavegen_codec.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/wavegen_codec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1764147767957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_equalizer_24b " "Elaborating entity \"audio_equalizer_24b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1764147767975 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..4\] audio_equalizer_24b.v(21) " "Output port \"LEDR\[6..4\]\" at audio_equalizer_24b.v(21) has no driver" {  } { { "audio_equalizer_24b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764147767976 "|audio_equalizer_24b"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 audio_equalizer_24b.v(24) " "Output port \"HEX0\" at audio_equalizer_24b.v(24) has no driver" {  } { { "audio_equalizer_24b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764147767976 "|audio_equalizer_24b"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 audio_equalizer_24b.v(25) " "Output port \"HEX1\" at audio_equalizer_24b.v(25) has no driver" {  } { { "audio_equalizer_24b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764147767976 "|audio_equalizer_24b"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 audio_equalizer_24b.v(26) " "Output port \"HEX2\" at audio_equalizer_24b.v(26) has no driver" {  } { { "audio_equalizer_24b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764147767976 "|audio_equalizer_24b"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 audio_equalizer_24b.v(27) " "Output port \"HEX3\" at audio_equalizer_24b.v(27) has no driver" {  } { { "audio_equalizer_24b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764147767976 "|audio_equalizer_24b"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 audio_equalizer_24b.v(28) " "Output port \"HEX4\" at audio_equalizer_24b.v(28) has no driver" {  } { { "audio_equalizer_24b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764147767976 "|audio_equalizer_24b"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 audio_equalizer_24b.v(29) " "Output port \"HEX5\" at audio_equalizer_24b.v(29) has no driver" {  } { { "audio_equalizer_24b.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764147767976 "|audio_equalizer_24b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll clk_pll:pll " "Elaborating entity \"clk_pll\" for hierarchy \"clk_pll:pll\"" {  } { { "audio_equalizer_24b.v" "pll" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll_0002 clk_pll:pll\|clk_pll_0002:clk_pll_inst " "Elaborating entity \"clk_pll_0002\" for hierarchy \"clk_pll:pll\|clk_pll_0002:clk_pll_inst\"" {  } { { "clk_pll.v" "clk_pll_inst" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/clk_pll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clk_pll:pll\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clk_pll:pll\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "clk_pll/clk_pll_0002.v" "altera_pll_i" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/clk_pll/clk_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767994 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1764147767996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_pll:pll\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clk_pll:pll\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "clk_pll/clk_pll_0002.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/clk_pll/clk_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_pll:pll\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clk_pll:pll\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767996 ""}  } { { "clk_pll/clk_pll_0002.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/clk_pll/clk_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1764147767996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_av_config i2c_av_config:setting_audio_chip " "Elaborating entity \"i2c_av_config\" for hierarchy \"i2c_av_config:setting_audio_chip\"" {  } { { "audio_equalizer_24b.v" "setting_audio_chip" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767997 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_av_config.v(59) " "Verilog HDL Case Statement information at i2c_av_config.v(59): all case item expressions in this case statement are onehot" {  } { { "i2c_av_config.v" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/i2c_av_config.v" 59 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764147767998 "|audio_equalizer_24b|i2c_av_config:setting_audio_chip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_controller i2c_av_config:setting_audio_chip\|i2c_controller:control " "Elaborating entity \"i2c_controller\" for hierarchy \"i2c_av_config:setting_audio_chip\|i2c_controller:control\"" {  } { { "i2c_av_config.v" "control" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/i2c_av_config.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavegen_codec wavegen_codec:wave_out " "Elaborating entity \"wavegen_codec\" for hierarchy \"wavegen_codec:wave_out\"" {  } { { "audio_equalizer_24b.v" "wave_out" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147767999 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter_o wavegen_codec.sv(13) " "Output port \"counter_o\" at wavegen_codec.sv(13) has no driver" {  } { { "wavegen_codec.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/wavegen_codec.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764147768000 "|audio_equalizer_24b|wavegen_codec:wave_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec wavegen_codec:wave_out\|audio_codec:ac " "Elaborating entity \"audio_codec\" for hierarchy \"wavegen_codec:wave_out\|audio_codec:ac\"" {  } { { "wavegen_codec.sv" "ac" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/wavegen_codec.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147768000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lowpass_fir wavegen_codec:wave_out\|lowpass_fir:lpf " "Elaborating entity \"lowpass_fir\" for hierarchy \"wavegen_codec:wave_out\|lowpass_fir:lpf\"" {  } { { "wavegen_codec.sv" "lpf" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/wavegen_codec.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147768001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "46 30 lp_fir.sv(593) " "Verilog HDL assignment warning at lp_fir.sv(593): truncated value with size 46 to match size of target (30)" {  } { { "lp_fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/lp_fir.sv" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764147768016 "|audio_equalizer_24b|wavegen_codec:wave_out|lowpass_fir:lpf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 16 lp_fir.sv(604) " "Verilog HDL assignment warning at lp_fir.sv(604): truncated value with size 30 to match size of target (16)" {  } { { "lp_fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/lp_fir.sv" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764147768016 "|audio_equalizer_24b|wavegen_codec:wave_out|lowpass_fir:lpf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gain_lp wavegen_codec:wave_out\|gain_lp:u_lp_gain " "Elaborating entity \"gain_lp\" for hierarchy \"wavegen_codec:wave_out\|gain_lp:u_lp_gain\"" {  } { { "wavegen_codec.sv" "u_lp_gain" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/wavegen_codec.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147768017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 gain.sv(22) " "Verilog HDL assignment warning at gain.sv(22): truncated value with size 48 to match size of target (16)" {  } { { "gain.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/gain.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764147768017 "|audio_equalizer_24b|wavegen_codec:wave_out|gain_lp:u_lp_gain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highpass_fir wavegen_codec:wave_out\|highpass_fir:hpf " "Elaborating entity \"highpass_fir\" for hierarchy \"wavegen_codec:wave_out\|highpass_fir:hpf\"" {  } { { "wavegen_codec.sv" "hpf" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/wavegen_codec.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147768018 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "46 30 hp_fir.sv(632) " "Verilog HDL assignment warning at hp_fir.sv(632): truncated value with size 46 to match size of target (30)" {  } { { "hp_fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/hp_fir.sv" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764147768030 "|audio_equalizer_24b|wavegen_codec:wave_out|highpass_fir:hpf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 16 hp_fir.sv(643) " "Verilog HDL assignment warning at hp_fir.sv(643): truncated value with size 30 to match size of target (16)" {  } { { "hp_fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/hp_fir.sv" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764147768030 "|audio_equalizer_24b|wavegen_codec:wave_out|highpass_fir:hpf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bandpass_fir wavegen_codec:wave_out\|bandpass_fir:bpf " "Elaborating entity \"bandpass_fir\" for hierarchy \"wavegen_codec:wave_out\|bandpass_fir:bpf\"" {  } { { "wavegen_codec.sv" "bpf" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/wavegen_codec.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147768031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "46 30 bp_fir.sv(600) " "Verilog HDL assignment warning at bp_fir.sv(600): truncated value with size 46 to match size of target (30)" {  } { { "bp_fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/bp_fir.sv" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764147768047 "|audio_equalizer_24b|wavegen_codec:wave_out|bandpass_fir:bpf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 16 bp_fir.sv(611) " "Verilog HDL assignment warning at bp_fir.sv(611): truncated value with size 30 to match size of target (16)" {  } { { "bp_fir.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/bp_fir.sv" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764147768047 "|audio_equalizer_24b|wavegen_codec:wave_out|bandpass_fir:bpf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_signal wavegen_codec:wave_out\|sum_signal:u_adder " "Elaborating entity \"sum_signal\" for hierarchy \"wavegen_codec:wave_out\|sum_signal:u_adder\"" {  } { { "wavegen_codec.sv" "u_adder" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/wavegen_codec.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147768049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 signal_sum.sv(9) " "Verilog HDL assignment warning at signal_sum.sv(9): truncated value with size 18 to match size of target (16)" {  } { { "signal_sum.sv" "" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/signal_sum.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764147768050 "|audio_equalizer_24b|wavegen_codec:wave_out|sum_signal:u_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_sel wavegen_codec:wave_out\|filter_sel:u_filter_sel " "Elaborating entity \"filter_sel\" for hierarchy \"wavegen_codec:wave_out\|filter_sel:u_filter_sel\"" {  } { { "wavegen_codec.sv" "u_filter_sel" { Text "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/wavegen_codec.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764147768055 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1764147768837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.map.smsg " "Generated suppressed messages file D:/Workspace/RTL_Design/DSP_FPGA/AUD_EQUALIZER/24b/audio_equalizer_24b.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1764147768861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764147768877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 26 16:02:48 2025 " "Processing ended: Wed Nov 26 16:02:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764147768877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764147768877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764147768877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1764147768877 ""}
