<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 6 Configuration Register - configuration_dedicated_io_6</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 6 Configuration Register - configuration_dedicated_io_6</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 6</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd1b5ff1fac56ebc5a376958ac71622e9"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga53a44328a1abf3086dcbdc5ab272258a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga53a44328a1abf3086dcbdc5ab272258a">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga53a44328a1abf3086dcbdc5ab272258a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282c01190de7f4868a2bd57cd1caa67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga282c01190de7f4868a2bd57cd1caa67d">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga282c01190de7f4868a2bd57cd1caa67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67cbae8d116b2627165a46a0c970479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gae67cbae8d116b2627165a46a0c970479">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae67cbae8d116b2627165a46a0c970479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6383e744a47db0b09fb1a8e093f5366a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga6383e744a47db0b09fb1a8e093f5366a">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga6383e744a47db0b09fb1a8e093f5366a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ab7c243a4e574b342700043e5b99be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gae5ab7c243a4e574b342700043e5b99be">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:gae5ab7c243a4e574b342700043e5b99be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59dfd9a38bec6b4c6982d9d1c259e511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga59dfd9a38bec6b4c6982d9d1c259e511">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga59dfd9a38bec6b4c6982d9d1c259e511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa009d2cbe9a055ba37428b249a283e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaaa009d2cbe9a055ba37428b249a283e5">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:gaaa009d2cbe9a055ba37428b249a283e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e6851f46b59f93ed6a6972e42c8d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga54e6851f46b59f93ed6a6972e42c8d40">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga54e6851f46b59f93ed6a6972e42c8d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd783fc5ee51728d59471fdcd4f1b003a"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga965844f672174aa198371233821f1fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga965844f672174aa198371233821f1fc4">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga965844f672174aa198371233821f1fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c35dfcdeb05f92e1e988759df31faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gac1c35dfcdeb05f92e1e988759df31faa">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gac1c35dfcdeb05f92e1e988759df31faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae179dde127859b0d1ca42b2a6f55e7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gae179dde127859b0d1ca42b2a6f55e7c8">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae179dde127859b0d1ca42b2a6f55e7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a7359c711556b92a780853832aa91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga13a7359c711556b92a780853832aa91c">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga13a7359c711556b92a780853832aa91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08572751863c31c446988fa0651815a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga08572751863c31c446988fa0651815a7">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga08572751863c31c446988fa0651815a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga575fca588824f24a9b9932492639dfad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga575fca588824f24a9b9932492639dfad">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga575fca588824f24a9b9932492639dfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf0692ba0454abc244a18c339ff5939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaacf0692ba0454abc244a18c339ff5939">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gaacf0692ba0454abc244a18c339ff5939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b2ebf3873ba7b0a8464985334ce603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaa5b2ebf3873ba7b0a8464985334ce603">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gaa5b2ebf3873ba7b0a8464985334ce603"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc8aea341b07e5de57ecd108d300ffe92"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga041dc585558e7346ad45f1875fad2ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga041dc585558e7346ad45f1875fad2ce8">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga041dc585558e7346ad45f1875fad2ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d3a51af6adc95febcec6bf1f36ed20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gac9d3a51af6adc95febcec6bf1f36ed20">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac9d3a51af6adc95febcec6bf1f36ed20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17fc1f78b2942588bf2e230c3ad8226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaa17fc1f78b2942588bf2e230c3ad8226">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa17fc1f78b2942588bf2e230c3ad8226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026cb87132cfeddf0251daa3c7987ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga026cb87132cfeddf0251daa3c7987ac9">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga026cb87132cfeddf0251daa3c7987ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad935af821d16471363f6ba1c51e5fc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gad935af821d16471363f6ba1c51e5fc1a">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:gad935af821d16471363f6ba1c51e5fc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96df583c68a8951b696ed9aeb4b37ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga96df583c68a8951b696ed9aeb4b37ac9">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga96df583c68a8951b696ed9aeb4b37ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82da785c409ed060365dc549cd4c065b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga82da785c409ed060365dc549cd4c065b">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga82da785c409ed060365dc549cd4c065b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33876d9ede95b09a645c784ff4c7e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gac33876d9ede95b09a645c784ff4c7e34">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:gac33876d9ede95b09a645c784ff4c7e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp56a335c07cc4775a14798a221c6479a2"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga817bceabbfe224e3b3c44ffeb882c0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga817bceabbfe224e3b3c44ffeb882c0a5">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga817bceabbfe224e3b3c44ffeb882c0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc60abdbbc69952a1f14295d225824c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga8dc60abdbbc69952a1f14295d225824c">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga8dc60abdbbc69952a1f14295d225824c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b3502e6b02b483c2feb6d943fdbfa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gae2b3502e6b02b483c2feb6d943fdbfa7">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae2b3502e6b02b483c2feb6d943fdbfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c0862331c0d4be5ef3398bb52469e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga13c0862331c0d4be5ef3398bb52469e3">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ga13c0862331c0d4be5ef3398bb52469e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93831743411f3838750397b73adc563f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga93831743411f3838750397b73adc563f">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:ga93831743411f3838750397b73adc563f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d03f2971af9943e0fc97bcf4b475f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga11d03f2971af9943e0fc97bcf4b475f4">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga11d03f2971af9943e0fc97bcf4b475f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e44bc7423987ab37fa4acc462e4800a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga3e44bc7423987ab37fa4acc462e4800a">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga3e44bc7423987ab37fa4acc462e4800a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga054e316627a34c2ce4e5f4d5481dc0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga054e316627a34c2ce4e5f4d5481dc0ef">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga054e316627a34c2ce4e5f4d5481dc0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp559e7ffda901cf395f64f728441a70e3"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5a7777b4ac87b94b44cf48ec7ca7d9af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga5a7777b4ac87b94b44cf48ec7ca7d9af">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga5a7777b4ac87b94b44cf48ec7ca7d9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac736b606842d87b3ee21d854f072ed03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gac736b606842d87b3ee21d854f072ed03">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gac736b606842d87b3ee21d854f072ed03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f274aa76a7d5401514fcebedcf72741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga6f274aa76a7d5401514fcebedcf72741">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6f274aa76a7d5401514fcebedcf72741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad77c0fc6975677621740996c386dc5bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gad77c0fc6975677621740996c386dc5bf">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gad77c0fc6975677621740996c386dc5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93893ee9a18906f8a97140009b2e1c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga93893ee9a18906f8a97140009b2e1c0c">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga93893ee9a18906f8a97140009b2e1c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb63ae8fbcf184dfdfef1c223c1c9004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaeb63ae8fbcf184dfdfef1c223c1c9004">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaeb63ae8fbcf184dfdfef1c223c1c9004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf977fa7822e7f0f5f8dbed73af3b58a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaf977fa7822e7f0f5f8dbed73af3b58a7">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:gaf977fa7822e7f0f5f8dbed73af3b58a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc91bc20c7ad91daf3522d63cd8ed65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga6bc91bc20c7ad91daf3522d63cd8ed65">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga6bc91bc20c7ad91daf3522d63cd8ed65"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpacfd0192ffe6b022688b7a8ae5856cf9"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga81bf16aa4b5cefb6453400bff21299ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga81bf16aa4b5cefb6453400bff21299ea">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga81bf16aa4b5cefb6453400bff21299ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b011caf4ce63049630ecd7720bd8192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga5b011caf4ce63049630ecd7720bd8192">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga5b011caf4ce63049630ecd7720bd8192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c8a72c880623a379fb76d565d337cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaf9c8a72c880623a379fb76d565d337cb">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf9c8a72c880623a379fb76d565d337cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47783986c9f33eea65618e8244a93e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaa47783986c9f33eea65618e8244a93e2">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:gaa47783986c9f33eea65618e8244a93e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4cb1e365742b56faeebefc68a73ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gabf4cb1e365742b56faeebefc68a73ea5">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:gabf4cb1e365742b56faeebefc68a73ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5401bd74ca8a2eab3e04766afdad401c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga5401bd74ca8a2eab3e04766afdad401c">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5401bd74ca8a2eab3e04766afdad401c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46fa4c69b547d64320368f6086a8710b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga46fa4c69b547d64320368f6086a8710b">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga46fa4c69b547d64320368f6086a8710b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6965157d44c7a3cd63f67ba68e55f2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga6965157d44c7a3cd63f67ba68e55f2f4">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:ga6965157d44c7a3cd63f67ba68e55f2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp150b70711b53d583ae718e3fb5ef19d8"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaba1e6575e3beda086f38eb49266f922c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaba1e6575e3beda086f38eb49266f922c">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaba1e6575e3beda086f38eb49266f922c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568c6f7e501950530398a04fda9a3f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga568c6f7e501950530398a04fda9a3f1e">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga568c6f7e501950530398a04fda9a3f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14df495fdb2ff061d2e544b1d2db8263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga14df495fdb2ff061d2e544b1d2db8263">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga14df495fdb2ff061d2e544b1d2db8263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32d7dcc3d30423273b2f80c0391d6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gab32d7dcc3d30423273b2f80c0391d6f6">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gab32d7dcc3d30423273b2f80c0391d6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb48623c68a1f733e16e1dca2fc7296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga0fb48623c68a1f733e16e1dca2fc7296">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga0fb48623c68a1f733e16e1dca2fc7296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade29e25a6f07c243d0f9462a28361e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gade29e25a6f07c243d0f9462a28361e6a">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gade29e25a6f07c243d0f9462a28361e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9267831a849279f602a4fe763e490b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga9267831a849279f602a4fe763e490b81">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga9267831a849279f602a4fe763e490b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f0293b8594251f9283d5e59262ec59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gab0f0293b8594251f9283d5e59262ec59">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gab0f0293b8594251f9283d5e59262ec59"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe5654bd92e3efbedc2bf4862cc7ab8c1"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2eb2e3f5f3e8d87978d7032686dfd964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga2eb2e3f5f3e8d87978d7032686dfd964">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga2eb2e3f5f3e8d87978d7032686dfd964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101ca675198a5698fd38ab8ab105df5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga101ca675198a5698fd38ab8ab105df5b">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga101ca675198a5698fd38ab8ab105df5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3600d04c46ede78e4a7279e6e024ce26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga3600d04c46ede78e4a7279e6e024ce26">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3600d04c46ede78e4a7279e6e024ce26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c172590c3c6c4a5083e5a60abb9a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gad5c172590c3c6c4a5083e5a60abb9a05">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:gad5c172590c3c6c4a5083e5a60abb9a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2bc9197e1e51d58c6ba251b41e1a2f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gae2bc9197e1e51d58c6ba251b41e1a2f3">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:gae2bc9197e1e51d58c6ba251b41e1a2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dee33fdba9cad35624666f6300fccfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga0dee33fdba9cad35624666f6300fccfd">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga0dee33fdba9cad35624666f6300fccfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3cfee0061e2740537d66eb3bf814d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gacf3cfee0061e2740537d66eb3bf814d3">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:gacf3cfee0061e2740537d66eb3bf814d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f78ce68b29ccf2ed5849f343671112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga91f78ce68b29ccf2ed5849f343671112">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:ga91f78ce68b29ccf2ed5849f343671112"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc171ed72f29875a389b465f801d1f60c"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_6_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadd856aa0352fbb4b2e5593db188af861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gadd856aa0352fbb4b2e5593db188af861">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gadd856aa0352fbb4b2e5593db188af861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067ce72c1aea66c4c0d471c1b63efa6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga067ce72c1aea66c4c0d471c1b63efa6c">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga067ce72c1aea66c4c0d471c1b63efa6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56129f0d2b19ee38f556aef5fe828046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga56129f0d2b19ee38f556aef5fe828046">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga56129f0d2b19ee38f556aef5fe828046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e12aeca5c5604db2c6604a556356fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaf5e12aeca5c5604db2c6604a556356fc">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:gaf5e12aeca5c5604db2c6604a556356fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7231284312e5253e75d882fdc894f979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga7231284312e5253e75d882fdc894f979">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:ga7231284312e5253e75d882fdc894f979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e554b1884ddecc37f6af6da133c8e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga6e554b1884ddecc37f6af6da133c8e48">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6e554b1884ddecc37f6af6da133c8e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf4e2f62495410af06c242827592ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaabf4e2f62495410af06c242827592ac6">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:gaabf4e2f62495410af06c242827592ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ec104db241611aef112aad698b59d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga63ec104db241611aef112aad698b59d5">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga63ec104db241611aef112aad698b59d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpef48910c5e0f062740fd145072c5eb66"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaacdd4d773a541823efded9c36642d881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaacdd4d773a541823efded9c36642d881">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaacdd4d773a541823efded9c36642d881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga900e5d82839901cc4ba4de20431d8a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga900e5d82839901cc4ba4de20431d8a10">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga900e5d82839901cc4ba4de20431d8a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f7677a47ec753c641dccb66eb89268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga38f7677a47ec753c641dccb66eb89268">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga38f7677a47ec753c641dccb66eb89268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39e5ba30ff0bf08ca4264ac7319790e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#gaa39e5ba30ff0bf08ca4264ac7319790e">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:gaa39e5ba30ff0bf08ca4264ac7319790e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a778c4daacc13c994c55b200f8c4da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga7a778c4daacc13c994c55b200f8c4da4">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:ga7a778c4daacc13c994c55b200f8c4da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03219ff108f107d2434b57fcde731bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga03219ff108f107d2434b57fcde731bdc">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga03219ff108f107d2434b57fcde731bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9111b44c72dbc11ff85a8f3851810ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga9111b44c72dbc11ff85a8f3851810ddf">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:ga9111b44c72dbc11ff85a8f3851810ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831a8e2fa0111564cb230ab150e265da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga831a8e2fa0111564cb230ab150e265da">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:ga831a8e2fa0111564cb230ab150e265da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6__s">ALT_PINMUX_DCTD_IO_CFG_6_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2ecb4c524e2373c0fd3407d9b6f0911b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga2ecb4c524e2373c0fd3407d9b6f0911b">ALT_PINMUX_DCTD_IO_CFG_6_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:ga2ecb4c524e2373c0fd3407d9b6f0911b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c12537b23d267231513a9301d8e025a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga6c12537b23d267231513a9301d8e025a">ALT_PINMUX_DCTD_IO_CFG_6_OFST</a>&#160;&#160;&#160;0x118</td></tr>
<tr class="separator:ga6c12537b23d267231513a9301d8e025a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga9af2df61dc12e0f8ed01a362f3a9bc92"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6__s">ALT_PINMUX_DCTD_IO_CFG_6_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga9af2df61dc12e0f8ed01a362f3a9bc92">ALT_PINMUX_DCTD_IO_CFG_6_t</a></td></tr>
<tr class="separator:ga9af2df61dc12e0f8ed01a362f3a9bc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_6_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html">ALT_PINMUX_DCTD_IO_CFG_6</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa16d5bc56218640a99c28b640239e85b"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3b4b11db82097a52fb935aada155e5f3"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a19fc067a0f0b97efe66daad004c33f09"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a99e0c84fcf8d67b6558a67d58912b78b"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab1f38de0a24b86d2ca0b61494c5b060b"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0b96fea5ebe02a8990c0ce559b11db19"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acd0ad64dbc6af6b84dd7a34b54d5e71c"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a52312f13e4077f70cfc3f08ada322f5d"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a828a0ee31015bb3d78805be422da43a4"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3fa272c2aace70ede0455ac3ab5e06d4"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga53a44328a1abf3086dcbdc5ab272258a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga282c01190de7f4868a2bd57cd1caa67d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae67cbae8d116b2627165a46a0c970479"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6383e744a47db0b09fb1a8e093f5366a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae5ab7c243a4e574b342700043e5b99be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga59dfd9a38bec6b4c6982d9d1c259e511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaa009d2cbe9a055ba37428b249a283e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga54e6851f46b59f93ed6a6972e42c8d40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga965844f672174aa198371233821f1fc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac1c35dfcdeb05f92e1e988759df31faa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae179dde127859b0d1ca42b2a6f55e7c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga13a7359c711556b92a780853832aa91c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga08572751863c31c446988fa0651815a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga575fca588824f24a9b9932492639dfad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaacf0692ba0454abc244a18c339ff5939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa5b2ebf3873ba7b0a8464985334ce603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga041dc585558e7346ad45f1875fad2ce8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac9d3a51af6adc95febcec6bf1f36ed20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa17fc1f78b2942588bf2e230c3ad8226"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga026cb87132cfeddf0251daa3c7987ac9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad935af821d16471363f6ba1c51e5fc1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga96df583c68a8951b696ed9aeb4b37ac9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga82da785c409ed060365dc549cd4c065b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac33876d9ede95b09a645c784ff4c7e34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga817bceabbfe224e3b3c44ffeb882c0a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8dc60abdbbc69952a1f14295d225824c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae2b3502e6b02b483c2feb6d943fdbfa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga13c0862331c0d4be5ef3398bb52469e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga93831743411f3838750397b73adc563f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga11d03f2971af9943e0fc97bcf4b475f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3e44bc7423987ab37fa4acc462e4800a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga054e316627a34c2ce4e5f4d5481dc0ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_6_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5a7777b4ac87b94b44cf48ec7ca7d9af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac736b606842d87b3ee21d854f072ed03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f274aa76a7d5401514fcebedcf72741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad77c0fc6975677621740996c386dc5bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga93893ee9a18906f8a97140009b2e1c0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeb63ae8fbcf184dfdfef1c223c1c9004"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf977fa7822e7f0f5f8dbed73af3b58a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6bc91bc20c7ad91daf3522d63cd8ed65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_6_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga81bf16aa4b5cefb6453400bff21299ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5b011caf4ce63049630ecd7720bd8192"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf9c8a72c880623a379fb76d565d337cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa47783986c9f33eea65618e8244a93e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabf4cb1e365742b56faeebefc68a73ea5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5401bd74ca8a2eab3e04766afdad401c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga46fa4c69b547d64320368f6086a8710b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6965157d44c7a3cd63f67ba68e55f2f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaba1e6575e3beda086f38eb49266f922c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga568c6f7e501950530398a04fda9a3f1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga14df495fdb2ff061d2e544b1d2db8263"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab32d7dcc3d30423273b2f80c0391d6f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0fb48623c68a1f733e16e1dca2fc7296"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gade29e25a6f07c243d0f9462a28361e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9267831a849279f602a4fe763e490b81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab0f0293b8594251f9283d5e59262ec59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_6_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2eb2e3f5f3e8d87978d7032686dfd964"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga101ca675198a5698fd38ab8ab105df5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3600d04c46ede78e4a7279e6e024ce26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5c172590c3c6c4a5083e5a60abb9a05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae2bc9197e1e51d58c6ba251b41e1a2f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0dee33fdba9cad35624666f6300fccfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf3cfee0061e2740537d66eb3bf814d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga91f78ce68b29ccf2ed5849f343671112"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_6_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadd856aa0352fbb4b2e5593db188af861"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RTRIM">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga067ce72c1aea66c4c0d471c1b63efa6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RTRIM">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga56129f0d2b19ee38f556aef5fe828046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RTRIM">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf5e12aeca5c5604db2c6604a556356fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RTRIM">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7231284312e5253e75d882fdc894f979"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RTRIM">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6e554b1884ddecc37f6af6da133c8e48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RTRIM">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaabf4e2f62495410af06c242827592ac6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RTRIM">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga63ec104db241611aef112aad698b59d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RTRIM">ALT_PINMUX_DCTD_IO_CFG_6_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaacdd4d773a541823efded9c36642d881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga900e5d82839901cc4ba4de20431d8a10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga38f7677a47ec753c641dccb66eb89268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa39e5ba30ff0bf08ca4264ac7319790e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7a778c4daacc13c994c55b200f8c4da4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga03219ff108f107d2434b57fcde731bdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9111b44c72dbc11ff85a8f3851810ddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga831a8e2fa0111564cb230ab150e265da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_6_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2ecb4c524e2373c0fd3407d9b6f0911b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html">ALT_PINMUX_DCTD_IO_CFG_6</a> register. </p>

</div>
</div>
<a class="anchor" id="ga6c12537b23d267231513a9301d8e025a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_6_OFST&#160;&#160;&#160;0x118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html">ALT_PINMUX_DCTD_IO_CFG_6</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga9af2df61dc12e0f8ed01a362f3a9bc92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6__s">ALT_PINMUX_DCTD_IO_CFG_6_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html#ga9af2df61dc12e0f8ed01a362f3a9bc92">ALT_PINMUX_DCTD_IO_CFG_6_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__6.html">ALT_PINMUX_DCTD_IO_CFG_6</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
