(S (PP (IN On) (HYPH -) (NP (NN chip))) (NP (NP (NN learning)) (PP (IN in) (NP (DT a) (ADJP (NP (NN crossbar) (NN array)) (VBN based)) (NN analog) (NN hardware) (JJ Neural) (NN Network) (PRN (-LRB- -LRB-) (NP (NNP NN)) (-RRB- -RRB-))))) (VP (VBZ has) (VP (VBN been) (VP (VBN shown) (S (VP (TO to) (VP (VB have) (NP (JJ major) (NNS advantages)) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NN speed) (CC and) (NN energy))))) (PP (VBN compared) (PP (IN to) (S (VP (VBG training) (NP (NNP NN)) (PP (IN on) (NP (DT a) (JJ traditional) (NN computer))))))))))))) (. .))
(S (ADVP (RB However)) (NP (NP (JJ analog) (NN hardware) (NNP NN) (NNS proposals)) (CC and) (NP (NNS implementations))) (ADVP (RB thus) (RB far)) (VP (VBP have) (ADVP (RB mostly)) (VP (VBN involved) (INTJ (FW Non)) (NP (NP (JJ Volatile) (NN Memory) (-LRB- -LRB-) (NN NVM) (-RRB- -RRB-)) (NP (NNS devices))) (PP (IN like) (NP (NP (JJ Resistive) (NML (NNP Random) (NNP Access)) (NNP Memory)) (PRN (-LRB- -LRB-) (NP (NNP RRAM)) (-RRB- -RRB-)) (, ,) (NP (NML (NN Phase) (NN Change)) (NN Memory) (PRN (-LRB- -LRB-) (NP (NN PCM)) (-RRB- -RRB-))) (, ,) (NP (JJ spintronic) (NNS devices)) (CC or) (NP (NP (VBG floating) (NN gate) (NNS transistors)) (PP (IN as) (NP (NNS synapses)))))))) (. .))
(S (S (VP (VBG Fabricating) (NP (NNS systems)) (PP (VBN based) (PP (IN on) (NP (NNP RRAM)))))) (, ,) (NP (NP (NNP PCM)) (CC or) (NP (JJ spintronic) (NNS devices))) (VP (VP (VBP need) (NP (NML (PP (IN in) (HYPH -) (NP (NN house) (NN laboratory)))) (NNS facilities))) (CC and) (VP (MD can) (RB not) (VP (VB be) (VP (VBN done) (PP (IN through) (NP (NN merchant) (NNS foundries))) (, ,) (PP (IN unlike) (NP (ADJP (NP (JJ conventional) (NN silicon)) (VBN based)) (NNP CMOS) (NNS chips))))))) (. .))
(S (NP (VBG Floating) (NN gate) (NNS transistors)) (VP (VBP need) (NP (NP (NML (JJ large) (NN voltage)) (NNS pulses)) (PP (IN for) (NP (NN weight) (NN update)))) (, ,) (S (VP (VBG making) (NP (NML (IN on) (HYPH -) (NN chip)) (NN learning)) (PP (IN in) (NP (NP (JJ such) (NNS systems)) (ADJP (NN energy) (JJ inefficient))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VP (VBZ proposes)) (CC and) (VP (VBZ implements) (PP (IN through) (S (NP (NP (NN SPICE) (NNS simulations)) (PP (IN on) (HYPH -) (NP (NN chip) (NN learning))) (PP (IN in) (NP (NN analog) (NN hardware) (NNP NN)))) (VP (VBG using) (NP (RB only) (JJ conventional) (NN silicon)) (PP (VBN based) (NP (NP (NNP MOSFETs)) (-LRB- -LRB-) (PP (IN without) (NP (DT any) (VBG floating) (NN gate))) (-RRB- -RRB-))) (PP (IN as) (NP (NNS synapses)))))) (SBAR (IN since) (S (NP (PRP they)) (VP (VBP are) (ADJP (JJ easy) (S (VP (TO to) (VP (VB fabricate)))))))))) (. .))
(S (NP (PRP We)) (ADVP (RB first)) (VP (VBP model) (NP (NP (DT the) (JJ synaptic) (NN characteristic)) (PP (IN of) (NP (NP (PRP$ our) (JJ single) (NN transistor) (NN synapse)) (VP (VBG using) (NP (NML (NN SPICE) (NN circuit)) (NN simulator) (CC and) (NN benchmark)) (S (NP (PRP it))))))) (PP (IN against) (NP (NP (ADJP (RB experimentally) (VBN obtained)) (NML (JJ current) (HYPH -) (NN voltage)) (NNS characteristics)) (PP (IN of) (NP (DT a) (NN transistor)))))) (. .))
(S (ADVP (RB Next)) (NP (PRP we)) (VP (VB design) (NP (NP (DT a) (ADJP (RB Fully)) (VBN Connected) (NML (NML (JJ Neural) (NN Network)) (-LRB- -LRB-) (NML (NN FCNN)) (-RRB- -RRB-)) (NN crossbar) (NN array)) (VP (VBG using) (NP (JJ such) (NN transistor) (NNS synapses))))) (. .))
(S (NP (PRP We)) (ADVP (RB also)) (VP (VB design) (NP (ADJP (NN analog) (JJ peripheral)) (NNS circuits)) (PP (IN for) (NP (NP (NML (NML (NN neuron)) (CC and) (NML (JJ synaptic) (NN weight))) (NN update) (NN calculation)) (, ,) (VP (VBN needed) (PP (IN for) (NP (NML (IN on) (HYPH -) (NN chip)) (NN learning))) (, ,) (S (ADVP (RB again)) (VP (VBG using) (NP (JJ conventional) (NNS transistors)))))))) (. .))
(S (S (VP (VBG Simulating) (NP (DT the) (JJ entire) (NN system)) (PP (IN on) (NP (NNP SPICE) (NN simulator))))) (, ,) (NP (PRP we)) (VP (VBP obtain) (NP (NML (NML (JJ high) (NN training)) (CC and) (NML (NN test))) (NN accuracy)) (PP (IN on) (NP (NP (DT the) (JJ standard) (NML (NP (NNP Fisher) (POS 's)) (NNP Iris)) (NN dataset)) (, ,) (VP (ADVP (RB widely)) (VBN used) (PP (IN in) (NP (NN machine) (NN learning))))))) (. .))
(S (NP (PRP We)) (VP (VP (ADVP (RB also)) (VBP compare) (NP (NP (DT the) (NML (NN speed) (CC and) (NN energy)) (NN performance)) (PP (IN of) (NP (NP (PRP$ our) (NN transistor)) (VP (VBN based) (NP (NP (NN implementation)) (PP (IN of) (NP (NN analog) (NN hardware) (NNP NN)))) (PP (IN with) (NP (NP (DT some) (JJ previous) (NNS implementations)) (PP (IN of) (NP (NNP NN))))) (PP (IN with) (NP (NNP NVM) (NNS devices)))))))) (CC and) (VP (VBP show) (NP (JJ comparable) (NN performance)) (PP (IN with) (NP (NN respect))) (PP (IN to) (NP (NML (IN on) (HYPH -) (NN chip)) (NN learning))))) (. .))
