<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › jz4740 › clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2010, Lars-Peter Clausen &lt;lars@metafoo.de&gt;</span>
<span class="cm"> *  JZ4740 SoC clock support</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *  under  the terms of the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>

<span class="cp">#include &lt;asm/mach-jz4740/clock.h&gt;</span>
<span class="cp">#include &lt;asm/mach-jz4740/base.h&gt;</span>

<span class="cp">#include &quot;clock.h&quot;</span>

<span class="cp">#define JZ_REG_CLOCK_CTRL	0x00</span>
<span class="cp">#define JZ_REG_CLOCK_LOW_POWER	0x04</span>
<span class="cp">#define JZ_REG_CLOCK_PLL	0x10</span>
<span class="cp">#define JZ_REG_CLOCK_GATE	0x20</span>
<span class="cp">#define JZ_REG_CLOCK_SLEEP_CTRL	0x24</span>
<span class="cp">#define JZ_REG_CLOCK_I2S	0x60</span>
<span class="cp">#define JZ_REG_CLOCK_LCD	0x64</span>
<span class="cp">#define JZ_REG_CLOCK_MMC	0x68</span>
<span class="cp">#define JZ_REG_CLOCK_UHC	0x6C</span>
<span class="cp">#define JZ_REG_CLOCK_SPI	0x74</span>

<span class="cp">#define JZ_CLOCK_CTRL_I2S_SRC_PLL	BIT(31)</span>
<span class="cp">#define JZ_CLOCK_CTRL_KO_ENABLE		BIT(30)</span>
<span class="cp">#define JZ_CLOCK_CTRL_UDC_SRC_PLL	BIT(29)</span>
<span class="cp">#define JZ_CLOCK_CTRL_UDIV_MASK		0x1f800000</span>
<span class="cp">#define JZ_CLOCK_CTRL_CHANGE_ENABLE	BIT(22)</span>
<span class="cp">#define JZ_CLOCK_CTRL_PLL_HALF		BIT(21)</span>
<span class="cp">#define JZ_CLOCK_CTRL_LDIV_MASK		0x001f0000</span>
<span class="cp">#define JZ_CLOCK_CTRL_UDIV_OFFSET	23</span>
<span class="cp">#define JZ_CLOCK_CTRL_LDIV_OFFSET	16</span>
<span class="cp">#define JZ_CLOCK_CTRL_MDIV_OFFSET	12</span>
<span class="cp">#define JZ_CLOCK_CTRL_PDIV_OFFSET	 8</span>
<span class="cp">#define JZ_CLOCK_CTRL_HDIV_OFFSET	 4</span>
<span class="cp">#define JZ_CLOCK_CTRL_CDIV_OFFSET	 0</span>

<span class="cp">#define JZ_CLOCK_GATE_UART0	BIT(0)</span>
<span class="cp">#define JZ_CLOCK_GATE_TCU	BIT(1)</span>
<span class="cp">#define JZ_CLOCK_GATE_RTC	BIT(2)</span>
<span class="cp">#define JZ_CLOCK_GATE_I2C	BIT(3)</span>
<span class="cp">#define JZ_CLOCK_GATE_SPI	BIT(4)</span>
<span class="cp">#define JZ_CLOCK_GATE_AIC	BIT(5)</span>
<span class="cp">#define JZ_CLOCK_GATE_I2S	BIT(6)</span>
<span class="cp">#define JZ_CLOCK_GATE_MMC	BIT(7)</span>
<span class="cp">#define JZ_CLOCK_GATE_ADC	BIT(8)</span>
<span class="cp">#define JZ_CLOCK_GATE_CIM	BIT(9)</span>
<span class="cp">#define JZ_CLOCK_GATE_LCD	BIT(10)</span>
<span class="cp">#define JZ_CLOCK_GATE_UDC	BIT(11)</span>
<span class="cp">#define JZ_CLOCK_GATE_DMAC	BIT(12)</span>
<span class="cp">#define JZ_CLOCK_GATE_IPU	BIT(13)</span>
<span class="cp">#define JZ_CLOCK_GATE_UHC	BIT(14)</span>
<span class="cp">#define JZ_CLOCK_GATE_UART1	BIT(15)</span>

<span class="cp">#define JZ_CLOCK_I2S_DIV_MASK		0x01ff</span>

<span class="cp">#define JZ_CLOCK_LCD_DIV_MASK		0x01ff</span>

<span class="cp">#define JZ_CLOCK_MMC_DIV_MASK		0x001f</span>

<span class="cp">#define JZ_CLOCK_UHC_DIV_MASK		0x000f</span>

<span class="cp">#define JZ_CLOCK_SPI_SRC_PLL		BIT(31)</span>
<span class="cp">#define JZ_CLOCK_SPI_DIV_MASK		0x000f</span>

<span class="cp">#define JZ_CLOCK_PLL_M_MASK		0x01ff</span>
<span class="cp">#define JZ_CLOCK_PLL_N_MASK		0x001f</span>
<span class="cp">#define JZ_CLOCK_PLL_OD_MASK		0x0003</span>
<span class="cp">#define JZ_CLOCK_PLL_STABLE		BIT(10)</span>
<span class="cp">#define JZ_CLOCK_PLL_BYPASS		BIT(9)</span>
<span class="cp">#define JZ_CLOCK_PLL_ENABLED		BIT(8)</span>
<span class="cp">#define JZ_CLOCK_PLL_STABLIZE_MASK	0x000f</span>
<span class="cp">#define JZ_CLOCK_PLL_M_OFFSET		23</span>
<span class="cp">#define JZ_CLOCK_PLL_N_OFFSET		18</span>
<span class="cp">#define JZ_CLOCK_PLL_OD_OFFSET		16</span>

<span class="cp">#define JZ_CLOCK_LOW_POWER_MODE_DOZE BIT(2)</span>
<span class="cp">#define JZ_CLOCK_LOW_POWER_MODE_SLEEP BIT(0)</span>

<span class="cp">#define JZ_CLOCK_SLEEP_CTRL_SUSPEND_UHC BIT(7)</span>
<span class="cp">#define JZ_CLOCK_SLEEP_CTRL_ENABLE_UDC BIT(6)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">jz_clock_base</span><span class="p">;</span>
<span class="k">static</span> <span class="n">spinlock_t</span> <span class="n">jz_clock_lock</span><span class="p">;</span>
<span class="k">static</span> <span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">jz_clocks</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">main_clk</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">div_offset</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">divided_clk</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">static_clk</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">uint32_t</span> <span class="nf">jz_clk_reg_read</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">jz_clock_base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">jz_clk_reg_write_mask</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">val</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">val2</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clock_lock</span><span class="p">);</span>
	<span class="n">val2</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">jz_clock_base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">val2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">val2</span> <span class="o">|=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val2</span><span class="p">,</span> <span class="n">jz_clock_base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clock_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">jz_clk_reg_set_bits</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clock_lock</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">jz_clock_base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">jz_clock_base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clock_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">jz_clk_reg_clear_bits</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clock_lock</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">jz_clock_base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">jz_clock_base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clock_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_enable_gating</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">gate_bit</span> <span class="o">==</span> <span class="n">JZ4740_CLK_NOT_GATED</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">jz_clk_reg_clear_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_GATE</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">gate_bit</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_disable_gating</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">gate_bit</span> <span class="o">==</span> <span class="n">JZ4740_CLK_NOT_GATED</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">jz_clk_reg_set_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_GATE</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">gate_bit</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_is_enabled_gating</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">gate_bit</span> <span class="o">==</span> <span class="n">JZ4740_CLK_NOT_GATED</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">!</span><span class="p">(</span><span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_GATE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">gate_bit</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">jz_clk_static_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="k">struct</span> <span class="n">static_clk</span> <span class="o">*</span><span class="p">)</span><span class="n">clk</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_ko_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">jz_clk_reg_set_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">,</span> <span class="n">JZ_CLOCK_CTRL_KO_ENABLE</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_ko_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">jz_clk_reg_clear_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">,</span> <span class="n">JZ_CLOCK_CTRL_KO_ENABLE</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_ko_is_enabled</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">JZ_CLOCK_CTRL_KO_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">pllno</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">jz_clk_pll_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">m</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">n</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">od</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_PLL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">JZ_CLOCK_PLL_BYPASS</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">m</span> <span class="o">=</span> <span class="p">((</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">n</span> <span class="o">=</span> <span class="p">((</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">18</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">od</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">((</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">n</span><span class="p">)</span> <span class="o">*</span> <span class="n">m</span><span class="p">)</span> <span class="o">/</span> <span class="n">pllno</span><span class="p">[</span><span class="n">od</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">jz_clk_pll_half_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">JZ_CLOCK_CTRL_PLL_HALF</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">jz_clk_pll_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">jz_clk_pll_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">jz_clk_main_divs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">32</span><span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">jz_clk_main_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">jz_clk_pll_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="mi">32</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">parent_rate</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">ffs</span><span class="p">(</span><span class="n">div</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">jz_clk_main_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">main_clk</span> <span class="o">*</span><span class="n">mclk</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">main_clk</span> <span class="o">*</span><span class="p">)</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">);</span>

	<span class="n">div</span> <span class="o">&gt;&gt;=</span> <span class="n">mclk</span><span class="o">-&gt;</span><span class="n">div_offset</span><span class="p">;</span>
	<span class="n">div</span> <span class="o">&amp;=</span> <span class="mh">0xf</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">jz_clk_main_divs</span><span class="p">))</span>
		<span class="n">div</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">jz_clk_main_divs</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">jz_clk_pll_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">jz_clk_main_divs</span><span class="p">[</span><span class="n">div</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_main_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">main_clk</span> <span class="o">*</span><span class="n">mclk</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">main_clk</span> <span class="o">*</span><span class="p">)</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">jz_clk_pll_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">jz_clk_main_round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>

	<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">ffs</span><span class="p">(</span><span class="n">div</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">div</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">)))</span>
		<span class="n">i</span> <span class="o">-=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">jz_clk_reg_write_mask</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">,</span> <span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="n">mclk</span><span class="o">-&gt;</span><span class="n">div_offset</span><span class="p">,</span>
				<span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="n">mclk</span><span class="o">-&gt;</span><span class="n">div_offset</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">jz_clk_static_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">jz_clk_static_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">jz_clk_enable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">jz_clk_disable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_enabled</span> <span class="o">=</span> <span class="n">jz_clk_is_enabled_gating</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">static_clk</span> <span class="n">jz_clk_ext</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ext&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ4740_CLK_NOT_GATED</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_static_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">jz_clk_pll_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">jz_clk_pll_get_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">jz_clk_pll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">jz_clk_pll_half_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">jz_clk_pll_half_get_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">jz_clk_pll_half</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll half&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll_half_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">jz_clk_main_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">jz_clk_main_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">jz_clk_main_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span> <span class="o">=</span> <span class="n">jz_clk_main_round_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">main_clk</span> <span class="n">jz_clk_cpu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cclk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_main_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">div_offset</span> <span class="o">=</span> <span class="n">JZ_CLOCK_CTRL_CDIV_OFFSET</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">main_clk</span> <span class="n">jz_clk_memory</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mclk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_main_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">div_offset</span> <span class="o">=</span> <span class="n">JZ_CLOCK_CTRL_MDIV_OFFSET</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">main_clk</span> <span class="n">jz_clk_high_speed_peripheral</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_main_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">div_offset</span> <span class="o">=</span> <span class="n">JZ_CLOCK_CTRL_HDIV_OFFSET</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">main_clk</span> <span class="n">jz_clk_low_speed_peripheral</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pclk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_main_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">div_offset</span> <span class="o">=</span> <span class="n">JZ_CLOCK_CTRL_PDIV_OFFSET</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">jz_clk_ko_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">jz_clk_ko_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">jz_clk_ko_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_enabled</span> <span class="o">=</span> <span class="n">jz_clk_ko_is_enabled</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">jz_clk_ko</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cko&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_memory</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_ko_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_spi_set_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">jz_clk_pll</span><span class="p">)</span>
		<span class="n">jz_clk_reg_set_bits</span><span class="p">(</span><span class="n">JZ_CLOCK_SPI_SRC_PLL</span><span class="p">,</span> <span class="n">JZ_REG_CLOCK_SPI</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span>
		<span class="n">jz_clk_reg_clear_bits</span><span class="p">(</span><span class="n">JZ_CLOCK_SPI_SRC_PLL</span><span class="p">,</span> <span class="n">JZ_REG_CLOCK_SPI</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_i2s_set_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">jz_clk_pll_half</span><span class="p">)</span>
		<span class="n">jz_clk_reg_set_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">,</span> <span class="n">JZ_CLOCK_CTRL_I2S_SRC_PLL</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span>
		<span class="n">jz_clk_reg_clear_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">,</span> <span class="n">JZ_CLOCK_CTRL_I2S_SRC_PLL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_udc_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">jz_clk_reg_set_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_SLEEP_CTRL</span><span class="p">,</span>
			<span class="n">JZ_CLOCK_SLEEP_CTRL_ENABLE_UDC</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_udc_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">jz_clk_reg_clear_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_SLEEP_CTRL</span><span class="p">,</span>
			<span class="n">JZ_CLOCK_SLEEP_CTRL_ENABLE_UDC</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_udc_is_enabled</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_SLEEP_CTRL</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">JZ_CLOCK_SLEEP_CTRL_ENABLE_UDC</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_udc_set_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">jz_clk_pll_half</span><span class="p">)</span>
		<span class="n">jz_clk_reg_set_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">,</span> <span class="n">JZ_CLOCK_CTRL_UDC_SRC_PLL</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span>
		<span class="n">jz_clk_reg_clear_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">,</span> <span class="n">JZ_CLOCK_CTRL_UDC_SRC_PLL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_udc_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">rate</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="mi">63</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">63</span><span class="p">;</span>

	<span class="n">jz_clk_reg_write_mask</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">,</span> <span class="n">div</span> <span class="o">&lt;&lt;</span> <span class="n">JZ_CLOCK_CTRL_UDIV_OFFSET</span><span class="p">,</span>
				<span class="n">JZ_CLOCK_CTRL_UDIV_MASK</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">jz_clk_udc_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">JZ_CLOCK_CTRL_UDIV_MASK</span><span class="p">);</span>
	<span class="n">div</span> <span class="o">&gt;&gt;=</span> <span class="n">JZ_CLOCK_CTRL_UDIV_OFFSET</span><span class="p">;</span>
	<span class="n">div</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">jz_clk_divided_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">divided_clk</span> <span class="o">*</span><span class="n">dclk</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">divided_clk</span> <span class="o">*</span><span class="p">)</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">dclk</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dclk</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_divided_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">divided_clk</span> <span class="o">*</span><span class="n">dclk</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">divided_clk</span> <span class="o">*</span><span class="p">)</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">rate</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="n">dclk</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="n">dclk</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">;</span>

	<span class="n">jz_clk_reg_write_mask</span><span class="p">(</span><span class="n">dclk</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">,</span> <span class="n">div</span><span class="p">,</span> <span class="n">dclk</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">jz_clk_ldclk_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">jz_clk_pll_half_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="mi">150000000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">150000000</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz_clk_ldclk_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="mi">150000000</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">jz_clk_pll_half_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="n">rate</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="mi">31</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>

	<span class="n">jz_clk_reg_write_mask</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">,</span> <span class="n">div</span> <span class="o">&lt;&lt;</span> <span class="n">JZ_CLOCK_CTRL_LDIV_OFFSET</span><span class="p">,</span>
				<span class="n">JZ_CLOCK_CTRL_LDIV_MASK</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">jz_clk_ldclk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">JZ_CLOCK_CTRL_LDIV_MASK</span><span class="p">;</span>
	<span class="n">div</span> <span class="o">&gt;&gt;=</span> <span class="n">JZ_CLOCK_CTRL_LDIV_OFFSET</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">jz_clk_pll_half_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">jz_clk_ops_ld</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">jz_clk_ldclk_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">jz_clk_ldclk_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span> <span class="o">=</span> <span class="n">jz_clk_ldclk_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">jz_clk_enable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">jz_clk_disable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_enabled</span> <span class="o">=</span> <span class="n">jz_clk_is_enabled_gating</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">jz_clk_ld</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;lcd&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_LCD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll_half</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_ops_ld</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">jz_clk_i2s_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">jz_clk_divided_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">jz_clk_divided_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">jz_clk_enable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">jz_clk_disable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_enabled</span> <span class="o">=</span> <span class="n">jz_clk_is_enabled_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_parent</span> <span class="o">=</span> <span class="n">jz_clk_i2s_set_parent</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">jz_clk_spi_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">jz_clk_divided_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">jz_clk_divided_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">jz_clk_enable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">jz_clk_disable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_enabled</span> <span class="o">=</span> <span class="n">jz_clk_is_enabled_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_parent</span> <span class="o">=</span> <span class="n">jz_clk_spi_set_parent</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">jz_clk_divided_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">jz_clk_divided_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">jz_clk_divided_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">jz_clk_enable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">jz_clk_disable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_enabled</span> <span class="o">=</span> <span class="n">jz_clk_is_enabled_gating</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">divided_clk</span> <span class="n">jz4740_clock_divided_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
			<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_I2S</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_i2s_ops</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">JZ_REG_CLOCK_I2S</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">JZ_CLOCK_I2S_DIV_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
			<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_SPI</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_spi_ops</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">JZ_REG_CLOCK_SPI</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">JZ_CLOCK_SPI_DIV_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;lcd_pclk&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll_half</span><span class="p">,</span>
			<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ4740_CLK_NOT_GATED</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_divided_ops</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">JZ_REG_CLOCK_LCD</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">JZ_CLOCK_LCD_DIV_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mmc&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll_half</span><span class="p">,</span>
			<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_MMC</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_divided_ops</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">JZ_REG_CLOCK_MMC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">JZ_CLOCK_MMC_DIV_MASK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uhc&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll_half</span><span class="p">,</span>
			<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_UHC</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_divided_ops</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">JZ_REG_CLOCK_UHC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">JZ_CLOCK_UHC_DIV_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">jz_clk_udc_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_parent</span> <span class="o">=</span> <span class="n">jz_clk_udc_set_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">jz_clk_udc_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">jz_clk_udc_get_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">jz_clk_udc_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">jz_clk_udc_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_enabled</span> <span class="o">=</span> <span class="n">jz_clk_udc_is_enabled</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">jz_clk_simple_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">jz_clk_enable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">jz_clk_disable_gating</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_enabled</span> <span class="o">=</span> <span class="n">jz_clk_is_enabled_gating</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">jz4740_clock_simple_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;udc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_udc_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_UART0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_simple_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_UART1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_simple_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_high_speed_peripheral</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_UART0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_simple_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ipu&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_high_speed_peripheral</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_IPU</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_simple_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_ADC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_simple_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_I2C</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_simple_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;aic&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_AIC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_simple_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">static_clk</span> <span class="n">jz_clk_rtc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rtc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gate_bit</span> <span class="o">=</span> <span class="n">JZ_CLOCK_GATE_RTC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_static_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">clk_enable</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">)</span>
		<span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">clk_disable</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_is_enabled</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">is_enabled</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">is_enabled</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">clk_set_rate</span><span class="p">);</span>

<span class="kt">long</span> <span class="nf">clk_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">round_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">clk_round_rate</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_set_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">enabled</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_parent</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">enabled</span> <span class="o">=</span> <span class="n">clk_is_enabled</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">parent</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">jz4740_clock_debugfs_update_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">clk_set_parent</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="nf">clk_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">jz_clocks</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">strcmp</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">name</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">clk</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENXIO</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">clk_get</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">clk_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">clk_put</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">clk_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">jz_clocks</span><span class="p">);</span>

	<span class="n">jz4740_clock_debugfs_add_clk</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_register_clks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">size_t</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">clk_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clk_pll</span><span class="p">);</span>
	<span class="n">clk_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clk_pll_half</span><span class="p">);</span>
	<span class="n">clk_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clk_cpu</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clk_high_speed_peripheral</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clk_low_speed_peripheral</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clk_ko</span><span class="p">);</span>
	<span class="n">clk_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clk_ld</span><span class="p">);</span>
	<span class="n">clk_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clk_rtc</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">jz4740_clock_divided_clks</span><span class="p">);</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="n">clk_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz4740_clock_divided_clks</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">jz4740_clock_simple_clks</span><span class="p">);</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="n">clk_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz4740_clock_simple_clks</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">jz4740_clock_set_wait_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">jz4740_wait_mode</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">JZ4740_WAIT_MODE_IDLE</span>:
		<span class="n">jz_clk_reg_clear_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_LOW_POWER</span><span class="p">,</span> <span class="n">JZ_CLOCK_LOW_POWER_MODE_SLEEP</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">JZ4740_WAIT_MODE_SLEEP</span>:
		<span class="n">jz_clk_reg_set_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_LOW_POWER</span><span class="p">,</span> <span class="n">JZ_CLOCK_LOW_POWER_MODE_SLEEP</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">jz4740_clock_udc_disable_auto_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">jz_clk_reg_clear_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_GATE</span><span class="p">,</span> <span class="n">JZ_CLOCK_GATE_UDC</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">jz4740_clock_udc_disable_auto_suspend</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">jz4740_clock_udc_enable_auto_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">jz_clk_reg_set_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_GATE</span><span class="p">,</span> <span class="n">JZ_CLOCK_GATE_UDC</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">jz4740_clock_udc_enable_auto_suspend</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">jz4740_clock_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">jz_clk_reg_set_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_GATE</span><span class="p">,</span>
		<span class="n">JZ_CLOCK_GATE_TCU</span> <span class="o">|</span> <span class="n">JZ_CLOCK_GATE_DMAC</span> <span class="o">|</span> <span class="n">JZ_CLOCK_GATE_UART0</span><span class="p">);</span>

	<span class="n">jz_clk_reg_clear_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_PLL</span><span class="p">,</span> <span class="n">JZ_CLOCK_PLL_ENABLED</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">jz4740_clock_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">pll</span><span class="p">;</span>

	<span class="n">jz_clk_reg_set_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_PLL</span><span class="p">,</span> <span class="n">JZ_CLOCK_PLL_ENABLED</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">pll</span> <span class="o">=</span> <span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_PLL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pll</span> <span class="o">&amp;</span> <span class="n">JZ_CLOCK_PLL_STABLE</span><span class="p">));</span>

	<span class="n">jz_clk_reg_clear_bits</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_GATE</span><span class="p">,</span>
		<span class="n">JZ_CLOCK_GATE_TCU</span> <span class="o">|</span> <span class="n">JZ_CLOCK_GATE_DMAC</span> <span class="o">|</span> <span class="n">JZ_CLOCK_GATE_UART0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">jz4740_clock_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">jz_clock_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">JZ4740_CPM_BASE_ADDR</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">jz_clock_base</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jz_clock_lock</span><span class="p">);</span>

	<span class="n">jz_clk_ext</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">jz4740_clock_bdata</span><span class="p">.</span><span class="n">ext_rate</span><span class="p">;</span>
	<span class="n">jz_clk_rtc</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">jz4740_clock_bdata</span><span class="p">.</span><span class="n">rtc_rate</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_SPI</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">JZ_CLOCK_SPI_SRC_PLL</span><span class="p">)</span>
		<span class="n">jz4740_clock_divided_clks</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll_half</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">jz_clk_reg_read</span><span class="p">(</span><span class="n">JZ_REG_CLOCK_CTRL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">JZ_CLOCK_CTRL_I2S_SRC_PLL</span><span class="p">)</span>
		<span class="n">jz4740_clock_divided_clks</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll_half</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">JZ_CLOCK_CTRL_UDC_SRC_PLL</span><span class="p">)</span>
		<span class="n">jz4740_clock_simple_clks</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">jz_clk_pll_half</span><span class="p">;</span>

	<span class="n">jz4740_clock_debugfs_init</span><span class="p">();</span>

	<span class="n">clk_register_clks</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">jz4740_clock_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
