03:01:32.308000 INFO    : openta.common.config.testenv_reader :: Load test environment configuration: 'testdata/testenv_veos_linux.yaml'
03:01:32.316000 INFO    : openta.common.config.testenv_reader :: Analyze ports ...
03:01:32.317000 INFO    : openta.common.config.testenv_reader :: Register 'Model' XIL API MAPort port.
03:01:32.317000 INFO    : openta.common.config.testenv_reader :: Analyze mappings ...
03:01:32.317000 INFO    : openta.common.config.testenv_reader :: Process XIL API Mapping file 'VEOS_Linux/TurnLampMapping.xml' .
03:01:32.385000 INFO    : openta.testing.testenv :: Setup Ports
03:01:32.386000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Create
03:01:32.386000 INFO    : openta.ports.xilapi_modelaccess :: create 'Model' XilModelAccessPort
03:01:32.386000 INFO    : openta.ports.xilapi_base :: load ASAM testbench factory assemblies for XIL version: 2.2.0
03:01:40.426000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Connect/Configure
03:01:40.426000 INFO    : openta.ports.xilapi_modelaccess :: connect 'Model' XilModelAccessPort
03:01:45.815000 INFO    : openta.testing.testenv :: Setup [1] 'Model' XilModelAccessPort: Start
03:01:45.815000 INFO    : openta.ports.xilapi_modelaccess :: start 'Model' XilModelAccessPort: Start Simulation
03:01:45.999000 WARNING : openta.ports.xilapi_base :: start XilModelAccessCapture: The corresponding 'Model' XilModelAccessPort is not started, but in STARTED state