var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_ALU.sv","src":"module MAN_ALU #(\n    parameter NUM_OP    = 1 ,\n    parameter SIZE_MAN  = 28\n)(\n    input logic [NUM_OP-1:0]    i_fpu_op        ,\n    input logic                 i_sign_max      ,\n    input logic                 i_sign_min      ,\n    input logic [SIZE_MAN-1:0]  i_man_max       ,\n    input logic [SIZE_MAN-1:0]  i_man_min       ,\n    output logic [SIZE_MAN-1:0] o_man_alu       ,\n    output logic                o_overflow       \n);\n\nlogic w_i_carry;\nlogic [SIZE_MAN-1:0] w_n_man_b;\nlogic [SIZE_MAN-1:0] w_i_man_b;\nlogic w_overflow;\n\nassign w_i_carry = i_fpu_op ? ~(i_sign_max ^ i_sign_min) : (i_sign_max ^ i_sign_min);\nassign w_n_man_b = ~(i_man_min);\nassign w_i_man_b = w_i_carry ? w_n_man_b : i_man_min;\n\nCLA_28bit ALU_SUB_UNIT (\n    .i_carry        (w_i_carry),\n    .i_data_a       (i_man_max),\n    .i_data_b       (w_i_man_b),\n    .o_sum          (o_man_alu),\n    .o_carry        (w_overflow)\n);\n\nassign o_overflow = w_i_carry ? 1'b0 : w_overflow;\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);