Connector,Pin,HSMC+ok,FPGA Pin,FPGA Pin Description,I/O Bank,LVDS Term RefDes,Power,Ground,I/O Power,FPGA I/O,LVDS I/O,LVDS I,LVDS O,FPGA Clk Out,FPGA Clk In,JTAG,Comments,Design Net,IO Standard,User Comment
J2,0,DGND,,,,,,true,,,,,,,,,,,,
J2,1,,,,,,,,,,,,,,,,,,,
J2,2,,,,,,,,,,,,,,,,,,,
J2,3,,,,,,,,,,,,,,,,,,,
J2,4,,,,,,,,,,,,,,,,,,,
J2,5,+VDC,,,,,+VDC,,,,,,,,,,,5Vdig,,
J2,6,+VDC,,,,,+VDC,,,,,,,,,,,5Vdig,,
J2,7,,,,,,,,,,,,,,,,,,,
J2,8,,,,,,,,,,,,,,,,,,,
J2,9,,,,,,,,,,,,,,,,,,,
J2,10,,,,,,,,,,,,,,,,,,,
J2,11,+VDC,,,,,+VDC,,,,,,,,,,,5Vdig,,
J2,12,+VDC,,,,,+VDC,,,,,,,,,,,5Vdig,,
J2,13,,,,,,,,,,,,,,,,,,,
J2,14,,,,,,,,,,,,,,,,,,,
J2,15,,,,,,,,,,,,,,,,,,,
J2,16,,,,,,,,,,,,,,,,,,,
J2,17,+VCCIO4,,,,,,,VCCIO,,,,,,,,,,,
J2,18,+Y_HSMC_VCCIO,,,,,,,VCCIO,,,,,,,,,,,
J2,19,,,,,,,,,,,,,,,,,,,
J2,20,,,,,,,,,,,,,,,,,,,
J2,21,,,,,,,,,,,,,,,,,,,
J2,22,,,,,,,,,,,,,,,,,,,
J2,23,+VCCIO5,,,,,,,VCCIO,,,,,,,,,,,
J2,24,Y_HSMC_VS0,,,,,,,,,,,,,,,,,,
J2,25,,,,,,,,,,,,,,,,,,,
J2,26,,,,,,,,,,,,,,,,,,,
J2,27,,,,,,,,,,,,,,,,,,,
J2,28,,,,,,,,,,,,,,,,,,,
J2,29,+VCCIO6,,,,,,,VCCIO,,,,,,,,,,,
J2,30,Y_HSMC_VS1,,,,,,,,,,,,,,,,,,
J2,31,,,,,,,,,,,,,,,,,,,
J2,32,,,,,,,,,,,,,,,,,,,
J2,33,,,,,,,,,,,,,,,,,,,
J2,34,,,,,,,,,,,,,,,,,,,
J2,35,VREF_BANK4,,,,,,,VREF,,,,,,,,,,,
J2,36,Y_HSMC_VS2,,,,,,,,,,,,,,,,,,
J2,37,,,,,,,,,,,,,,,,,,,
J2,38,,,,,,,,,,,,,,,,,,,
J2,39,,,,,,,,,,,,,,,,,,,
J2,40,,,,,,,,,,,,,,,,,,,
J2,41,VREF_BANK5,,,,,,,VREF,,,,,,,,,,,
J2,42,VREF_BANK6,,,,,,,VREF,,,,,,,,,,,
J2,43,PLL4_CLKOUTp,T16,"IO, PLL4_CLKOUTp",4,,,,,true,,,true,true,,,,,,
J2,44,,,,,,,,,,,,,,,,,,,
J2,45,PLL4_CLKOUTn,R16,"IO, PLL4_CLKOUTp",4,,,,,true,,,true,true,,,,,,
J2,46,,,,,,,,,,,,,,,,,,,
J2,47,,,,,,,,,,,,,,,,,,,
J2,48,+2.5VDD,,,,,+2.5v,,,,,,,,,,,,,
J2,49,HSMC_SDA,Y4,B3p,3,,,,,true,,,,,,,,,,
J2,50,HSMC_SCL,AA4,IO,3,,,,,true,,,,,,,,,,
J2,51,JTAG_TCK,,,,,,,,,,,,,,TRUE,,,,
J2,52,JTAG_TMC,,,,,,,,,,,,,,TRUE,,,,
J2,53,,,,,,,,,,,,,,,,,,,
J2,54,,,,,,,,,,,,,,,,,,,
J2,55,JTAG_TDO,,,,,,,,,,,,,,TRUE,,,,
J2,56,JTAG_TDI,,,,,,,,,,,,,,TRUE,,,,
J2,57,CLKOUT0,V13,B31p,4,,,,,true,,,,true,,,,,,
J2,58,CLKIN0,T22,"CLK7,DIFFCLK_3n",5,,,,,true,,,,,true,,,,,
J2,59,CHARGE_DETECT,,,,,,,,,,,,,,,,,,
J2,60,,,,,,,,,,,,,,,,,,,
J2,61,D0,U12,B28p,4,,,,,true,,,,,,,,LED1,2.5 V,
J2,62,D1,U13,B32p,4,,,,,true,,,,,,,,UIO_1,2.5 V,
J2,63,D2,W15,B35p,4,,,,,true,,,,,,,,LED0,2.5 V,
J2,64,D3,AB18,IO,4,,,,,true,,,,,,,,UIO_2,2.5 V,
J2,65,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,66,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,67,D4 / LVDS_TXp0,J19,R10p,6,,,,,true,true,,,,,,,APC_RBI,2.5 V,
J2,68,D5 / LVDS_RXp0,AA13,B23p,4,R71,,,,true,true,,,,,,,ADC1_CSB,2.5 V,
J2,69,D6 / LVDS_TXn0,J20,R10n,6,,,,,true,true,,,,,,,APC_CS,2.5 V,
J2,70,D7 / LVDS_RXn0,AB13,B23n,4,R71,,,,true,true,,,,,,,ADC2_CSB,2.5 V,
J2,71,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,72,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,73,D8 / LVDS_TXp1,H17,R5p,6,,,,,true,true,,,,,,,APC_R12,2.5 V,
J2,74,D9 / LVDS_RXp1,AA14,B25p,4,R72,,,,true,true,,,,,,,ADC3_CSB,2.5 V,
J2,75,D10 / LVDS_TXn1,G18,R5n,6,,,,,true,true,,,,,,,APC_SR,2.5 V,
J2,76,D11 / LVDS_RXn1,AB14,B25n,4,R72,,,,true,true,,,,,,,ADC4_CSB,2.5 V,
J2,77,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,78,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,79,D12 / LVDS_TXp2,K18,R13p,6,,,,,true,true,,,,,,,APC_IS2,2.5 V,
J2,80,D13 / LVDS_RXp2,W13,B26p,4,R73,,,,true,true,,,,,,,ADC5_CSB,2.5 V,
J2,81,D14 / LVDS_TXn2,K17,R13n,6,,,,,true,true,,,,,,,APC_IS1,,
J2,82,D15 / LVDS_RXn2,Y13,B26n,4,R73,,,,true,true,,,,,,,ADC6_CSB,2.5 V,
J2,83,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,84,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,85,D16 / LVDS_TXp3,M19,R18p,5,,,,,true,true,,,,,,,APC_Reset,,
J2,86,D17 / LVDS_RXp3,AA15,B27p,4,R74,,,,true,true,,,,,,,ADC7_CSB,2.5 V,
J2,87,D18 / LVDS_TXn3,M20,R18n,5,,,,,true,true,,,,,,,EXT_TRG,,
J2,88,D19 / LVDS_RXn3,AB15,B27n,4,R74,,,,true,true,,,,,,,ADC8_CSB,2.5 V,
J2,89,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,90,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,91,D20 / LVDS_TXp4,N21,R20p,5,,,,,true,true,,,,,,,SUPDAC_CSB,2.5 V,
J2,92,D21 / LVDS_RXp4,AA16,B30p,4,R75,,,,true,true,,,,,,,SPI_SCLK,2.5 V,
J2,93,D22 / LVDS_TXn4,N22,R20n,5,,,,,true,true,,,,,,,RNGDAC_CSB,2.5 V,
J2,94,D23 / LVDS_RXn4,AB16,B30n,4,R75,,,,true,true,,,,,,,SPI_SDIO,2.5 V,
J2,95,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,96,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,97,D24 / LVDS_TXp5,H19,R9p,6,,,,,true,true,,,,,,,5D+D,LVDS,
J2,98,D25 / LVDS_RXp5,AA17,B37p,4,R76,,,,true,true,,,,,,,8DCO+,LVDS,
J2,99,D26 / LVDS_TXn5,H20,R9n,6,,,,,true,true,,,,,,,5D-D,LVDS,
J2,100,D27 / LVDS_RXn5,AB17,B37n,4,R76,,,,true,true,,,,,,,8DCO-,LVDS,
J2,101,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,102,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,103,D28 / LVDS_TXp6,M21,R19p,5,,,,,true,true,,,,,,,5D+C,LVDS,
J2,104,D29 / LVDS_RXp6,AA20,B39p,4,R77,,,,true,true,,,,,,,8FCO+,LVDS,
J2,105,D30 / LVDS_TXn6,M22,R19n,5,,,,,true,true,,,,,,,5D-C,LVDS,
J2,106,D31 / LVDS_RXn6,AB20,B39n,4,R77,,,,true,true,,,,,,,8FCO-,LVDS,
J2,107,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,108,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,109,D32 / LVDS_TXp7,J21,R15p,6,,,,,true,true,,,,,,,5D+B,LVDS,
J2,110,D33 / LVDS_RXp7,Y14,B29p,4,R78,,,,true,true,,,,,,,8D+A,LVDS,
J2,111,D34 / LVDS_TXn7,J22,R15n,6,,,,,true,true,,,,,,,5D-B,LVDS,
J2,112,D35 / LVDS_RXn7,Y15,B29n,4,R78,,,,true,true,,,,,,,8D-A,LVDS,
J2,113,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,114,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,115,D36 / CLKOUT1p,R21,R24p,5,,,,,true,true,,,,,,,RJ45_LED_LATCH,2.5 V,
J2,116,D37 / CLKIN1p,L21,R17p,6,R88,,,,true,,true,,,,,"See UM for CLKIN jumper selection. Move R103 to R101 for FPGA pin G21 (CLK4, DIFFCLK_2p) in Bank 6.",RJ45_LED_CLK,2.5 V,
J2,117,D38 / CLKOUT1n,R22,R24n,5,,,,,true,true,,,,,,,RJ45_LED_BLANK,2.5 V,
J2,118,D39 / CLKIN1n,L22,R17n,6,R88,,,,true,,true,,,,,"See UM for CLKIN jumper selection. Move R105 to R107 for FPGA pin G22 (CLK5, DIFFCLK_2n) in Bank 6.",RJ45_LED_SDA,2.5 V,
J2,119,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,120,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,121,D40 / LVDS_TXp8,F21,R11p,6,,,,,true,true,,,,,,,5D+A,LVDS,
J2,122,D41 / LVDS_RXp8,V14,B33p,4,R79,,,,true,true,,,,,,,8D+B,LVDS,
J2,123,D42 / LVDS_TXn8,F22,R11n,6,,,,,true,true,,,,,,,5D-A,LVDS,
J2,124,D43 / LVDS_RXn8,U14,B33n,4,R79,,,,true,true,,,,,,,8D-B,LVDS,
J2,125,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,126,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,127,D44 / LVDS_TXp9,H21,R14p,6,,,,,true,true,,,,,,,5FCO+,LVDS,
J2,128,D45 / LVDS_RXp9,W17,B38p,4,R80,,,,true,true,,,,,,,8D+C,LVDS,
J2,129,D46 / LVDS_TXn9,H22,R14n,6,,,,,true,true,,,,,,,5FCO-,LVDS,
J2,130,D47 / LVDS_RXn9,Y17,B38n,4,R80,,,,true,true,,,,,,,8D-C,LVDS,
J2,131,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,132,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,133,D48 / LVDS_TXp10,E21,R8p,6,,,,,true,true,,,,,,,5DCO+,LVDS,
J2,134,D49 / LVDS_RXp10,P21,R23p,5,R81,,,,true,true,,,,,,,8D+D,LVDS,
J2,135,D50 / LVDS_TXn10,E22,R8n,6,,,,,true,true,,,,,,,5DCO-,LVDS,
J2,136,D51 / LVDS_RXn10,P22,R23n,5,R81,,,,true,true,,,,,,,8D-D,LVDS,
J2,137,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,138,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,139,D52 / LVDS_TXp11,F19,R6p,6,,,,,true,true,,,,,,,6D+D,LVDS,
J2,140,D53 / LVDS_RXp11,U16,B40p,4,R82,,,,true,true,,,,,,,7DCO+,LVDS,
J2,141,D54 / LVDS_TXn11,F20,R6n,6,,,,,true,true,,,,,,,6D-D,LVDS,
J2,142,D55 / LVDS_RXn11,U17,B40n,4,R82,,,,true,true,,,,,,,7DCO-,LVDS,
J2,143,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,144,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,145,D56 / LVDS_TXp12,D21,R7p,6,,,,,true,true,,,,,,,6D+C,LVDS,
J2,146,D57 / LVDS_RXp12,T14,B36p,4,R83,,,,true,true,,,,,,,7FCO+,LVDS,
J2,147,D58 / LVDS_TXn12,D22,R7n,6,,,,,true,true,,,,,,,6D-C,LVDS,
J2,148,D59 / LVDS_RXn12,T15,B36n,4,R83,,,,true,true,,,,,,,7FCO-,LVDS,
J2,149,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,150,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,151,D60 / LVDS_TXp13,C21,R4p,6,,,,,true,true,,,,,,,6D+B,LVDS,
J2,152,D61 / LVDS_RXp13,N19,R22p,5,R84,,,,true,true,,,,,,,7D+A,LVDS,
J2,153,D62 / LVDS_TXn13,C22,R4n,6,,,,,true,true,,,,,,,6D-B,LVDS,
J2,154,D63 / LVDS_RXn13,N20,R22n,5,R84,,,,true,true,,,,,,,7D-A,LVDS,
J2,155,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,156,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,157,D64 / LVDS_TXp14,B21,R3p,6,,,,,true,true,,,,,,,6D+A,LVDS,
J2,158,D65 / LVDS_RXp14,N18,R21p,5,R85,,,,true,true,,,,,,,7D+B,LVDS,
J2,159,D66 / LVDS_TXn14,B22,R3n,6,,,,,true,true,,,,,,,6D-A,LVDS,
J2,160,D67 / LVDS_RXn14,N17,R21n,5,R85,,,,true,true,,,,,,,7D-B,LVDS,
J2,161,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,162,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,163,D68 / LVDS_TXp15,D20,R2p,6,,,,,true,true,,,,,,,6FCO+,LVDS,
J2,164,D69 / LVDS_RXp15,R14,B41p,4,R86,,,,true,true,,,,,,,7D+C,LVDS,
J2,165,D70 / LVDS_TXn15,C20,R2n,6,,,,,true,true,,,,,,,6FCO-,LVDS,
J2,166,D71 / LVDS_RXn15,R15,B41n,4,R86,,,,true,true,,,,,,,7D-C,LVDS,
J2,167,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,168,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,169,D72 / LVDS_TXp16,G17,R1p,6,,,,,true,true,,,,,,,6DCO+,LVDS,
J2,170,D73 / LVDS_RXp16,U15,B34p,4,R87,,,,true,true,,,,,,,7D+D,LVDS,
J2,171,D74 / LVDS_TXn16,F17,R1n,6,,,,,true,true,,,,,,,6DCO-,LVDS,
J2,172,D75 / LVDS_RXn16,V15,B34n,4,R87,,,,true,true,,,,,,,7D-D,LVDS,
J2,173,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,174,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J2,175,D76 / CLKOUT2p,K21,R16p,6,,,,,true,true,,,,,,,,,
J2,176,D77 / CLKIN2p,J18,R12n,6,R89,,,,true,,true,,,,,"See UM for CLKIN jumper selection. Move R111 to R109 for FPGA pin AA12 (CLK13, DIFFCLK_7p) in Bank 4. See PCB revision notes in UM.",,,
J2,177,D78 / CLKOUT2n,K22,R16n,6,,,,,true,true,,,,,,,,,
J2,178,D79 / CLKIN2n,J17,IO,6,R89,,,,true,,true,,,,,"See UM for CLKIN jumper selection. Move R113 to R115 for FPGA pin AB12 (CLK12, DIFFCLK_7n) in Bank 4. See PCB revision notes in UM.",,,
J2,179,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J2,180,PRSNTn,,,,,,,,,,,,,,,Present Detect,GND,,
J1,0,DGND,,,,,,true,,,,,,,,,,GND,,
J1,1,,,,,,,,,,,,,,,,,,,
J1,2,,,,,,,,,,,,,,,,,,,
J1,3,,,,,,,,,,,,,,,,,,,
J1,4,,,,,,,,,,,,,,,,,,,
J1,5,+VCCIO2,,,,,,,VCCIO,,,,,,,,,,,
J1,6,+1.2VDD,,,,,+1.2VDD,,,,,,,,,,,,,
J1,7,,,,,,,,,,,,,,,,,,,
J1,8,,,,,,,,,,,,,,,,,,,
J1,9,,,,,,,,,,,,,,,,,,,
J1,10,,,,,,,,,,,,,,,,,,,
J1,11,+VCCIO3,,,,,,,VCCIO,,,,,,,,,,,
J1,12,+1.8VDD,,,,,+1.8VDD,,,,,,,,,,,1V8dig,,
J1,13,,,,,,,,,,,,,,,,,,,
J1,14,,,,,,,,,,,,,,,,,,,
J1,15,,,,,,,,,,,,,,,,,,,
J1,16,,,,,,,,,,,,,,,,,,,
J1,17,VREF_BANK2,,,,,,,VREF,,,,,,,,,,,
J1,18,+X_HSMC_VCCIO,,,,,,,VCCIO,,,,,,,,,,,
J1,19,,,,,,,,,,,,,,,,,,,
J1,20,,,,,,,,,,,,,,,,,,,
J1,21,,,,,,,,,,,,,,,,,,,
J1,22,,,,,,,,,,,,,,,,,,,
J1,23,VREF_BANK3,,,,,,,VREF,,,,,,,,,,,
J1,24,X_HSMC_VS0,,,,,,,,,,,,,,,,,,
J1,25,,,,,,,,,,,,,,,,,,,
J1,26,,,,,,,,,,,,,,,,,,,
J1,27,,,,,,,,,,,,,,,,,,,
J1,28,,,,,,,,,,,,,,,,,,,
J1,29,BANK1_CLK,G1,"CLK1, DIFFCLK_0n",1,,,,,,,,,,true,,,,,
J1,30,X_HSMC_VS1,,,,,,,,,,,,,,,,,,
J1,31,,,,,,,,,,,,,,,,,,,
J1,32,,,,,,,,,,,,,,,,,,,
J1,33,,,,,,,,,,,,,,,,,,,
J1,34,,,,,,,,,,,,,,,,,,,
J1,35,BANK8_CLK,B11,"CLK11, DIFFCLK_4p",8,,,,,,,,,,true,,,EXT_CLK,2.5 V,
J1,36,X_HSMC_VS2,,,,,,,,,,,,,,,,,,
J1,37,,,,,,,,,,,,,,,,,,,
J1,38,,,,,,,,,,,,,,,,,,,
J1,39,,,,,,,,,,,,,,,,,,,
J1,40,,,,,,,,,,,,,,,,,,,
J1,41,,,,,,,,,,,,,,,,,,,
J1,42,JP3_JTAG_TDI,,,,,,,,,,,,,,TRUE,,JTAG_TDI,,
J1,43,PLL1_CLKOUTp,AA3,"IO, PLL1_CLKOUTp",3,,,,,true,,,true,true,,,,ADC_CLK,LVDS,
J1,44,,,,,,,,,,,,,,,,,,,
J1,45,PLL1_CLKOUTn,AB3,"IO, PLL1_CLKOUTn",3,,,,,true,,,true,true,,,,ADC_CLK(n),LVDS,
J1,46,,,,,,,,,,,,,,,,,,,
J1,47,,,,,,,,,,,,,,,,,,,
J1,48,JP3_JTAG_TDO,,,,,,,,,,,,,,TRUE,,JTAG_TDO,,
J1,49,HSMC_SDA,W8,IO,3,,,,,true,,,,,,,,,,
J1,50,HSMC_SCL,U10,B16n,3,,,,,true,,,,,,,,,,
J1,51,JTAG_TCK,,,,,,,,,,,,,,TRUE,,,,
J1,52,JTAG_TMC,,,,,,,,,,,,,,TRUE,,,,
J1,53,,,,,,,,,,,,,,,,,,,
J1,54,JP3_JTAG_TMS,,,,,,,,,,,,,,TRUE,,JTAG_TMS,,
J1,55,JTAG_TDO,,,,,,,,,,,,,,TRUE,,,,
J1,56,JTAG_TDI,,,,,,,,,,,,,,TRUE,,,,
J1,57,CLKOUT0,V10,B15p,3,,,,,true,,,,true,,,,,,
J1,58,CLKIN0,T21,"CLK6, DIFFCLK_3p",5,,,,,true,,,,,true,,,,,
J1,59,OVP_FLAG,,,,,,,,,,,,,,,,,,
J1,60,JP3_JTAG_TCK,,,,,,,,,,,,,,TRUE,,JTAG_TCK,,
J1,61,D0,U9,B8p,3,,,,,true,,,,,,,,,,
J1,62,D1,V8,B8n,3,,,,,true,,,,,,,,,,
J1,63,D2,Y3,B3n,3,,,,,true,,,,,,,,,,
J1,64,D3,Y6,IO,3,,,,,true,,,,,,,,,,
J1,65,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,66,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,67,D4 / LVDS_TXp0,L6,L16p,2,,,,,true,true,,,,,,,3D+D,LVDS,
J1,68,D5 / LVDS_RXp0,V6,B1p,3,R23,,,,true,true,,,,,,,2DCO+,LVDS,
J1,69,D6 / LVDS_TXn0,M6,L16n,2,,,,,true,true,,,,,,,3D-D,LVDS,
J1,70,D7 / LVDS_RXn0,V5,B1n,3,R23,,,,true,true,,,,,,,2DCO-,LVDS,
J1,71,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,72,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,73,D8 / LVDS_TXp1,M2,L17p,2,,,,,true,true,,,,,,,3D+C,LVDS,
J1,74,D9 / LVDS_RXp1,U7,B2p,3,R49,,,,true,true,,,,,,,2FCO+,LVDS,
J1,75,D10 / LVDS_TXn1,M1,L17n,2,,,,,true,true,,,,,,,3D-C,LVDS,
J1,76,D11 / LVDS_RXn1,U8,B2n,3,R49,,,,true,true,,,,,,,2FCO-,LVDS,
J1,77,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,78,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,79,D12 / LVDS_TXp2,M4,L18p,2,,,,,true,true,,,,,,,3D+B,LVDS,
J1,80,D13 / LVDS_RXp2,W6,B4p,3,R54,,,,true,true,,,,,,,2D+A,LVDS,
J1,81,D14 / LVDS_TXn2,M3,L18n,2,,,,,true,true,,,,,,,3D-B,LVDS,
J1,82,D15 / LVDS_RXn2,V7,B4n,3,R54,,,,true,true,,,,,,,2D-A,LVDS,
J1,83,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,84,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,85,D16 / LVDS_TXp3,N2,L19p,2,,,,,true,true,,,,,,,3D+A,LVDS,
J1,86,D17 / LVDS_RXp3,AA5,B5p,3,R55,,,,true,true,,,,,,,2D+B,LVDS,
J1,87,D18 / LVDS_TXn3,N1,L19n,2,,,,,true,true,,,,,,,3D-A,LVDS,
J1,88,D19 / LVDS_RXn3,AA6,B5n,3,R55,,,,true,true,,,,,,,2D-B,LVDS,
J1,89,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,90,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,91,D20 / LVDS_TXp4,P2,L20p,2,,,,,true,true,,,,,,,3FCO+,LVDS,
J1,92,D21 / LVDS_RXp4,AB6,B6p,3,R56,,,,true,true,,,,,,,2D+C,LVDS,
J1,93,D22 / LVDS_TXn4,P1,L20n,2,,,,,true,true,,,,,,,3FCO-,LVDS,
J1,94,D23 / LVDS_RXn4,AB5,B6n,3,R56,,,,true,true,,,,,,,2D-C,LVDS,
J1,95,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,96,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,97,D24 / LVDS_TXp5,R2,L21p,2,,,,,true,true,,,,,,,3DCO+,LVDS,
J1,98,D25 / LVDS_RXp5,W7,B7p,3,R57,,,,true,true,,,,,,,2D+D,LVDS,
J1,99,D26 / LVDS_TXn5,R1,L21n,2,,,,,true,true,,,,,,,3DCO-,LVDS,
J1,100,D27 / LVDS_RXn5,Y7,B7n,3,R57,,,,true,true,,,,,,,2D-D,LVDS,
J1,101,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,102,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,103,D28 / LVDS_TXp6,P4,L23p,2,,,,,true,true,,,,,,,4D+D,LVDS,
J1,104,D29 / LVDS_RXp6,AA7,B10p,3,R58,,,,true,true,,,,,,,1DCO+,LVDS,
J1,105,D30 / LVDS_TXn6,P3,L23n,2,,,,,true,true,,,,,,,4D-D,LVDS,
J1,106,D31 / LVDS_RXn6,AB7,B10n,3,R58,,,,true,true,,,,,,,1DCO-,LVDS,
J1,107,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,108,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,109,D32 / LVDS_TXp7,U2,L24p,2,,,,,true,true,,,,,,,4D+C,LVDS,
J1,110,D33 / LVDS_RXp7,AA8,B17p,3,R59,,,,true,true,,,,,,,1FCO+,LVDS,
J1,111,D34 / LVDS_TXn7,U1,L24n,2,,,,,true,true,,,,,,,4D-C,LVDS,
J1,112,D35 / LVDS_RXn7,AB8,B17n,3,R59,,,,true,true,,,,,,,1FCO-,LVDS,
J1,113,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,114,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,115,D36 / CLKOUT1p,R19,R26p,5,,,,,true,true,,,,,,,,,
J1,116,D37 / CLKIN1p,AA1,L31n,2,R69,,,,true,,true,,,,,"See UM for CLKIN jumper selection. Move R104 to R102 for FPGA pin AA11 (CLK15, DIFFCLK_6p) in Bank 3. See PCB revision notes in UM.",,,
J1,117,D38 / CLKOUT1n,R18,R26n,5,,,,,true,true,,,,,,,,,
J1,118,D39 / CLKIN1n,Y8,B11p,3,R69,,,,true,,true,,,,,"See UM for CLKIN jumper selection. Move R106 to R108 for FPGA pin AB11 (CLK14, DIFFCLK_6n) in Bank 3. See PCB revision notes in UM.",,,
J1,119,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,120,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,121,D40 / LVDS_TXp8,V2,L25p,2,,,,,true,true,,,,,,,4D+B,LVDS,
J1,122,D41 / LVDS_RXp8,T10,B13p,3,R60,,,,true,true,,,,,,,1D+A,LVDS,
J1,123,D42 / LVDS_TXn8,V1,L25n,2,,,,,true,true,,,,,,,4D-B,LVDS,
J1,124,D43 / LVDS_RXn8,T11,B13n,3,R60,,,,true,true,,,,,,,1D-A,LVDS,
J1,125,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,126,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,127,D44 / LVDS_TXp9,R4,L27p,2,,,,,true,true,,,,,,,4D+A,LVDS,
J1,128,D45 / LVDS_RXp9,AA9,B18p,3,R61,,,,true,true,,,,,,,1D+B,LVDS,
J1,129,D46 / LVDS_TXn9,R3,L27n,2,,,,,true,true,,,,,,,4D-A,LVDS,
J1,130,D47 / LVDS_RXn9,AB9,B19n,3,R61,,,,true,true,,,,,,,1D-B,LVDS,
J1,131,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,132,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,133,D48 / LVDS_TXp10,W2,L28p,2,,,,,true,true,,,,,,,4FCO+,LVDS,
J1,134,D49 / LVDS_RXp10,W10,B20p,3,R62,,,,true,true,,,,,,,1D+C,LVDS,
J1,135,D50 / LVDS_TXn10,W1,L28n,2,,,,,true,true,,,,,,,4FCO-,LVDS,
J1,136,D51 / LVDS_RXn10,Y10,B20n,3,R62,,,,true,true,,,,,,,1D-C,LVDS,
J1,137,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,138,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,139,D52 / LVDS_TXp11,Y2,L29p,2,,,,,true,true,,,,,,,4DCO+,LVDS,
J1,140,D53 / LVDS_RXp11,U11,B19p,3,R63,,,,true,true,,,,,,,1D+D,LVDS,
J1,141,D54 / LVDS_TXn11,Y1,L29n,2,,,,,true,true,,,,,,,4DCO-,LVDS,
J1,142,D55 / LVDS_RXn11,V11,B19n,3,R63,,,,true,true,,,,,,,1D-D,LVDS,
J1,143,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,144,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,145,D56 / LVDS_TXp12,N7,L30p,2,,,,,true,true,,,,,,,,2.5 V,
J1,146,D57 / LVDS_RXp12,AA10,B21p,3,R64,,,,true,true,,,,,,,SCL,2.5 V,
J1,147,D58 / LVDS_TXn12,P7,L30n,2,,,,,true,true,,,,,,,APC_NULL,2.5 V,
J1,148,D59 / LVDS_RXn12,AB10,B21n,3,R64,,,,true,true,,,,,,,SDA,2.5 V,
J1,149,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,150,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,151,D60 / LVDS_TXp13,P6,L32p,2,,,,,true,true,,,,,,,APC_LE,2.5 V,
J1,152,D61 / LVDS_RXp13,P17,R30p,5,R65,,,,true,true,,,,,,,APC_RPHI1,2.5 V,
J1,153,D62 / LVDS_TXn13,R5,L32n,2,,,,,true,true,,,,,,,APC_SPHI2,2.5 V,
J1,154,D63 / LVDS_RXn13,R17,R30n,5,R65,,,,true,true,,,,,,,APC_RPHI2,2.5 V,
J1,155,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,156,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,157,D64 / LVDS_TXp14,U19,R34p,5,,,,,true,true,,,,,,,APC_SPHI1,2.5 V,
J1,158,D65 / LVDS_RXp14,T19,R31p,5,R66,,,,true,true,,,,,,,APC_RBO_A4,2.5 V,
J1,159,D66 / LVDS_TXn14,U20,R34n,5,,,,,true,true,,,,,,,APC_SBI,2.5 V,
J1,160,D67 / LVDS_RXn14,T20,R31n,5,R66,,,,true,true,,,,,,,APC_RBO_B4,2.5 V,
J1,161,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,162,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,163,D68 / LVDS_TXp15,Y21,R35p,5,,,,,true,true,,,,,,,APC_SEB,2.5 V,
J1,164,D69 / LVDS_RXp15,V21,R29p,5,R67,,,,true,true,,,,,,,APC_RBO_B3,2.5 V,
J1,165,D70 / LVDS_TXn15,Y22,R35n,5,,,,,true,true,,,,,,,APC_CAL,2.5 V,
J1,166,D71 / LVDS_RXn15,V22,R29n,5,R67,,,,true,true,,,,,,,APC_RBO_B2,2.5 V,
J1,167,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,168,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,169,D72 / LVDS_TXp16,W21,R32p,5,,,,,true,true,,,,,,,APC_RBO_A1,2.5 V,
J1,170,D73 / LVDS_RXp16,U21,R27p,5,R68,,,,true,true,,,,,,,APC_RBO_A2,2.5 V,
J1,171,D74 / LVDS_TXn16,W22,R32n,5,,,,,true,true,,,,,,,APC_RBO_B1,2.5 V,
J1,172,D75 / LVDS_RXn16,U22,R27n,5,R68,,,,true,true,,,,,,,APC_RBO_A3,2.5 V,
J1,173,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,174,+12VDD,,,,,+12VDD,,,,,,,,,,,,,
J1,175,D76 / CLKOUT2p,T5,L33p,2,,,,,true,true,,,,,,,,,
J1,176,D77 / CLKIN2p,N5,L22n,2,R70,,,,true,,true,,,,,"See UM for CLKIN jumper selection. Move R112 to R110 for FPGA pin T2 (CLK2, DIFFCLK_1p) in Bank 2.",,,
J1,177,D78 / CLKOUT2n,R6,L33n,2,,,,,true,true,,,,,,,,,
J1,178,D79 / CLKIN2n,P5,L26p,2,R70,,,,true,,true,,,,,"See UM for CLKIN jumper selection. Move R114 to R116 for FPGA pin T1 (CLK3, DIFFCLK_1n) in Bank 2. ",,,
J1,179,+3.3VDD,,,,,+3.3VDD,,,,,,,,,,,3V3dig,,
J1,180,PRSNTn,,,,,,,,,,,,,,,Present Detect,GND,,
