

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s'
================================================================
* Date:           Sat Oct  4 16:06:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.304 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      404|  10.000 ns|  2.020 us|    2|  404|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val"   --->   Operation 5 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.15ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>, i16 %in_elem_0_0_0_0_0_val_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 6 'call' 'call_ln286' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.12>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %layer2_out, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%biases_19_val20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_19_val20"   --->   Operation 9 'read' 'biases_19_val20_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%biases_18_val19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_18_val19"   --->   Operation 10 'read' 'biases_18_val19_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%biases_17_val18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_17_val18"   --->   Operation 11 'read' 'biases_17_val18_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%biases_16_val17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_16_val17"   --->   Operation 12 'read' 'biases_16_val17_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%biases_15_val16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_15_val16"   --->   Operation 13 'read' 'biases_15_val16_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%biases_14_val15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_14_val15"   --->   Operation 14 'read' 'biases_14_val15_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%biases_13_val14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_13_val14"   --->   Operation 15 'read' 'biases_13_val14_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%biases_12_val13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_12_val13"   --->   Operation 16 'read' 'biases_12_val13_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%biases_11_val12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_11_val12"   --->   Operation 17 'read' 'biases_11_val12_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%biases_10_val11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_10_val11"   --->   Operation 18 'read' 'biases_10_val11_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%biases_9_val10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_9_val10"   --->   Operation 19 'read' 'biases_9_val10_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%biases_8_val9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_8_val9"   --->   Operation 20 'read' 'biases_8_val9_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%biases_7_val8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_7_val8"   --->   Operation 21 'read' 'biases_7_val8_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%biases_6_val7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_6_val7"   --->   Operation 22 'read' 'biases_6_val7_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%biases_5_val6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_5_val6"   --->   Operation 23 'read' 'biases_5_val6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%biases_4_val5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_4_val5"   --->   Operation 24 'read' 'biases_4_val5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%biases_3_val4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_3_val4"   --->   Operation 25 'read' 'biases_3_val4_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%biases_2_val3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_2_val3"   --->   Operation 26 'read' 'biases_2_val3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%biases_1_val2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_1_val2"   --->   Operation 27 'read' 'biases_1_val2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%biases_0_val1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_val1"   --->   Operation 28 'read' 'biases_0_val1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 29 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.01ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_load, i32 9" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 30 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sY_load = load i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 31 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%pY_load = load i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 32 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 33 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 34 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%icmp_ln289_1 = icmp_eq  i32 %sY_load, i32 3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 35 'icmp' 'icmp_ln289_1' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.01ns)   --->   "%icmp_ln289_2 = icmp_sgt  i32 %pY_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 36 'icmp' 'icmp_ln289_2' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.01ns)   --->   "%icmp_ln289_3 = icmp_sgt  i32 %pX_load, i32 8" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 37 'icmp' 'icmp_ln289_3' <Predicate = (icmp_ln289)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_1)   --->   "%and_ln289 = and i1 %icmp_ln289_2, i1 %icmp_ln289_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 38 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln289_1 = and i1 %and_ln289, i1 %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 39 'and' 'and_ln289_1' <Predicate = (icmp_ln289)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 40 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.54ns)   --->   "%tmp = call i320 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %w2, i16 %biases_0_val1_read, i16 %biases_1_val2_read, i16 %biases_2_val3_read, i16 %biases_3_val4_read, i16 %biases_4_val5_read, i16 %biases_5_val6_read, i16 %biases_6_val7_read, i16 %biases_7_val8_read, i16 %biases_8_val9_read, i16 %biases_9_val10_read, i16 %biases_10_val11_read, i16 %biases_11_val12_read, i16 %biases_12_val13_read, i16 %biases_13_val14_read, i16 %biases_14_val15_read, i16 %biases_15_val16_read, i16 %biases_16_val17_read, i16 %biases_17_val18_read, i16 %biases_18_val19_read, i16 %biases_19_val20_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 41 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 42 [1/2] (2.74ns)   --->   "%tmp = call i320 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %w2, i16 %biases_0_val1_read, i16 %biases_1_val2_read, i16 %biases_2_val3_read, i16 %biases_3_val4_read, i16 %biases_4_val5_read, i16 %biases_5_val6_read, i16 %biases_6_val7_read, i16 %biases_7_val8_read, i16 %biases_8_val9_read, i16 %biases_9_val10_read, i16 %biases_10_val11_read, i16 %biases_11_val12_read, i16 %biases_12_val13_read, i16 %biases_13_val14_read, i16 %biases_14_val15_read, i16 %biases_15_val16_read, i16 %biases_16_val17_read, i16 %biases_17_val18_read, i16 %biases_18_val19_read, i16 %biases_19_val20_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 42 'call' 'tmp' <Predicate = true> <Delay = 2.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%res_out = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 43 'extractvalue' 'res_out' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%res_out_32 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 44 'extractvalue' 'res_out_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%res_out_33 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 45 'extractvalue' 'res_out_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%res_out_34 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 46 'extractvalue' 'res_out_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 47 'extractvalue' 'res_out_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 48 'extractvalue' 'res_out_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%res_out_6 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 49 'extractvalue' 'res_out_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%res_out_7 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 50 'extractvalue' 'res_out_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%res_out_8 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 51 'extractvalue' 'res_out_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%res_out_9 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 52 'extractvalue' 'res_out_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%res_out_22 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 53 'extractvalue' 'res_out_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%res_out_23 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 54 'extractvalue' 'res_out_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%res_out_24 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 55 'extractvalue' 'res_out_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%res_out_25 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 56 'extractvalue' 'res_out_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%res_out_26 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 57 'extractvalue' 'res_out_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%res_out_27 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 58 'extractvalue' 'res_out_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%res_out_28 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 59 'extractvalue' 'res_out_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%res_out_29 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 60 'extractvalue' 'res_out_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%res_out_30 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 61 'extractvalue' 'res_out_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%res_out_31 = extractvalue i320 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 62 'extractvalue' 'res_out_31' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.74>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %res_out_31, i16 %res_out_30, i16 %res_out_29, i16 %res_out_28, i16 %res_out_27, i16 %res_out_26, i16 %res_out_25, i16 %res_out_24, i16 %res_out_23, i16 %res_out_22, i16 %res_out_9, i16 %res_out_8, i16 %res_out_7, i16 %res_out_6, i16 %res_out_5, i16 %res_out_4, i16 %res_out_34, i16 %res_out_33, i16 %res_out_32, i16 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 63 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.66ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %layer2_out, i320 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 64 'write' 'write_ln309' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 1.66> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.66> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 247> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln310 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 65 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.01ns)   --->   "%add_ln313 = add i32 %pX_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 66 'add' 'add_ln313' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.01ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 256" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 67 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %if.else20, void %if.then9" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 68 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 69 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.42>
ST_4 : Operation 70 [1/1] (1.01ns)   --->   "%add_ln328 = add i32 %sX_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 70 'add' 'add_ln328' <Predicate = (!icmp_ln289 & !icmp_ln313)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.41ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 9, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 71 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 72 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.42>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln315 = store i32 0, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 74 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 0.42>
ST_4 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln316 = store i32 0, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 75 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 0.42>
ST_4 : Operation 76 [1/1] (1.01ns)   --->   "%add_ln317 = add i32 %pY_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 76 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.01ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 77 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 78 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 79 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.42>
ST_4 : Operation 80 [1/1] (1.01ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_load, i32 3" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 80 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.01ns)   --->   "%add_ln323 = add i32 %sY_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 81 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.41ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 3, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 82 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 83 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.42>
ST_4 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln318 = store i32 0, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 84 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.42>
ST_4 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln320 = br void %if.end19" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 85 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.42>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 86 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %storemerge, i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 87 'store' 'store_ln319' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln325 = br void %if.end31" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 88 'br' 'br_ln325' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 89 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 2.151ns
The critical path consists of the following:
	wire read operation ('in_elem_0_0_0_0_0_val_read') on port 'in_elem_0_0_0_0_0_val' [93]  (0.000 ns)
	'call' operation 0 bit ('call_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' [94]  (2.151 ns)

 <State 2>: 3.120ns
The critical path consists of the following:
	'load' operation 32 bit ('sY_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'sY' [97]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln289_1', firmware/nnet_utils/nnet_conv_stream.h:289) [102]  (1.016 ns)
	'and' operation 1 bit ('and_ln289_1', firmware/nnet_utils/nnet_conv_stream.h:289) [106]  (0.282 ns)
	'call' operation 320 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' [109]  (1.540 ns)
	blocking operation 0.282 ns on control path)

 <State 3>: 2.748ns
The critical path consists of the following:
	'call' operation 320 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' [109]  (2.748 ns)

 <State 4>: 2.741ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln313', firmware/nnet_utils/nnet_conv_stream.h:313) [134]  (1.016 ns)
	'icmp' operation 1 bit ('icmp_ln313', firmware/nnet_utils/nnet_conv_stream.h:313) [135]  (1.016 ns)
	'store' operation 0 bit ('store_ln321', firmware/nnet_utils/nnet_conv_stream.h:321) of variable 'add_ln317', firmware/nnet_utils/nnet_conv_stream.h:317 on static variable 'pY' [150]  (0.427 ns)
	blocking operation 0.282 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
