git clone --depth 1 --no-tags https://github.com/ttopuz/arc4-decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270181584
git clone --depth 1 --no-tags https://github.com/ojrade/ECE-352.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271134823
git clone --depth 1 --no-tags https://github.com/roman-pogorelov/alt_clones.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263130805
git clone --depth 1 --no-tags https://github.com/Bjorn-J/MicroBlazeMemInit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264784515
git clone --depth 1 --no-tags https://github.com/ypradera/System-Verilog-and-FPGA-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272109067
git clone --depth 1 --no-tags https://github.com/chen841115/on_chip_homework2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272174559
git clone --depth 1 --no-tags https://github.com/penguinleo/MyTestBenchUart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274676596
git clone --depth 1 --no-tags https://github.com/Chong-Gu/9-bit-Instruction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268932001
git clone --depth 1 --no-tags https://github.com/djstedronsky/Time_Travelers_Verilog_Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271116091
git clone --depth 1 --no-tags https://github.com/antreasko/Simon_Says-_Game_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244681320
git clone --depth 1 --no-tags https://github.com/Pear0/mii-net.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252447156
git clone --depth 1 --no-tags https://github.com/akiles-esta-usado/digital_design_elo212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266217762
git clone --depth 1 --no-tags https://github.com/Kiran760043/Multiplier-using-ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267127659
git clone --depth 1 --no-tags https://github.com/Konf/pulpino_students.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267130695
git clone --depth 1 --no-tags https://github.com/pkelling/Hack-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264273999
git clone --depth 1 --no-tags https://github.com/kouamano/submit_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260939427
git clone --depth 1 --no-tags https://github.com/Jglez2330/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261521989
git clone --depth 1 --no-tags https://github.com/zamanimatin/ComputerArch-CA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257055795
git clone --depth 1 --no-tags https://github.com/chaserwhytey/5StagePipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242202111
git clone --depth 1 --no-tags https://github.com/vedga/FPGA-MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241571908
git clone --depth 1 --no-tags https://github.com/brandon-t-nguyen/verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259778238
git clone --depth 1 --no-tags https://github.com/Lanagun/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266559128
git clone --depth 1 --no-tags https://github.com/daniellachino/Sim1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266340554
git clone --depth 1 --no-tags https://github.com/aniketb005/axi4-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271629793
git clone --depth 1 --no-tags https://github.com/chanduong999/421_sw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264395621
git clone --depth 1 --no-tags https://github.com/oz-matt/Axi-Lite-Simp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263472145
git clone --depth 1 --no-tags https://github.com/JoeLopez333/Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261866482
git clone --depth 1 --no-tags https://github.com/FroxSoC/rob.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262066054
git clone --depth 1 --no-tags https://github.com/Vineeth-Narayan/comp-arch-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257985693
git clone --depth 1 --no-tags https://github.com/saipra99/sai_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254077491
git clone --depth 1 --no-tags https://github.com/huseyn777/Guess-the-movement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252891794
git clone --depth 1 --no-tags https://github.com/gilad29/floating_point.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244771591
git clone --depth 1 --no-tags https://github.com/jrmoserbaltimore/retro-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247550731
git clone --depth 1 --no-tags https://github.com/KarimHewidy/uvmGamed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249059905
git clone --depth 1 --no-tags https://github.com/xyz600/xyz-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244088857
git clone --depth 1 --no-tags https://github.com/lopej212/ECE474_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255755299
git clone --depth 1 --no-tags https://github.com/blecharczyk/TronGameFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256043643
git clone --depth 1 --no-tags https://github.com/qiweiii-git/qwi00_led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251064968
git clone --depth 1 --no-tags https://github.com/john777100/Board-game-on-DE2-115-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249654135
git clone --depth 1 --no-tags https://github.com/fassial/OoO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253297695
git clone --depth 1 --no-tags https://github.com/Kotaro7750/risky2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257584015
git clone --depth 1 --no-tags https://github.com/siamumar/TinyGarble2CircuitSynthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275042905
git clone --depth 1 --no-tags https://github.com/mr103/ECE-260C-SV-UVM-Verification-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268597086
git clone --depth 1 --no-tags https://github.com/v-benenati/ece152a_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265942738
git clone --depth 1 --no-tags https://github.com/me-sachinsingh/spi_uvm_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265922081
git clone --depth 1 --no-tags https://github.com/BalderOdinson/pulp_soc_nvdla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273962770
git clone --depth 1 --no-tags https://github.com/karthik-0398/FFTdedicatedhw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271497236
git clone --depth 1 --no-tags https://github.com/umanggarg96/nes_emu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274977354
git clone --depth 1 --no-tags https://github.com/marin-ignacio/CE4301-Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275948828
git clone --depth 1 --no-tags https://github.com/cufeolm/sequences.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247539839
git clone --depth 1 --no-tags https://github.com/miyo/srv6_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248218615
git clone --depth 1 --no-tags https://github.com/rahul7456/sha3_256_perm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256585069
git clone --depth 1 --no-tags https://github.com/ajteh/CPE233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252081199
git clone --depth 1 --no-tags https://github.com/svtrainingonline/SV_training_material.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255007353
git clone --depth 1 --no-tags https://github.com/ackamal/cse140l_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256324331
git clone --depth 1 --no-tags https://github.com/talesbylal/Escape-Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243603364
git clone --depth 1 --no-tags https://github.com/swp930/141lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245009680
git clone --depth 1 --no-tags https://github.com/shreyas521/ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247267150
git clone --depth 1 --no-tags https://github.com/NidhoggProject/UEC2_Nidhogg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246093653
git clone --depth 1 --no-tags https://github.com/Vineeth-Narayan/comp-arch-assignment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259536242
git clone --depth 1 --no-tags https://github.com/kagg123/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258397747
git clone --depth 1 --no-tags https://github.com/djwadhwa/Tic-Tac-Toe-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267161403
git clone --depth 1 --no-tags https://github.com/hungbk99/Single-Precision-Floating-Point-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269685534
git clone --depth 1 --no-tags https://github.com/chdiana1111/Git_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270251329
git clone --depth 1 --no-tags https://github.com/hchsiao/aosoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262371953
git clone --depth 1 --no-tags https://github.com/farshad112/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259903207
git clone --depth 1 --no-tags https://github.com/MPTG94/Numeric_Systems_Wet1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266541480
git clone --depth 1 --no-tags https://github.com/living2code/paritygenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266570888
git clone --depth 1 --no-tags https://github.com/sethrohrbach/ece593_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266904225
git clone --depth 1 --no-tags https://github.com/hao310rui140326/my_pe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266909105
git clone --depth 1 --no-tags https://github.com/gur111/DigiSysSim3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274359302
git clone --depth 1 --no-tags https://github.com/SpikE4343/ice-flight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262902711
git clone --depth 1 --no-tags https://github.com/ackamal/cse140l_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265363453
git clone --depth 1 --no-tags https://github.com/ColinFritzLtts/Verilog_Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269663158
git clone --depth 1 --no-tags https://github.com/akerlund/rtl_fpga_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270278437
git clone --depth 1 --no-tags https://github.com/xinyuli672/Digital-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254735360
git clone --depth 1 --no-tags https://github.com/zlgenuine/VitisAI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252944689
git clone --depth 1 --no-tags https://github.com/toshipp/rv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266305990
git clone --depth 1 --no-tags https://github.com/bhautik1209/SHA3-256-Permutation-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268924034
git clone --depth 1 --no-tags https://github.com/mr103/BitcoinHash-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268600972
git clone --depth 1 --no-tags https://github.com/farshad112/MISR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259947983
git clone --depth 1 --no-tags https://github.com/JeanRochCoulon/cv64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260226322
git clone --depth 1 --no-tags https://github.com/Yogabhinanda/socsymm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262247708
git clone --depth 1 --no-tags https://github.com/ackamal/cse140l-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270863134
git clone --depth 1 --no-tags https://github.com/hachetman/cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271577668
git clone --depth 1 --no-tags https://github.com/unicornt/mips-bpb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268263372
git clone --depth 1 --no-tags https://github.com/yuanq4/3TB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251119552
git clone --depth 1 --no-tags https://github.com/clubMustakisValparaiso/ARMSIM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251613433
git clone --depth 1 --no-tags https://github.com/HSuzu/UdrGrad-VideoControler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257817459
git clone --depth 1 --no-tags https://github.com/darwinjpr/riscv-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275968408
git clone --depth 1 --no-tags https://github.com/maorshweky/yuvalsh_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247979015
git clone --depth 1 --no-tags https://github.com/isaacporras/TallerDiseno-LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246351417
git clone --depth 1 --no-tags https://github.com/maorshweky/arielk_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248010745
git clone --depth 1 --no-tags https://github.com/udairathore/Thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245758076
git clone --depth 1 --no-tags https://github.com/Bob-Li-2020/axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248729001
git clone --depth 1 --no-tags https://github.com/Boundouq/Projet_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249565248
git clone --depth 1 --no-tags https://github.com/Muellegr/FPGA_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275046849
git clone --depth 1 --no-tags https://github.com/atfienberg/mDOMPins.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276200954
git clone --depth 1 --no-tags https://github.com/jamesswingos/cs141_proj5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256597566
git clone --depth 1 --no-tags https://github.com/jgtorchi/EE521_RAT_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256325712
