#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002449e865370 .scope module, "tb_id_stage" "tb_id_stage" 2 3;
 .timescale -9 -12;
L_000002449e8709e0 .functor OR 1, v000002449e8e3e40_0, v000002449e85dba0_0, C4<0>, C4<0>;
v000002449e8e4c00_0 .net "alu_op", 1 0, v000002449e85d240_0;  1 drivers
v000002449e8e4480_0 .net "alu_src", 0 0, v000002449e85d420_0;  1 drivers
v000002449e8e4020_0 .var "clk", 0 0;
v000002449e8e4ac0_0 .net "funct3", 2 0, L_000002449e8e3a80;  1 drivers
v000002449e8e5240_0 .net "imm_ext", 31 0, v000002449e85d880_0;  1 drivers
v000002449e8e40c0_0 .var "instruction", 31 0;
v000002449e8e3e40_0 .var "manual_we", 0 0;
v000002449e8e57e0_0 .net "mem_to_reg", 1 0, v000002449e85d6a0_0;  1 drivers
v000002449e8e5060_0 .net "opcode", 6 0, L_000002449e8e4e80;  1 drivers
v000002449e8e52e0_0 .net "rd1_val", 31 0, L_000002449e8e5380;  1 drivers
v000002449e8e5880_0 .net "rd2_val", 31 0, L_000002449e8e3bc0;  1 drivers
v000002449e8e5600_0 .net "rd_addr", 4 0, L_000002449e8e47a0;  1 drivers
v000002449e8e4de0_0 .net "reg_write_ctrl", 0 0, v000002449e85dba0_0;  1 drivers
v000002449e8e4660_0 .net "rs1_addr", 4 0, L_000002449e8e4160;  1 drivers
v000002449e8e5920_0 .net "rs2_addr", 4 0, L_000002449e8e51a0;  1 drivers
v000002449e8e4700_0 .var "write_data_wb", 31 0;
E_000002449e860bd0 .event negedge, v000002449e8e48e0_0;
L_000002449e8e4e80 .part v000002449e8e40c0_0, 0, 7;
L_000002449e8e3a80 .part v000002449e8e40c0_0, 12, 3;
L_000002449e8e4160 .part v000002449e8e40c0_0, 15, 5;
L_000002449e8e51a0 .part v000002449e8e40c0_0, 20, 5;
L_000002449e8e47a0 .part v000002449e8e40c0_0, 7, 5;
S_000002449e8929b0 .scope module, "ctrl_inst" "control" 2 49, 3 1 0, S_000002449e865370;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /OUTPUT 2 "ALUo";
    .port_info 3 /OUTPUT 1 "ALUs";
    .port_info 4 /OUTPUT 1 "br";
    .port_info 5 /OUTPUT 1 "mr";
    .port_info 6 /OUTPUT 1 "mw";
    .port_info 7 /OUTPUT 1 "rw";
    .port_info 8 /OUTPUT 2 "mtr";
    .port_info 9 /OUTPUT 1 "j";
    .port_info 10 /OUTPUT 3 "funct3_out";
    .port_info 11 /OUTPUT 3 "BranchType";
    .port_info 12 /OUTPUT 3 "MemType";
v000002449e85d240_0 .var "ALUo", 1 0;
v000002449e85d420_0 .var "ALUs", 0 0;
v000002449e85d4c0_0 .var "BranchType", 2 0;
v000002449e85d600_0 .var "MemType", 2 0;
v000002449e85db00_0 .var "br", 0 0;
v000002449e85d560_0 .net "funct3", 2 0, L_000002449e8e3a80;  alias, 1 drivers
v000002449e85ce80_0 .var "funct3_out", 2 0;
v000002449e85d100_0 .var "j", 0 0;
v000002449e85d2e0_0 .var "mr", 0 0;
v000002449e85d6a0_0 .var "mtr", 1 0;
v000002449e85d9c0_0 .var "mw", 0 0;
v000002449e85d740_0 .net "opcode", 6 0, L_000002449e8e4e80;  alias, 1 drivers
v000002449e85dba0_0 .var "rw", 0 0;
E_000002449e861310 .event anyedge, v000002449e85d560_0, v000002449e85d740_0;
S_000002449e890b30 .scope module, "imm_inst" "ImmGen" 2 41, 4 3 0, S_000002449e865370;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "immout";
P_000002449e890cc0 .param/l "ALUUTYPE" 1 4 21, C4<0010111>;
P_000002449e890cf8 .param/l "BTYPE" 1 4 27, C4<1100011>;
P_000002449e890d30 .param/l "ILTYPE" 1 4 15, C4<0000011>;
P_000002449e890d68 .param/l "IRTYPE" 1 4 13, C4<0010011>;
P_000002449e890da0 .param/l "JRTYPE" 1 4 25, C4<1100111>;
P_000002449e890dd8 .param/l "JTYPE" 1 4 23, C4<1101111>;
P_000002449e890e10 .param/l "STYPE" 1 4 17, C4<0100011>;
P_000002449e890e48 .param/l "UPPERUTYPE" 1 4 19, C4<0110111>;
v000002449e85d880_0 .var "immout", 31 0;
v000002449e85cfc0_0 .net "instr", 31 0, v000002449e8e40c0_0;  1 drivers
v000002449e85d1a0_0 .var "opcode", 6 0;
E_000002449e861110 .event anyedge, v000002449e85cfc0_0, v000002449e85d1a0_0;
S_000002449e86d1c0 .scope module, "rf_inst" "registerFile" 2 27, 5 3 0, S_000002449e865370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rr1";
    .port_info 3 /INPUT 5 "rr2";
    .port_info 4 /INPUT 5 "wr";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_000002449e930088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002449e85cf20_0 .net/2u *"_ivl_0", 4 0, L_000002449e930088;  1 drivers
L_000002449e930118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002449e85d7e0_0 .net/2u *"_ivl_10", 31 0, L_000002449e930118;  1 drivers
L_000002449e930160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002449e85dc40_0 .net/2u *"_ivl_14", 4 0, L_000002449e930160;  1 drivers
v000002449e85dd80_0 .net *"_ivl_16", 0 0, L_000002449e8e4840;  1 drivers
v000002449e85d060_0 .net *"_ivl_18", 31 0, L_000002449e8e5420;  1 drivers
v000002449e8e3d00_0 .net *"_ivl_2", 0 0, L_000002449e8e42a0;  1 drivers
v000002449e8e4fc0_0 .net *"_ivl_20", 6 0, L_000002449e8e3b20;  1 drivers
L_000002449e9301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002449e8e4200_0 .net *"_ivl_23", 1 0, L_000002449e9301a8;  1 drivers
L_000002449e9301f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002449e8e54c0_0 .net/2u *"_ivl_24", 31 0, L_000002449e9301f0;  1 drivers
v000002449e8e56a0_0 .net *"_ivl_4", 31 0, L_000002449e8e43e0;  1 drivers
v000002449e8e4f20_0 .net *"_ivl_6", 6 0, L_000002449e8e4ca0;  1 drivers
L_000002449e9300d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002449e8e5740_0 .net *"_ivl_9", 1 0, L_000002449e9300d0;  1 drivers
v000002449e8e48e0_0 .net "clk", 0 0, v000002449e8e4020_0;  1 drivers
v000002449e8e4520_0 .net "rd1", 31 0, L_000002449e8e5380;  alias, 1 drivers
v000002449e8e4d40_0 .net "rd2", 31 0, L_000002449e8e3bc0;  alias, 1 drivers
v000002449e8e4a20 .array "reg_mem", 31 0, 31 0;
v000002449e8e3f80_0 .net "rr1", 4 0, L_000002449e8e4160;  alias, 1 drivers
v000002449e8e45c0_0 .net "rr2", 4 0, L_000002449e8e51a0;  alias, 1 drivers
v000002449e8e4980_0 .net "wd", 31 0, v000002449e8e4700_0;  1 drivers
v000002449e8e5560_0 .net "we", 0 0, L_000002449e8709e0;  1 drivers
v000002449e8e5100_0 .net "wr", 4 0, L_000002449e8e47a0;  alias, 1 drivers
E_000002449e860810 .event posedge, v000002449e8e48e0_0;
L_000002449e8e42a0 .cmp/ne 5, L_000002449e8e4160, L_000002449e930088;
L_000002449e8e43e0 .array/port v000002449e8e4a20, L_000002449e8e4ca0;
L_000002449e8e4ca0 .concat [ 5 2 0 0], L_000002449e8e4160, L_000002449e9300d0;
L_000002449e8e5380 .functor MUXZ 32, L_000002449e930118, L_000002449e8e43e0, L_000002449e8e42a0, C4<>;
L_000002449e8e4840 .cmp/ne 5, L_000002449e8e51a0, L_000002449e930160;
L_000002449e8e5420 .array/port v000002449e8e4a20, L_000002449e8e3b20;
L_000002449e8e3b20 .concat [ 5 2 0 0], L_000002449e8e51a0, L_000002449e9301a8;
L_000002449e8e3bc0 .functor MUXZ 32, L_000002449e9301f0, L_000002449e8e5420, L_000002449e8e4840, C4<>;
    .scope S_000002449e86d1c0;
T_0 ;
    %wait E_000002449e860810;
    %load/vec4 v000002449e8e5560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000002449e8e5100_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002449e8e4980_0;
    %load/vec4 v000002449e8e5100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002449e8e4a20, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002449e890b30;
T_1 ;
    %wait E_000002449e861110;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000002449e85d1a0_0, 0, 7;
    %load/vec4 v000002449e85d1a0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002449e85d880_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002449e85d880_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002449e85d880_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002449e85d880_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002449e85d880_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002449e85d880_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002449e85d880_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002449e85d880_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002449e85cfc0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002449e85d880_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002449e8929b0;
T_2 ;
    %wait E_000002449e861310;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002449e85d240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002449e85d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002449e85db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002449e85d2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002449e85d9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002449e85dba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002449e85d6a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002449e85d100_0, 0, 1;
    %load/vec4 v000002449e85d560_0;
    %store/vec4 v000002449e85d4c0_0, 0, 3;
    %load/vec4 v000002449e85d560_0;
    %store/vec4 v000002449e85d600_0, 0, 3;
    %load/vec4 v000002449e85d740_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002449e85d240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85dba0_0, 0, 1;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85d420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85d2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85dba0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002449e85d6a0_0, 0, 2;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002449e85d240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85d420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85dba0_0, 0, 1;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85d420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85d9c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002449e85d6a0_0, 0, 2;
    %load/vec4 v000002449e85d560_0;
    %store/vec4 v000002449e85d600_0, 0, 3;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002449e85d240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85db00_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002449e85d6a0_0, 0, 2;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85d100_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002449e85d6a0_0, 0, 2;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85d100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85d420_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002449e85d6a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002449e85d240_0, 0, 2;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002449e85d240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85d420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85dba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002449e85d6a0_0, 0, 2;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002449e85d240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85d420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e85dba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002449e85d6a0_0, 0, 2;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002449e865370;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002449e8e4020_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v000002449e8e4020_0;
    %inv;
    %store/vec4 v000002449e8e4020_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000002449e865370;
T_4 ;
    %vpi_call 2 65 "$monitor", "Time:%0t | Instr:%h | Opcode:%b | ImmOut:%h | RS1:%d | RS2:%d", $time, v000002449e8e40c0_0, &PV<v000002449e8e40c0_0, 0, 7>, v000002449e8e5240_0, v000002449e8e52e0_0, v000002449e8e5880_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002449e8e4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002449e8e3e40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002449e8e40c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002449e8e4700_0, 0, 32;
    %vpi_call 2 73 "$display", "Starting Full ID Stage Integration Test..." {0 0 0};
    %vpi_call 2 74 "$display", "-------------------------------------------" {0 0 0};
    %wait E_000002449e860bd0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002449e8e3e40_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002449e8e4700_0, 0, 32;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v000002449e8e40c0_0, 0, 32;
    %wait E_000002449e860810;
    %wait E_000002449e860bd0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002449e8e4700_0, 0, 32;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000002449e8e40c0_0, 0, 32;
    %wait E_000002449e860810;
    %wait E_000002449e860bd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002449e8e3e40_0, 0, 1;
    %pushi/vec4 4263550691, 0, 32;
    %store/vec4 v000002449e8e40c0_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v000002449e8e5240_0;
    %vpi_call 2 104 "$display", "[BNE]  rs1:%0d, rs2:%0d | Imm (Exp -4): %d", v000002449e8e52e0_0, v000002449e8e5880_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002449e8e5240_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v000002449e8e5240_0;
    %pushi/vec4 4294967292, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 2 106 "$display", "PASS: B-Type ImmGen Correct" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 108 "$display", "FAIL: B-Type ImmGen Mismatch: %h", v000002449e8e5240_0 {0 0 0};
T_4.1 ;
    %pushi/vec4 305418679, 0, 32;
    %store/vec4 v000002449e8e40c0_0, 0, 32;
    %delay 1000, 0;
    %vpi_call 2 114 "$display", "[LUI]  Imm (Exp 0x12345000): %h", v000002449e8e5240_0 {0 0 0};
    %load/vec4 v000002449e8e5240_0;
    %cmpi/e 305418240, 0, 32;
    %jmp/0xz  T_4.3, 4;
    %vpi_call 2 116 "$display", "PASS: U-Type LUI Correct" {0 0 0};
    %jmp T_4.4;
T_4.3 ;
    %vpi_call 2 118 "$display", "FAIL: U-Type LUI Mismatch" {0 0 0};
T_4.4 ;
    %pushi/vec4 1069295, 0, 32;
    %store/vec4 v000002449e8e40c0_0, 0, 32;
    %delay 1000, 0;
    %vpi_call 2 124 "$display", "[JAL]  J-Signal: %b | mtr (Exp 10): %b", v000002449e85d100_0, v000002449e8e57e0_0 {0 0 0};
    %load/vec4 v000002449e85d100_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %load/vec4 v000002449e8e57e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %vpi_call 2 126 "$display", "PASS: Jump Control Correct" {0 0 0};
    %jmp T_4.6;
T_4.5 ;
    %vpi_call 2 128 "$display", "FAIL: Jump Control Mismatch" {0 0 0};
T_4.6 ;
    %vpi_call 2 130 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call 2 131 "$display", "Integration Test Complete." {0 0 0};
    %vpi_call 2 132 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_id_stage.v";
    "control.v";
    "ImmGen.v";
    "reg_file.v";
