{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727251656327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727251656328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 16:07:34 2024 " "Processing started: Wed Sep 25 16:07:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727251656328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251656328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m25p16_driver -c m25p16_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off m25p16_driver -c m25p16_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251656328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727251658171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727251658171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../testbench.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/testbench.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727251669300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251669300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251669304 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_access.v(110) " "Verilog HDL information at memory_access.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../memory_access.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "../memory_access.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/memory_access.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727251669315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251669315 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "m25p16_driver.v(1123) " "Verilog HDL literal error at m25p16_driver.v(1123): a sized number cannot have zero size" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 1123 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Analysis & Synthesis" 0 -1 1727251669325 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "m25p16_driver m25p16_driver.v(20) " "Ignored design unit \"m25p16_driver\" at m25p16_driver.v(20) due to previous errors" {  } { { "../m25p16_driver.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" 20 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1727251669326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v 0 0 " "Found 0 design units, including 0 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16_driver.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251669327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/m25p16.v" { { "Info" "ISGN_ENTITY_NAME" "1 m25p16 " "Found entity 1: m25p16" {  } { { "../M25p16.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/M25p16.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727251669334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251669334 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(329) " "Verilog HDL information at internal_logic.v(329): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 329 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669342 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(379) " "Verilog HDL information at internal_logic.v(379): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 379 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669342 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(394) " "Verilog HDL information at internal_logic.v(394): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 394 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669342 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(421) " "Verilog HDL information at internal_logic.v(421): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 421 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669343 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(772) " "Verilog HDL information at internal_logic.v(772): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 772 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669343 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(946) " "Verilog HDL information at internal_logic.v(946): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 946 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669343 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(983) " "Verilog HDL information at internal_logic.v(983): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 983 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669344 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1346) " "Verilog HDL information at internal_logic.v(1346): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1346 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669344 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1356) " "Verilog HDL information at internal_logic.v(1356): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1356 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669345 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1367) " "Verilog HDL information at internal_logic.v(1367): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1367 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669345 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1419) " "Verilog HDL information at internal_logic.v(1419): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1419 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669345 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1446) " "Verilog HDL information at internal_logic.v(1446): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1446 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669345 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1513) " "Verilog HDL information at internal_logic.v(1513): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1513 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669345 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "internal_logic.v(1579) " "Verilog HDL information at internal_logic.v(1579): always construct contains both blocking and non-blocking assignments" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 1579 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727251669345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_logic " "Found entity 1: internal_logic" {  } { { "../internal_logic.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/internal_logic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727251669346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251669346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/m25p16-vg-v12/acdc_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/m25p16-vg-v12/acdc_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 acdc_check " "Found entity 1: acdc_check" {  } { { "../acdc_check.v" "" { Text "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/acdc_check.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727251669354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251669354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/prj/output_files/m25p16_driver.map.smsg " "Generated suppressed messages file D:/git-repository/fpga_training/spi_flash/m25p16-vg-v12/prj/output_files/m25p16_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251669404 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727251669491 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 25 16:07:49 2024 " "Processing ended: Wed Sep 25 16:07:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727251669491 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727251669491 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727251669491 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251669491 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727251670164 ""}
