#
# This file is a part of: https://github.com/brilliantlabsAR/frame-fpga
#
# Authored by: Rohit Rathnam / Silicon Witchery AB (rohit@siliconwitchery.com)
#              Raj Nakarja / Brilliant Labs Limited (raj@brilliant.xyz)
#
# CERN Open Hardware Licence Version 2 - Permissive
#
# Copyright Â© 2023 Brilliant Labs Limited
#

ldc_set_location -site {G14} [get_ports button]
ldc_set_location -site {E17} [get_ports {led_1}]
ldc_set_location -site {F13} [get_ports {led_2}]

ldc_set_port -iobuf {IO_TYPE=LVCMOS33} [get_ports button]
ldc_set_port -iobuf {IO_TYPE=LVCMOS33} [get_ports {led_1}]
ldc_set_port -iobuf {IO_TYPE=LVCMOS33} [get_ports {led_2}]