//! **************************************************************************
// Written by: Map P.15xf on Tue Oct 07 05:50:21 2014
//! **************************************************************************

SCHEMATIC START;
COMP "update_speed" LOCATE = SITE "AV39" LEVEL 1;
COMP "glbl_rst" LOCATE = SITE "AV40" LEVEL 1;
COMP "rxn" LOCATE = SITE "AM7" LEVEL 1;
COMP "rxp" LOCATE = SITE "AM8" LEVEL 1;
COMP "txn" LOCATE = SITE "AN1" LEVEL 1;
COMP "txp" LOCATE = SITE "AN2" LEVEL 1;
COMP "linkup" LOCATE = SITE "AP41" LEVEL 1;
COMP "chk_tx_data" LOCATE = SITE "BA32" LEVEL 1;
COMP "mdio" LOCATE = SITE "AK33" LEVEL 1;
COMP "reset_error" LOCATE = SITE "AR40" LEVEL 1;
COMP "activity_flash" LOCATE = SITE "AR37" LEVEL 1;
COMP "frame_error" LOCATE = SITE "AM39" LEVEL 1;
COMP "mac_speed<0>" LOCATE = SITE "AV30" LEVEL 1;
COMP "mac_speed<1>" LOCATE = SITE "AY33" LEVEL 1;
COMP "pause_req_s" LOCATE = SITE "AP40" LEVEL 1;
COMP "frame_errorn" LOCATE = SITE "AN39" LEVEL 1;
COMP "config_board" LOCATE = SITE "AW40" LEVEL 1;
COMP "gen_tx_data" LOCATE = SITE "BA31" LEVEL 1;
COMP "tx_statistics_s" LOCATE = SITE "AD36" LEVEL 1;
COMP "rx_statistics_s" LOCATE = SITE "AD37" LEVEL 1;
COMP "phy_resetn" LOCATE = SITE "AJ33" LEVEL 1;
COMP "serial_response" LOCATE = SITE "AG34" LEVEL 1;
COMP "gtrefclk_n" LOCATE = SITE "AH7" LEVEL 1;
COMP "gtrefclk_p" LOCATE = SITE "AH8" LEVEL 1;
COMP "clk_in_p" LOCATE = SITE "E19" LEVEL 1;
COMP "synchronization_done" LOCATE = SITE "AR35" LEVEL 1;
COMP "mdc" LOCATE = SITE "AH31" LEVEL 1;
COMP "activity_flashn" LOCATE = SITE "AT37" LEVEL 1;
PIN
        core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<421>
        = BEL
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i"
        PINNAME TXUSRCLK;
PIN
        core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<422>
        = BEL
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i"
        PINNAME TXUSRCLK2;
TIMEGRP clkout0 = BEL "s_axi_pre_resetn" BEL "axi_lite_reset_gen/reset_sync2"
        BEL "axi_lite_reset_gen/reset_sync1" BEL "bufg_userclk" BEL
        "axi_lite_controller/axi_state_FSM_FFd2" BEL
        "axi_lite_controller/axi_state_FSM_FFd3" BEL
        "axi_lite_controller/axi_state_FSM_FFd1" BEL
        "axi_lite_controller/axi_state_FSM_FFd5" BEL
        "axi_lite_controller/axi_access_sm_FSM_FFd1" BEL
        "axi_lite_controller/axi_state_FSM_FFd4" BEL
        "axi_lite_controller/mdio_access_sm_FSM_FFd1" BEL
        "axi_lite_controller/mdio_access_sm_FSM_FFd2" BEL
        "axi_lite_controller/axi_access_sm_FSM_FFd2" BEL
        "axi_lite_controller/s_axi_wdata_31" BEL
        "axi_lite_controller/s_axi_wdata_30" BEL
        "axi_lite_controller/s_axi_wdata_29" BEL
        "axi_lite_controller/s_axi_wdata_28" BEL
        "axi_lite_controller/s_axi_wdata_27" BEL
        "axi_lite_controller/s_axi_wdata_26" BEL
        "axi_lite_controller/s_axi_wdata_25" BEL
        "axi_lite_controller/s_axi_wdata_24" BEL
        "axi_lite_controller/s_axi_wdata_23" BEL
        "axi_lite_controller/s_axi_wdata_22" BEL
        "axi_lite_controller/s_axi_wdata_21" BEL
        "axi_lite_controller/s_axi_wdata_20" BEL
        "axi_lite_controller/s_axi_wdata_19" BEL
        "axi_lite_controller/s_axi_wdata_18" BEL
        "axi_lite_controller/s_axi_wdata_17" BEL
        "axi_lite_controller/s_axi_wdata_16" BEL
        "axi_lite_controller/s_axi_wdata_15" BEL
        "axi_lite_controller/s_axi_wdata_14" BEL
        "axi_lite_controller/s_axi_wdata_13" BEL
        "axi_lite_controller/s_axi_wdata_12" BEL
        "axi_lite_controller/s_axi_wdata_11" BEL
        "axi_lite_controller/s_axi_wdata_10" BEL
        "axi_lite_controller/s_axi_wdata_9" BEL
        "axi_lite_controller/s_axi_wdata_8" BEL
        "axi_lite_controller/s_axi_wdata_7" BEL
        "axi_lite_controller/s_axi_wdata_6" BEL
        "axi_lite_controller/s_axi_wdata_5" BEL
        "axi_lite_controller/s_axi_wdata_4" BEL
        "axi_lite_controller/s_axi_wdata_3" BEL
        "axi_lite_controller/s_axi_wdata_2" BEL
        "axi_lite_controller/s_axi_wdata_1" BEL
        "axi_lite_controller/s_axi_wdata_0" BEL
        "axi_lite_controller/mdio_wr_data_31" BEL
        "axi_lite_controller/mdio_wr_data_30" BEL
        "axi_lite_controller/mdio_wr_data_29" BEL
        "axi_lite_controller/mdio_wr_data_28" BEL
        "axi_lite_controller/mdio_wr_data_27" BEL
        "axi_lite_controller/mdio_wr_data_26" BEL
        "axi_lite_controller/mdio_wr_data_25" BEL
        "axi_lite_controller/mdio_wr_data_24" BEL
        "axi_lite_controller/mdio_wr_data_23" BEL
        "axi_lite_controller/mdio_wr_data_22" BEL
        "axi_lite_controller/mdio_wr_data_21" BEL
        "axi_lite_controller/mdio_wr_data_20" BEL
        "axi_lite_controller/mdio_wr_data_19" BEL
        "axi_lite_controller/mdio_wr_data_18" BEL
        "axi_lite_controller/mdio_wr_data_17" BEL
        "axi_lite_controller/mdio_wr_data_16" BEL
        "axi_lite_controller/mdio_wr_data_15" BEL
        "axi_lite_controller/mdio_wr_data_14" BEL
        "axi_lite_controller/mdio_wr_data_13" BEL
        "axi_lite_controller/mdio_wr_data_12" BEL
        "axi_lite_controller/mdio_wr_data_11" BEL
        "axi_lite_controller/mdio_wr_data_10" BEL
        "axi_lite_controller/mdio_wr_data_9" BEL
        "axi_lite_controller/mdio_wr_data_8" BEL
        "axi_lite_controller/mdio_wr_data_7" BEL
        "axi_lite_controller/mdio_wr_data_6" BEL
        "axi_lite_controller/mdio_wr_data_5" BEL
        "axi_lite_controller/mdio_wr_data_4" BEL
        "axi_lite_controller/mdio_wr_data_3" BEL
        "axi_lite_controller/mdio_wr_data_2" BEL
        "axi_lite_controller/mdio_wr_data_1" BEL
        "axi_lite_controller/mdio_wr_data_0" BEL
        "axi_lite_controller/s_axi_awaddr_10" BEL
        "axi_lite_controller/s_axi_awaddr_9" BEL
        "axi_lite_controller/s_axi_awaddr_8" BEL
        "axi_lite_controller/s_axi_awaddr_7" BEL
        "axi_lite_controller/s_axi_awaddr_6" BEL
        "axi_lite_controller/s_axi_awaddr_5" BEL
        "axi_lite_controller/s_axi_awaddr_4" BEL
        "axi_lite_controller/s_axi_awaddr_3" BEL
        "axi_lite_controller/s_axi_awaddr_2" BEL
        "axi_lite_controller/s_axi_awaddr_1" BEL
        "axi_lite_controller/s_axi_awaddr_0" BEL
        "axi_lite_controller/s_axi_araddr_10" BEL
        "axi_lite_controller/s_axi_araddr_9" BEL
        "axi_lite_controller/s_axi_araddr_8" BEL
        "axi_lite_controller/s_axi_araddr_7" BEL
        "axi_lite_controller/s_axi_araddr_6" BEL
        "axi_lite_controller/s_axi_araddr_5" BEL
        "axi_lite_controller/s_axi_araddr_4" BEL
        "axi_lite_controller/s_axi_araddr_3" BEL
        "axi_lite_controller/s_axi_araddr_2" BEL
        "axi_lite_controller/s_axi_araddr_1" BEL
        "axi_lite_controller/s_axi_araddr_0" BEL
        "axi_lite_controller/axi_wr_data_31" BEL
        "axi_lite_controller/axi_wr_data_30" BEL
        "axi_lite_controller/axi_wr_data_29" BEL
        "axi_lite_controller/axi_wr_data_28" BEL
        "axi_lite_controller/axi_wr_data_27" BEL
        "axi_lite_controller/axi_wr_data_26" BEL
        "axi_lite_controller/axi_wr_data_25" BEL
        "axi_lite_controller/axi_wr_data_24" BEL
        "axi_lite_controller/axi_wr_data_23" BEL
        "axi_lite_controller/axi_wr_data_22" BEL
        "axi_lite_controller/axi_wr_data_21" BEL
        "axi_lite_controller/axi_wr_data_20" BEL
        "axi_lite_controller/axi_wr_data_19" BEL
        "axi_lite_controller/axi_wr_data_18" BEL
        "axi_lite_controller/axi_wr_data_17" BEL
        "axi_lite_controller/axi_wr_data_16" BEL
        "axi_lite_controller/axi_wr_data_15" BEL
        "axi_lite_controller/axi_wr_data_14" BEL
        "axi_lite_controller/axi_wr_data_13" BEL
        "axi_lite_controller/axi_wr_data_12" BEL
        "axi_lite_controller/axi_wr_data_11" BEL
        "axi_lite_controller/axi_wr_data_10" BEL
        "axi_lite_controller/axi_wr_data_9" BEL
        "axi_lite_controller/axi_wr_data_8" BEL
        "axi_lite_controller/axi_wr_data_7" BEL
        "axi_lite_controller/axi_wr_data_6" BEL
        "axi_lite_controller/axi_wr_data_5" BEL
        "axi_lite_controller/axi_wr_data_4" BEL
        "axi_lite_controller/axi_wr_data_3" BEL
        "axi_lite_controller/axi_wr_data_2" BEL
        "axi_lite_controller/axi_wr_data_1" BEL
        "axi_lite_controller/axi_wr_data_0" BEL "axi_lite_controller/addr_10"
        BEL "axi_lite_controller/addr_9" BEL "axi_lite_controller/addr_8" BEL
        "axi_lite_controller/addr_7" BEL "axi_lite_controller/addr_6" BEL
        "axi_lite_controller/addr_5" BEL "axi_lite_controller/addr_4" BEL
        "axi_lite_controller/addr_3" BEL "axi_lite_controller/addr_2" BEL
        "axi_lite_controller/addr_1" BEL "axi_lite_controller/addr_0" BEL
        "axi_lite_controller/mdio_reg_addr_3" BEL
        "axi_lite_controller/mdio_reg_addr_2" BEL
        "axi_lite_controller/mdio_reg_addr_0" BEL
        "axi_lite_controller/s_axi_wvalid" BEL
        "axi_lite_controller/s_axi_awvalid" BEL
        "axi_lite_controller/s_axi_arvalid" BEL
        "axi_lite_controller/mdio_op_1" BEL "axi_lite_controller/mdio_op_0"
        BEL "axi_lite_controller/read_access" BEL
        "axi_lite_controller/write_access" BEL
        "axi_lite_controller/serial_command_shift_36" BEL
        "axi_lite_controller/serial_command_shift_35" BEL
        "axi_lite_controller/serial_command_shift_34" BEL
        "axi_lite_controller/serial_command_shift_33" BEL
        "axi_lite_controller/serial_command_shift_32" BEL
        "axi_lite_controller/serial_command_shift_31" BEL
        "axi_lite_controller/serial_command_shift_30" BEL
        "axi_lite_controller/serial_command_shift_29" BEL
        "axi_lite_controller/serial_command_shift_28" BEL
        "axi_lite_controller/serial_command_shift_27" BEL
        "axi_lite_controller/serial_command_shift_26" BEL
        "axi_lite_controller/serial_command_shift_25" BEL
        "axi_lite_controller/serial_command_shift_24" BEL
        "axi_lite_controller/serial_command_shift_23" BEL
        "axi_lite_controller/serial_command_shift_22" BEL
        "axi_lite_controller/serial_command_shift_21" BEL
        "axi_lite_controller/serial_command_shift_20" BEL
        "axi_lite_controller/serial_command_shift_19" BEL
        "axi_lite_controller/serial_command_shift_18" BEL
        "axi_lite_controller/serial_command_shift_17" BEL
        "axi_lite_controller/serial_command_shift_16" BEL
        "axi_lite_controller/serial_command_shift_15" BEL
        "axi_lite_controller/serial_command_shift_14" BEL
        "axi_lite_controller/serial_command_shift_13" BEL
        "axi_lite_controller/serial_command_shift_12" BEL
        "axi_lite_controller/serial_command_shift_11" BEL
        "axi_lite_controller/serial_command_shift_10" BEL
        "axi_lite_controller/serial_command_shift_9" BEL
        "axi_lite_controller/serial_command_shift_8" BEL
        "axi_lite_controller/serial_command_shift_7" BEL
        "axi_lite_controller/serial_command_shift_6" BEL
        "axi_lite_controller/serial_command_shift_5" BEL
        "axi_lite_controller/serial_command_shift_4" BEL
        "axi_lite_controller/serial_command_shift_3" BEL
        "axi_lite_controller/serial_command_shift_2" BEL
        "axi_lite_controller/serial_command_shift_1" BEL
        "axi_lite_controller/serial_command_shift_0" BEL
        "axi_lite_controller/capture_data" BEL
        "axi_lite_controller/update_speed_reg" BEL
        "axi_lite_controller/axi_rd_data_31" BEL
        "axi_lite_controller/axi_rd_data_30" BEL
        "axi_lite_controller/axi_rd_data_29" BEL
        "axi_lite_controller/axi_rd_data_28" BEL
        "axi_lite_controller/axi_rd_data_27" BEL
        "axi_lite_controller/axi_rd_data_26" BEL
        "axi_lite_controller/axi_rd_data_25" BEL
        "axi_lite_controller/axi_rd_data_24" BEL
        "axi_lite_controller/axi_rd_data_23" BEL
        "axi_lite_controller/axi_rd_data_22" BEL
        "axi_lite_controller/axi_rd_data_21" BEL
        "axi_lite_controller/axi_rd_data_20" BEL
        "axi_lite_controller/axi_rd_data_19" BEL
        "axi_lite_controller/axi_rd_data_18" BEL
        "axi_lite_controller/axi_rd_data_17" BEL
        "axi_lite_controller/axi_rd_data_16" BEL
        "axi_lite_controller/axi_rd_data_15" BEL
        "axi_lite_controller/axi_rd_data_14" BEL
        "axi_lite_controller/axi_rd_data_13" BEL
        "axi_lite_controller/axi_rd_data_12" BEL
        "axi_lite_controller/axi_rd_data_11" BEL
        "axi_lite_controller/axi_rd_data_10" BEL
        "axi_lite_controller/axi_rd_data_9" BEL
        "axi_lite_controller/axi_rd_data_8" BEL
        "axi_lite_controller/axi_rd_data_7" BEL
        "axi_lite_controller/axi_rd_data_6" BEL
        "axi_lite_controller/axi_rd_data_5" BEL
        "axi_lite_controller/axi_rd_data_4" BEL
        "axi_lite_controller/axi_rd_data_3" BEL
        "axi_lite_controller/axi_rd_data_2" BEL
        "axi_lite_controller/axi_rd_data_1" BEL
        "axi_lite_controller/axi_rd_data_0" BEL "axi_lite_controller/speed_1"
        BEL "axi_lite_controller/speed_0" PIN
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<421>"
        PIN
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<422>"
        PIN
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<421>"
        PIN
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<422>"
        BEL "core_wrapper/transceiver_inst/txbufstatus_reg" BEL
        "core_wrapper/transceiver_inst/txcharisk_int_1" BEL
        "core_wrapper/transceiver_inst/txcharisk_int_0" BEL
        "core_wrapper/transceiver_inst/txchardispval_int_1" BEL
        "core_wrapper/transceiver_inst/txchardispval_int_0" BEL
        "core_wrapper/transceiver_inst/txdata_int_15" BEL
        "core_wrapper/transceiver_inst/txdata_int_14" BEL
        "core_wrapper/transceiver_inst/txdata_int_13" BEL
        "core_wrapper/transceiver_inst/txdata_int_12" BEL
        "core_wrapper/transceiver_inst/txdata_int_11" BEL
        "core_wrapper/transceiver_inst/txdata_int_10" BEL
        "core_wrapper/transceiver_inst/txdata_int_9" BEL
        "core_wrapper/transceiver_inst/txdata_int_8" BEL
        "core_wrapper/transceiver_inst/txdata_int_7" BEL
        "core_wrapper/transceiver_inst/txdata_int_6" BEL
        "core_wrapper/transceiver_inst/txdata_int_5" BEL
        "core_wrapper/transceiver_inst/txdata_int_4" BEL
        "core_wrapper/transceiver_inst/txdata_int_3" BEL
        "core_wrapper/transceiver_inst/txdata_int_2" BEL
        "core_wrapper/transceiver_inst/txdata_int_1" BEL
        "core_wrapper/transceiver_inst/txdata_int_0" BEL
        "core_wrapper/transceiver_inst/txchardispmode_int_1" BEL
        "core_wrapper/transceiver_inst/txchardispmode_int_0" BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/cs_edge_reg" BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd2"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd3"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/access_cs_FSM_FFd1"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_31"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_30"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_29"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_28"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_27"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_26"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_25"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_24"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_23"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_22"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_21"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_20"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_19"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_18"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_17"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_16"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_15"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_14"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_13"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_12"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_11"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_10"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_9"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_8"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_7"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_6"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_5"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_4"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_3"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_2"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_1"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_0"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_wready_reg"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_arready_reg"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_rnw_reg"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_awready_reg"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rvalid_reg"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/counter_en_reg"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/axi_avalid_reg"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_8"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_7"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_6"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_5"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_4"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_3"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_2"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_1"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_0"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL "axi_lite_controller/axi_status_4" BEL
        "axi_lite_controller/axi_status_3" BEL
        "axi_lite_controller/axi_status_1" BEL
        "axi_lite_controller/axi_status_0" BEL
        "axi_lite_controller/axi_status_2" BEL
        "axi_lite_controller/start_mdio" BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/local_wrack" BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/local_rdack" BEL
        "axi_lite_controller/writenread" BEL
        "axi_lite_controller/s_axi_bready" BEL
        "axi_lite_controller/s_axi_rready" BEL
        "axi_lite_controller/drive_mdio" BEL
        "axi_lite_controller/start_access" BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bvalid_reg"
        BEL "enable_phy_loopback" BEL "s_axi_resetn" BEL
        "axi_lite_controller/load_data" BEL "axi_lite_controller/mdio_ready"
        BEL
        "trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL "axi_lite_controller/Mshreg_count_shift_20" BEL
        "axi_lite_controller/count_shift_20" BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SPEED_IS_100"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_response/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_response/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/response_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_wrack"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/capture_address_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_toggle"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_rdack"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/bus2ip_cs_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_wrack"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/intr_sync_reg_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_wrce_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_rdce_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/promiscuous_mode_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_WRACK"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_47"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_46"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_45"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_44"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_43"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_42"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_41"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_40"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_39"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_38"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_37"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_36"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_35"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_34"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_33"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_EN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_EN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_FC_EN_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_FC_EN_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_DEL_EN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_VLAN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_CRC_MODE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_JUMBO_EN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_CRC_MODE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_VLAN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_JUMBO_EN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PS_LT_DISABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_LT_DISABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_OUT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/return_high_word"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/return_error"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/UPDATE_PAUSE_AD_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SPEED_IS_10_100"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram_Narrowed"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram_Narrowed"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram_Narrowed"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram_Narrowed"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram_Narrowed"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram_Narrowed"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram_Narrowed"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram_Narrowed";
TIMEGRP clk_in_p = BEL "pma_reset_pipe_0" BEL "pma_reset_pipe_1" BEL
        "pma_reset_pipe_2" BEL "pma_reset_pipe_3" BEL "clk200_bufg" BEL
        "core_wrapper/transceiver_inst/reset_counter_7" BEL
        "core_wrapper/transceiver_inst/reset_counter_6" BEL
        "core_wrapper/transceiver_inst/reset_counter_5" BEL
        "core_wrapper/transceiver_inst/reset_counter_4" BEL
        "core_wrapper/transceiver_inst/reset_counter_3" BEL
        "core_wrapper/transceiver_inst/reset_counter_2" BEL
        "core_wrapper/transceiver_inst/reset_counter_1" BEL
        "core_wrapper/transceiver_inst/reset_counter_0" BEL
        "core_wrapper/transceiver_inst/reset_pulse_5" BEL
        "core_wrapper/transceiver_inst/reset_pulse_4" BEL
        "core_wrapper/transceiver_inst/reset_pulse_3" BEL
        "core_wrapper/transceiver_inst/reset_pulse_2" BEL
        "core_wrapper/transceiver_inst/reset_pulse_1" BEL
        "core_wrapper/transceiver_inst/reset_pulse_0";
PIN
        trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl_pins<33>
        = BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl"
        PINNAME CLKBWRCLK;
PIN
        trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl_pins<33>
        = BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl"
        PINNAME CLKBWRCLK;
PIN
        trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl_pins<33>
        = BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl"
        PINNAME CLKBWRCLK;
PIN
        trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl_pins<33>
        = BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl"
        PINNAME CLKBWRCLK;
TIMEGRP userclk2 = BEL "pause_shift_0" BEL "pause_shift_1" BEL "pause_shift_2"
        BEL "pause_shift_3" BEL "pause_shift_4" BEL "pause_shift_5" BEL
        "pause_shift_6" BEL "pause_shift_7" BEL "pause_shift_8" BEL
        "pause_shift_9" BEL "pause_shift_10" BEL "pause_shift_11" BEL
        "pause_shift_12" BEL "pause_shift_13" BEL "pause_shift_14" BEL
        "pause_shift_15" BEL "pause_shift_16" BEL "pause_shift_17" BEL
        "pause_shift_18" BEL "chk_pre_resetn" BEL "gtx_pre_resetn" BEL
        "rx_stats_shift_0" BEL "rx_stats_shift_1" BEL "rx_stats_shift_2" BEL
        "rx_stats_shift_3" BEL "rx_stats_shift_4" BEL "rx_stats_shift_5" BEL
        "rx_stats_shift_6" BEL "rx_stats_shift_7" BEL "rx_stats_shift_8" BEL
        "rx_stats_shift_9" BEL "rx_stats_shift_10" BEL "rx_stats_shift_11" BEL
        "rx_stats_shift_12" BEL "rx_stats_shift_13" BEL "rx_stats_shift_14"
        BEL "rx_stats_shift_15" BEL "rx_stats_shift_16" BEL
        "rx_stats_shift_17" BEL "rx_stats_shift_18" BEL "rx_stats_shift_19"
        BEL "rx_stats_shift_20" BEL "rx_stats_shift_21" BEL
        "rx_stats_shift_22" BEL "rx_stats_shift_23" BEL "rx_stats_shift_24"
        BEL "rx_stats_shift_25" BEL "rx_stats_shift_26" BEL
        "rx_stats_shift_27" BEL "rx_stats_shift_28" BEL "rx_stats_shift_29"
        BEL "tx_stats_shift_0" BEL "tx_stats_shift_1" BEL "tx_stats_shift_2"
        BEL "tx_stats_shift_3" BEL "tx_stats_shift_4" BEL "tx_stats_shift_5"
        BEL "tx_stats_shift_6" BEL "tx_stats_shift_7" BEL "tx_stats_shift_8"
        BEL "tx_stats_shift_9" BEL "tx_stats_shift_10" BEL "tx_stats_shift_11"
        BEL "tx_stats_shift_12" BEL "tx_stats_shift_13" BEL
        "tx_stats_shift_14" BEL "tx_stats_shift_15" BEL "tx_stats_shift_16"
        BEL "tx_stats_shift_17" BEL "tx_stats_shift_18" BEL
        "tx_stats_shift_19" BEL "tx_stats_shift_20" BEL "tx_stats_shift_21"
        BEL "tx_stats_shift_22" BEL "tx_stats_shift_23" BEL
        "tx_stats_shift_24" BEL "tx_stats_shift_25" BEL "tx_stats_shift_26"
        BEL "tx_stats_shift_27" BEL "tx_stats_shift_28" BEL
        "tx_stats_shift_29" BEL "tx_stats_shift_30" BEL "tx_stats_shift_31"
        BEL "tx_stats_shift_32" BEL "tx_stats_shift_33" BEL "pause_req" BEL
        "pause_val_0" BEL "pause_val_1" BEL "pause_val_2" BEL "pause_val_3"
        BEL "pause_val_4" BEL "pause_val_5" BEL "pause_val_6" BEL
        "pause_val_7" BEL "pause_val_8" BEL "pause_val_9" BEL "pause_val_10"
        BEL "pause_val_11" BEL "pause_val_12" BEL "pause_val_13" BEL
        "pause_val_14" BEL "pause_val_15" BEL "tx_statistics_valid_reg" BEL
        "rx_statistics_valid_reg" BEL "gtx_reset_gen/reset_sync2" BEL
        "gtx_reset_gen/reset_sync1" BEL "chk_reset_gen/reset_sync2" BEL
        "chk_reset_gen/reset_sync1" BEL "glbl_reset_gen/reset_sync2" BEL
        "glbl_reset_gen/reset_sync1" BEL
        "core_wrapper/sgmii_logic/resync_speed_100/data_sync_reg" BEL
        "core_wrapper/sgmii_logic/resync_speed_100/data_sync" BEL
        "core_wrapper/sgmii_logic/resync_speed_10_100/data_sync_reg" BEL
        "core_wrapper/sgmii_logic/resync_speed_10_100/data_sync" BEL
        "phy_reset_count_0" BEL "phy_reset_count_1" BEL "phy_reset_count_2"
        BEL "phy_reset_count_3" BEL "phy_reset_count_4" BEL
        "phy_reset_count_5" BEL "basic_pat_gen/axi_pat_gen/basic_rc_counter_7"
        BEL "basic_pat_gen/axi_pat_gen/basic_rc_counter_6" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_5" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_4" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_3" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_2" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_1" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_0" BEL
        "basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2" BEL
        "basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3" BEL
        "basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd1" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_12" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_11" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_10" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_9" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_8" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_7" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_6" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_5" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_4" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_3" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_2" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_1" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_0" BEL
        "basic_pat_gen/axi_pat_gen/header_count_3" BEL
        "basic_pat_gen/axi_pat_gen/header_count_2" BEL
        "basic_pat_gen/axi_pat_gen/header_count_1" BEL
        "basic_pat_gen/axi_pat_gen/header_count_0" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_11" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_10" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_9" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_8" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_7" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_6" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_5" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_4" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_3" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_2" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_1" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_0" BEL
        "basic_pat_gen/axi_pat_gen/overhead_count_4" BEL
        "basic_pat_gen/axi_pat_gen/overhead_count_3" BEL
        "basic_pat_gen/axi_pat_gen/overhead_count_2" BEL
        "basic_pat_gen/axi_pat_gen/overhead_count_1" BEL
        "basic_pat_gen/axi_pat_gen/overhead_count_0" BEL
        "basic_pat_gen/axi_pat_gen/tdata_7" BEL
        "basic_pat_gen/axi_pat_gen/tdata_6" BEL
        "basic_pat_gen/axi_pat_gen/tdata_5" BEL
        "basic_pat_gen/axi_pat_gen/tdata_4" BEL
        "basic_pat_gen/axi_pat_gen/tdata_3" BEL
        "basic_pat_gen/axi_pat_gen/tdata_2" BEL
        "basic_pat_gen/axi_pat_gen/tdata_1" BEL
        "basic_pat_gen/axi_pat_gen/tdata_0" BEL
        "basic_pat_gen/axi_pat_gen/add_credit" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_11" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_10" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_9" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_8" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_7" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_6" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_5" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_4" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_3" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_2" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_1" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_0" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_15" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_14" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_13" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_12" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_11" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_10" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_9" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_8" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_7" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_6" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_5" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_4" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_3" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_2" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_1" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_0" BEL
        "basic_pat_gen/axi_pat_check/expected_data_7" BEL
        "basic_pat_gen/axi_pat_check/expected_data_6" BEL
        "basic_pat_gen/axi_pat_check/expected_data_5" BEL
        "basic_pat_gen/axi_pat_check/expected_data_4" BEL
        "basic_pat_gen/axi_pat_check/expected_data_3" BEL
        "basic_pat_gen/axi_pat_check/expected_data_2" BEL
        "basic_pat_gen/axi_pat_check/expected_data_1" BEL
        "basic_pat_gen/axi_pat_check/expected_data_0" BEL
        "basic_pat_gen/axi_pat_check/rx_state_FSM_FFd1" BEL
        "basic_pat_gen/axi_pat_check/packet_count_4" BEL
        "basic_pat_gen/axi_pat_check/packet_count_3" BEL
        "basic_pat_gen/axi_pat_check/packet_count_2" BEL
        "basic_pat_gen/axi_pat_check/packet_count_1" BEL
        "basic_pat_gen/axi_pat_check/packet_count_0" BEL
        "basic_pat_gen/axi_pat_check/rx_state_FSM_FFd2" BEL
        "basic_pat_gen/axi_pat_check/packet_size_15" BEL
        "basic_pat_gen/axi_pat_check/packet_size_14" BEL
        "basic_pat_gen/axi_pat_check/packet_size_13" BEL
        "basic_pat_gen/axi_pat_check/packet_size_12" BEL
        "basic_pat_gen/axi_pat_check/packet_size_11" BEL
        "basic_pat_gen/axi_pat_check/packet_size_10" BEL
        "basic_pat_gen/axi_pat_check/packet_size_9" BEL
        "basic_pat_gen/axi_pat_check/packet_size_8" BEL
        "basic_pat_gen/axi_pat_check/packet_size_7" BEL
        "basic_pat_gen/axi_pat_check/packet_size_6" BEL
        "basic_pat_gen/axi_pat_check/packet_size_5" BEL
        "basic_pat_gen/axi_pat_check/packet_size_4" BEL
        "basic_pat_gen/axi_pat_check/packet_size_3" BEL
        "basic_pat_gen/axi_pat_check/packet_size_2" BEL
        "basic_pat_gen/axi_pat_check/packet_size_1" BEL
        "basic_pat_gen/axi_pat_check/packet_size_0" BEL
        "basic_pat_gen/axi_pipe/rd_addr_5" BEL
        "basic_pat_gen/axi_pipe/rd_addr_4" BEL
        "basic_pat_gen/axi_pipe/rd_addr_3" BEL
        "basic_pat_gen/axi_pipe/rd_addr_2" BEL
        "basic_pat_gen/axi_pipe/rd_addr_1" BEL
        "basic_pat_gen/axi_pipe/rd_addr_0" BEL
        "basic_pat_gen/axi_pipe/wr_addr_5" BEL
        "basic_pat_gen/axi_pipe/wr_addr_4" BEL
        "basic_pat_gen/axi_pipe/wr_addr_3" BEL
        "basic_pat_gen/axi_pipe/wr_addr_2" BEL
        "basic_pat_gen/axi_pipe/wr_addr_1" BEL
        "basic_pat_gen/axi_pipe/wr_addr_0" BEL
        "basic_pat_gen/axi_pipe/rx_axis_fifo_tready_int" BEL
        "basic_pat_gen/address_swap/wr_state_FSM_FFd1" BEL
        "basic_pat_gen/address_swap/wr_state_FSM_FFd2" BEL
        "basic_pat_gen/address_swap/rd_count_3" BEL
        "basic_pat_gen/address_swap/rd_count_2" BEL
        "basic_pat_gen/address_swap/rd_count_1" BEL
        "basic_pat_gen/address_swap/rd_count_0" BEL
        "basic_pat_gen/address_swap/rd_state_FSM_FFd2" BEL
        "basic_pat_gen/address_swap/rd_state_FSM_FFd3" BEL
        "basic_pat_gen/address_swap/rd_state_FSM_FFd1" BEL
        "basic_pat_gen/address_swap/wr_count_3" BEL
        "basic_pat_gen/address_swap/wr_count_2" BEL
        "basic_pat_gen/address_swap/wr_count_1" BEL
        "basic_pat_gen/address_swap/wr_count_0" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tlast_int" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_7" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_6" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_5" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_4" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_3" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_2" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_1" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_0" BEL
        "basic_pat_gen/address_swap/rd_addr_2" BEL
        "basic_pat_gen/address_swap/rd_addr_1" BEL
        "basic_pat_gen/address_swap/rd_addr_0" BEL
        "basic_pat_gen/address_swap/rd_slot_2" BEL
        "basic_pat_gen/address_swap/rd_slot_1" BEL
        "basic_pat_gen/address_swap/rd_slot_0" BEL
        "basic_pat_gen/address_swap/wr_addr_2" BEL
        "basic_pat_gen/address_swap/wr_addr_1" BEL
        "basic_pat_gen/address_swap/wr_addr_0" BEL
        "basic_pat_gen/address_swap/wr_slot_2" BEL
        "basic_pat_gen/address_swap/wr_slot_1" BEL
        "basic_pat_gen/address_swap/wr_slot_0" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tvalid" BEL
        "basic_pat_gen/address_swap/rd_count_12" BEL
        "basic_pat_gen/address_swap/rd_count_6" BEL
        "basic_pat_gen/address_swap/rx_axis_fifo_tvalid_reg" BEL
        "basic_pat_gen/address_swap/rx_axis_fifo_tlast_reg" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_tx_en_out" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_7" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_6" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_5" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_4" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_3" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_2" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_1" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_0" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_tx_er_out" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rx_er_out" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rx_dv_out" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_7" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_6" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_5" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_4" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_3" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_2" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_1" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_0" BEL
        "core_wrapper/sgmii_logic/receiver/rx_er_aligned" BEL
        "core_wrapper/sgmii_logic/receiver/rx_dv_aligned" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_7" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_6" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_5" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_4" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_3" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_2" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_1" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_0" BEL
        "core_wrapper/sgmii_logic/receiver/rx_er_reg2" BEL
        "core_wrapper/sgmii_logic/receiver/rx_dv_reg2" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_7" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_6" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_5" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_4" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_3" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_2" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_1" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_0" BEL
        "core_wrapper/sgmii_logic/receiver/rx_er_reg1" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_7" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_6" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_5" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_4" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_3" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_2" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_1" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_0" BEL
        "core_wrapper/sgmii_logic/receiver/rx_dv_reg1" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk1_25_reg" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk12_5_reg" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div2/reg5" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div2/reg4" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div2/reg3" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div2/reg2" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div2/reg1" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div1/reg5" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div1/reg4" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div1/reg3" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div1/reg2" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div1/reg1" BEL
        "core_wrapper/transceiver_inst/txbuferr" BEL
        "core_wrapper/transceiver_inst/txcharisk_double_1" BEL
        "core_wrapper/transceiver_inst/txcharisk_double_0" BEL
        "core_wrapper/transceiver_inst/txchardispmode_double_1" BEL
        "core_wrapper/transceiver_inst/txchardispmode_double_0" BEL
        "core_wrapper/transceiver_inst/txdata_double_15" BEL
        "core_wrapper/transceiver_inst/txdata_double_14" BEL
        "core_wrapper/transceiver_inst/txdata_double_13" BEL
        "core_wrapper/transceiver_inst/txdata_double_12" BEL
        "core_wrapper/transceiver_inst/txdata_double_11" BEL
        "core_wrapper/transceiver_inst/txdata_double_10" BEL
        "core_wrapper/transceiver_inst/txdata_double_9" BEL
        "core_wrapper/transceiver_inst/txdata_double_8" BEL
        "core_wrapper/transceiver_inst/txdata_double_7" BEL
        "core_wrapper/transceiver_inst/txdata_double_6" BEL
        "core_wrapper/transceiver_inst/txdata_double_5" BEL
        "core_wrapper/transceiver_inst/txdata_double_4" BEL
        "core_wrapper/transceiver_inst/txdata_double_3" BEL
        "core_wrapper/transceiver_inst/txdata_double_2" BEL
        "core_wrapper/transceiver_inst/txdata_double_1" BEL
        "core_wrapper/transceiver_inst/txdata_double_0" BEL
        "core_wrapper/transceiver_inst/txchardispval_double_1" BEL
        "core_wrapper/transceiver_inst/txchardispval_double_0" BEL
        "core_wrapper/transceiver_inst/txcharisk_reg" BEL
        "core_wrapper/transceiver_inst/txchardispval_reg" BEL
        "core_wrapper/transceiver_inst/toggle" BEL
        "core_wrapper/transceiver_inst/txchardispmode_reg" BEL
        "core_wrapper/transceiver_inst/txdata_reg_7" BEL
        "core_wrapper/transceiver_inst/txdata_reg_6" BEL
        "core_wrapper/transceiver_inst/txdata_reg_5" BEL
        "core_wrapper/transceiver_inst/txdata_reg_4" BEL
        "core_wrapper/transceiver_inst/txdata_reg_3" BEL
        "core_wrapper/transceiver_inst/txdata_reg_2" BEL
        "core_wrapper/transceiver_inst/txdata_reg_1" BEL
        "core_wrapper/transceiver_inst/txdata_reg_0" BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxclkcorcnt_FSM_FFd2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_7"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_6"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxnotintable_usr"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdisperr_usr"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxcharisk_usr"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxchariscomma_usr"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_28"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_27"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_26"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_25"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_23"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_22"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_21"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_20"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_19"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_18"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_17"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_16"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_13"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_12"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_11"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_10"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_9"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_7"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_6"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_0"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_28"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_27"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_26"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_25"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_23"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_22"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_21"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_20"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_19"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_18"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_17"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_16"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_13"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_12"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_11"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_10"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_9"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_7"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_6"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_5"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_4"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_3"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_2"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_1"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_0"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_4"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_3"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_2"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_1"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/insert_idle_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_0"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/insert_idle"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_enable"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/even" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_7"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_6"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_5"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_4"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_3"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_2"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_1"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_0"
        BEL "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_bram_u_reg" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_bram_u" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_bram_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_sof_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_tog_delay" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_tran_frame_delay" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_sof_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_bram" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof_reg" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof_pipe" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_7"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_6"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_5"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_4"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_3"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_2"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_1"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_0"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_bram_u_reg" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_11" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_10" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_9" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_bram_u" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_delay" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_sync_reg"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_bf" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gf" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_eof" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/frame_in_fifo" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_65_127" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_64" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_0_63" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_65_127" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_0_64" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_128_255" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_128_255" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_256_511" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_256_511" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_512_1023" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_512_1023" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_1024_max" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_1024_max" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_oversize" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_bad_pause_opcode_reg"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_flow_control_frame_reg"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_length_type_error_reg"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_control_frame_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_fcs_error_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_good_frame_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_stats_valid_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/tx_oversize" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_control_frame_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/tx_good_frame_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/tx_stats_valid_reg"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_valid_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_mult_64" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_frame_length_reg_10"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_frame_length_reg_9"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_frame_length_reg_8"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_frame_length_reg_7"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_frame_length_reg_6"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_oversize_frame"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_stats_valid_pipe"
        BEL "trimac_fifo_block/trimac_block/vector_decode/tx_mult_64" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_frame_length_reg_10"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_frame_length_reg_9"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_frame_length_reg_8"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_frame_length_reg_7"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_frame_length_reg_6"
        BEL "trimac_fifo_block/trimac_block/vector_decode/tx_oversize_frame"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_valid_reg"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_25"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_24"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_23"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_21"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_19"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_4"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_3"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_2"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_0"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_31"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_19"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_4"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_3"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_2"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_1"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_0"
        BEL "basic_pat_gen/axi_pat_gen/tlast" BEL
        "basic_pat_gen/axi_pat_gen/tvalid_int" BEL
        "basic_pat_gen/axi_pat_check/sm_active" BEL
        "basic_pat_gen/axi_pat_check/errored_swap_data" BEL
        "basic_pat_gen/axi_pat_check/errored_addr_data" BEL
        "basic_pat_gen/axi_pat_check/maybe_frame_error" BEL
        "basic_pat_gen/axi_pat_check/frame_error_int" BEL
        "basic_pat_gen/address_swap/packet_waiting" BEL
        "basic_pat_gen/address_swap/new_packet_start" BEL
        "core_wrapper/sgmii_logic/receiver/muxsel" BEL
        "core_wrapper/sgmii_logic/receiver/sfd_enable" BEL
        "core_wrapper/sgmii_logic/clock_generation/sgmii_clk_en" BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxbuferr" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_pull_frame" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tlast_int"
        BEL "trimac_fifo_block/trimac_block/vector_decode/inc_vector_26" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_25" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_24" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_23" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_22" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_21" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_20" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_19" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_10" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_9" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_18" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_8" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_7" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_6" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_5" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_4" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_33" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_31" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_30" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_32" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_29" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_28" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_27" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_17" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_16" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_15" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_14" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_13" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_12" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_11" BEL
        "enable_address_swap" BEL "chk_resetn" BEL "gtx_resetn" BEL
        "basic_pat_gen/axi_pat_check/errored_data" BEL
        "basic_pat_gen/address_swap/fifo_full" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_en_1_25_fall" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_en_12_5_fall" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_en_12_5_rise" BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxclkcorcnt_FSM_FFd1"
        BEL "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid"
        BEL "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tlast" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_full" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_stats_valid_pipe" BEL
        "phy_resetn_int" BEL
        "core_wrapper/sgmii_logic/gen_sync_reset/reset_sync1" BEL
        "core_wrapper/sgmii_logic/gen_sync_reset/reset_sync2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_rd_valid_pipe_1"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_valid_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_dv_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_gfbf_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gfbf_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_eof_bram_pipe_1"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram_pipe_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RX_RST_SM_FSM_FFd2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RX_RST_SM_FSM_FFd3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RX_RST_SM_FSM_FFd1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TX_RST_SM_FSM_FFd1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TX_RST_SM_FSM_FFd2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TX_RST_SM_FSM_FFd3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXCHARDISPVAL"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXCHARISK"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXCHARDISPMODE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXCHARISK_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXCHARISCOMMA_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXBUFERR_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXCLKCORCNT_INT_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXCLKCORCNT_INT_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXCLKCORCNT_INT_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXBUFSTATUS_INT_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXNOTINTABLE_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDISPERR_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SRESET_PIPE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/MGT_RX_RESET_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/MGT_TX_RESET_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RESET_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RESET_INT_PIPE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_11"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_10"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_9"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/START_LINK_TIMER_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/START_LINK_TIMER_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_14"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ABILITY_MATCH"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_MATCH"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_MATCH_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_CHANGE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_SATURATED"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ABILITY_MATCH_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_MSB_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_IDLE_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_RUDI_INVALID_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_DATA_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_IDLE_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_15"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_13"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_12"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_11"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_10"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_9"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_15"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_14"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_13"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_12"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_11"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_10"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_9"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_CNT_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_CNT_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXCHARISK"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/SYNC_DISPARITY"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/XMIT_CONFIG_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXCHARDISPMODE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/XMIT_DATA_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/T"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TRIGGER_S"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TX_ER_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TX_EN_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TX_CONFIG_14"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TX_CONFIG_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/SIGNAL_DETECT_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/C_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FALSE_CARRIER_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/CGBAD_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/SOP_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/C_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/ILLEGAL_K_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/C_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/T_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/ILLEGAL_K_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXTEND_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_15"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_14"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_13"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_12"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_11"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_10"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_9"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/I_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/R_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/T_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/K28p5_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FALSE_K"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FALSE_DATA"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_ER"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXTEND_ERR"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/ILLEGAL_K"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EOP"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/SOP"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EOP_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FROM_RX_K"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FROM_IDLE_D"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FROM_RX_CX"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/SYNC_STATUS_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/R"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/CGBAD"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXCHARISK_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/D0p0_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/K28p5_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/I"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/S"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/T"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/AN_SYNC_STATUS"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_CLKCOR"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_CONFIG_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_DONE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/SYNC_STATUS_HELD"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RECEIVED_IDLE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/V"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TX_PACKET"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/R"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/DISPARITY"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/EVEN"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RECEIVE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_INVALID"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_DV"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXTEND"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FALSE_CARRIER"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/WAIT_FOR_K"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_NULL"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/C1_OR_C2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RX_RST_SM_FSM_FFd4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TX_RST_SM_FSM_FFd4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SRESET"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PULSE4096"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CONSISTENCY_MATCH"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRPISK"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/INSERT_IDLE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/K28p5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXCHARDISPVAL"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TRIGGER_T"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/S"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/C"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FALSE_NIT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_DATA_ERROR"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/SYNC_STATUS"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/Mshreg_STATUS_VECTOR_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/STATUS_VECTOR_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/Mshreg_STATUS_VECTOR_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/STATUS_VECTOR_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_EXTEND_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXTEND_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_CGBAD_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_SOP_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/SOP_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_FALSE_CARRIER_REG2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_FRAG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_SMALL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/BYTECNTSRL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_VLAN_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRC_MODE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[6].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[5].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[4].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[3].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[2].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[1].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_request/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_request/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_70"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_69"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_68"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_67"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_65"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_64"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_63"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_62"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_61"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_60"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_59"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_58"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_57"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_56"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_54"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_53"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_52"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_51"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_50"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_49"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_48"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_47"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_46"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_45"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_44"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_43"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_42"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_41"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_40"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_39"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_38"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_37"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_36"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_35"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_34"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_33"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_63"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_62"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_61"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_60"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_59"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_58"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_57"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_56"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_55"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_54"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_53"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_52"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_51"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_50"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_49"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_48"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_47"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_46"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_45"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_44"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_43"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_42"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_41"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_40"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_39"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_38"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_37"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_36"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_35"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_34"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_33"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_33"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_reg2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/clear_read_next"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/clear_read_pipe"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/enb"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/wea"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/done"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_fast"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_47"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_46"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_45"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_44"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_43"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_42"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_41"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_40"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_39"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_38"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_37"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_36"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_35"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_34"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_33"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[1].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[2].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[3].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[4].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[6].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_BROADCASTADDRESSMATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/IFG_FLAG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/EXTENSION_FLAG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_ENABLE_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PAUSE_LT_CHECK_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_MODE_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/COUNT_THIS_BYTE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/delay_rx_data_valid"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MIN_SIZE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ipic_rd_clear"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/response_toggle"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/wepa"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_rx_bin"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_tx_bin"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13"
        BEL "basic_pat_gen/axi_pipe/RAM64X1D_inst_last/SP" BEL
        "basic_pat_gen/axi_pipe/RAM64X1D_inst_last/DP" BEL
        "basic_pat_gen/axi_pipe/[7].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[7].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[6].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[6].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[5].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[5].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[4].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[4].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[3].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[3].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[2].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[2].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[1].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[1].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[0].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[0].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[8].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[8].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[7].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[7].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[6].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[6].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[5].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[5].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[4].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[4].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[3].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[3].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[2].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[2].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[1].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[1].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[0].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[0].RAM64X1D_inst/DP" BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[57].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[57].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl"
        PIN
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl_pins<33>"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl"
        PIN
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl_pins<33>"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl"
        PIN
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl_pins<33>"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl"
        PIN
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl_pins<33>";
TIMEGRP clkout1 = BEL "pause_shift_0" BEL "pause_shift_1" BEL "pause_shift_2"
        BEL "pause_shift_3" BEL "pause_shift_4" BEL "pause_shift_5" BEL
        "pause_shift_6" BEL "pause_shift_7" BEL "pause_shift_8" BEL
        "pause_shift_9" BEL "pause_shift_10" BEL "pause_shift_11" BEL
        "pause_shift_12" BEL "pause_shift_13" BEL "pause_shift_14" BEL
        "pause_shift_15" BEL "pause_shift_16" BEL "pause_shift_17" BEL
        "pause_shift_18" BEL "chk_pre_resetn" BEL "gtx_pre_resetn" BEL
        "rx_stats_shift_0" BEL "rx_stats_shift_1" BEL "rx_stats_shift_2" BEL
        "rx_stats_shift_3" BEL "rx_stats_shift_4" BEL "rx_stats_shift_5" BEL
        "rx_stats_shift_6" BEL "rx_stats_shift_7" BEL "rx_stats_shift_8" BEL
        "rx_stats_shift_9" BEL "rx_stats_shift_10" BEL "rx_stats_shift_11" BEL
        "rx_stats_shift_12" BEL "rx_stats_shift_13" BEL "rx_stats_shift_14"
        BEL "rx_stats_shift_15" BEL "rx_stats_shift_16" BEL
        "rx_stats_shift_17" BEL "rx_stats_shift_18" BEL "rx_stats_shift_19"
        BEL "rx_stats_shift_20" BEL "rx_stats_shift_21" BEL
        "rx_stats_shift_22" BEL "rx_stats_shift_23" BEL "rx_stats_shift_24"
        BEL "rx_stats_shift_25" BEL "rx_stats_shift_26" BEL
        "rx_stats_shift_27" BEL "rx_stats_shift_28" BEL "rx_stats_shift_29"
        BEL "tx_stats_shift_0" BEL "tx_stats_shift_1" BEL "tx_stats_shift_2"
        BEL "tx_stats_shift_3" BEL "tx_stats_shift_4" BEL "tx_stats_shift_5"
        BEL "tx_stats_shift_6" BEL "tx_stats_shift_7" BEL "tx_stats_shift_8"
        BEL "tx_stats_shift_9" BEL "tx_stats_shift_10" BEL "tx_stats_shift_11"
        BEL "tx_stats_shift_12" BEL "tx_stats_shift_13" BEL
        "tx_stats_shift_14" BEL "tx_stats_shift_15" BEL "tx_stats_shift_16"
        BEL "tx_stats_shift_17" BEL "tx_stats_shift_18" BEL
        "tx_stats_shift_19" BEL "tx_stats_shift_20" BEL "tx_stats_shift_21"
        BEL "tx_stats_shift_22" BEL "tx_stats_shift_23" BEL
        "tx_stats_shift_24" BEL "tx_stats_shift_25" BEL "tx_stats_shift_26"
        BEL "tx_stats_shift_27" BEL "tx_stats_shift_28" BEL
        "tx_stats_shift_29" BEL "tx_stats_shift_30" BEL "tx_stats_shift_31"
        BEL "tx_stats_shift_32" BEL "tx_stats_shift_33" BEL "pause_req" BEL
        "pause_val_0" BEL "pause_val_1" BEL "pause_val_2" BEL "pause_val_3"
        BEL "pause_val_4" BEL "pause_val_5" BEL "pause_val_6" BEL
        "pause_val_7" BEL "pause_val_8" BEL "pause_val_9" BEL "pause_val_10"
        BEL "pause_val_11" BEL "pause_val_12" BEL "pause_val_13" BEL
        "pause_val_14" BEL "pause_val_15" BEL "tx_statistics_valid_reg" BEL
        "rx_statistics_valid_reg" BEL "gtx_reset_gen/reset_sync2" BEL
        "gtx_reset_gen/reset_sync1" BEL "chk_reset_gen/reset_sync2" BEL
        "chk_reset_gen/reset_sync1" BEL "glbl_reset_gen/reset_sync2" BEL
        "glbl_reset_gen/reset_sync1" BEL
        "core_wrapper/sgmii_logic/resync_speed_100/data_sync_reg" BEL
        "core_wrapper/sgmii_logic/resync_speed_100/data_sync" BEL
        "core_wrapper/sgmii_logic/resync_speed_10_100/data_sync_reg" BEL
        "core_wrapper/sgmii_logic/resync_speed_10_100/data_sync" BEL
        "phy_reset_count_0" BEL "phy_reset_count_1" BEL "phy_reset_count_2"
        BEL "phy_reset_count_3" BEL "phy_reset_count_4" BEL
        "phy_reset_count_5" BEL "bufg_userclk2" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_7" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_6" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_5" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_4" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_3" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_2" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_1" BEL
        "basic_pat_gen/axi_pat_gen/basic_rc_counter_0" BEL
        "basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2" BEL
        "basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3" BEL
        "basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd1" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_12" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_11" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_10" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_9" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_8" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_7" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_6" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_5" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_4" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_3" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_2" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_1" BEL
        "basic_pat_gen/axi_pat_gen/credit_count_0" BEL
        "basic_pat_gen/axi_pat_gen/header_count_3" BEL
        "basic_pat_gen/axi_pat_gen/header_count_2" BEL
        "basic_pat_gen/axi_pat_gen/header_count_1" BEL
        "basic_pat_gen/axi_pat_gen/header_count_0" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_11" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_10" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_9" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_8" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_7" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_6" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_5" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_4" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_3" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_2" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_1" BEL
        "basic_pat_gen/axi_pat_gen/byte_count_0" BEL
        "basic_pat_gen/axi_pat_gen/overhead_count_4" BEL
        "basic_pat_gen/axi_pat_gen/overhead_count_3" BEL
        "basic_pat_gen/axi_pat_gen/overhead_count_2" BEL
        "basic_pat_gen/axi_pat_gen/overhead_count_1" BEL
        "basic_pat_gen/axi_pat_gen/overhead_count_0" BEL
        "basic_pat_gen/axi_pat_gen/tdata_7" BEL
        "basic_pat_gen/axi_pat_gen/tdata_6" BEL
        "basic_pat_gen/axi_pat_gen/tdata_5" BEL
        "basic_pat_gen/axi_pat_gen/tdata_4" BEL
        "basic_pat_gen/axi_pat_gen/tdata_3" BEL
        "basic_pat_gen/axi_pat_gen/tdata_2" BEL
        "basic_pat_gen/axi_pat_gen/tdata_1" BEL
        "basic_pat_gen/axi_pat_gen/tdata_0" BEL
        "basic_pat_gen/axi_pat_gen/add_credit" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_11" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_10" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_9" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_8" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_7" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_6" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_5" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_4" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_3" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_2" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_1" BEL
        "basic_pat_gen/axi_pat_gen/pkt_size_0" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_15" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_14" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_13" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_12" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_11" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_10" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_9" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_8" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_7" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_6" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_5" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_4" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_3" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_2" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_1" BEL
        "basic_pat_gen/axi_pat_check/frame_activity_count_0" BEL
        "basic_pat_gen/axi_pat_check/expected_data_7" BEL
        "basic_pat_gen/axi_pat_check/expected_data_6" BEL
        "basic_pat_gen/axi_pat_check/expected_data_5" BEL
        "basic_pat_gen/axi_pat_check/expected_data_4" BEL
        "basic_pat_gen/axi_pat_check/expected_data_3" BEL
        "basic_pat_gen/axi_pat_check/expected_data_2" BEL
        "basic_pat_gen/axi_pat_check/expected_data_1" BEL
        "basic_pat_gen/axi_pat_check/expected_data_0" BEL
        "basic_pat_gen/axi_pat_check/rx_state_FSM_FFd1" BEL
        "basic_pat_gen/axi_pat_check/packet_count_4" BEL
        "basic_pat_gen/axi_pat_check/packet_count_3" BEL
        "basic_pat_gen/axi_pat_check/packet_count_2" BEL
        "basic_pat_gen/axi_pat_check/packet_count_1" BEL
        "basic_pat_gen/axi_pat_check/packet_count_0" BEL
        "basic_pat_gen/axi_pat_check/rx_state_FSM_FFd2" BEL
        "basic_pat_gen/axi_pat_check/packet_size_15" BEL
        "basic_pat_gen/axi_pat_check/packet_size_14" BEL
        "basic_pat_gen/axi_pat_check/packet_size_13" BEL
        "basic_pat_gen/axi_pat_check/packet_size_12" BEL
        "basic_pat_gen/axi_pat_check/packet_size_11" BEL
        "basic_pat_gen/axi_pat_check/packet_size_10" BEL
        "basic_pat_gen/axi_pat_check/packet_size_9" BEL
        "basic_pat_gen/axi_pat_check/packet_size_8" BEL
        "basic_pat_gen/axi_pat_check/packet_size_7" BEL
        "basic_pat_gen/axi_pat_check/packet_size_6" BEL
        "basic_pat_gen/axi_pat_check/packet_size_5" BEL
        "basic_pat_gen/axi_pat_check/packet_size_4" BEL
        "basic_pat_gen/axi_pat_check/packet_size_3" BEL
        "basic_pat_gen/axi_pat_check/packet_size_2" BEL
        "basic_pat_gen/axi_pat_check/packet_size_1" BEL
        "basic_pat_gen/axi_pat_check/packet_size_0" BEL
        "basic_pat_gen/axi_pipe/rd_addr_5" BEL
        "basic_pat_gen/axi_pipe/rd_addr_4" BEL
        "basic_pat_gen/axi_pipe/rd_addr_3" BEL
        "basic_pat_gen/axi_pipe/rd_addr_2" BEL
        "basic_pat_gen/axi_pipe/rd_addr_1" BEL
        "basic_pat_gen/axi_pipe/rd_addr_0" BEL
        "basic_pat_gen/axi_pipe/wr_addr_5" BEL
        "basic_pat_gen/axi_pipe/wr_addr_4" BEL
        "basic_pat_gen/axi_pipe/wr_addr_3" BEL
        "basic_pat_gen/axi_pipe/wr_addr_2" BEL
        "basic_pat_gen/axi_pipe/wr_addr_1" BEL
        "basic_pat_gen/axi_pipe/wr_addr_0" BEL
        "basic_pat_gen/axi_pipe/rx_axis_fifo_tready_int" BEL
        "basic_pat_gen/address_swap/wr_state_FSM_FFd1" BEL
        "basic_pat_gen/address_swap/wr_state_FSM_FFd2" BEL
        "basic_pat_gen/address_swap/rd_count_3" BEL
        "basic_pat_gen/address_swap/rd_count_2" BEL
        "basic_pat_gen/address_swap/rd_count_1" BEL
        "basic_pat_gen/address_swap/rd_count_0" BEL
        "basic_pat_gen/address_swap/rd_state_FSM_FFd2" BEL
        "basic_pat_gen/address_swap/rd_state_FSM_FFd3" BEL
        "basic_pat_gen/address_swap/rd_state_FSM_FFd1" BEL
        "basic_pat_gen/address_swap/wr_count_3" BEL
        "basic_pat_gen/address_swap/wr_count_2" BEL
        "basic_pat_gen/address_swap/wr_count_1" BEL
        "basic_pat_gen/address_swap/wr_count_0" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tlast_int" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_7" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_6" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_5" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_4" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_3" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_2" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_1" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tdata_0" BEL
        "basic_pat_gen/address_swap/rd_addr_2" BEL
        "basic_pat_gen/address_swap/rd_addr_1" BEL
        "basic_pat_gen/address_swap/rd_addr_0" BEL
        "basic_pat_gen/address_swap/rd_slot_2" BEL
        "basic_pat_gen/address_swap/rd_slot_1" BEL
        "basic_pat_gen/address_swap/rd_slot_0" BEL
        "basic_pat_gen/address_swap/wr_addr_2" BEL
        "basic_pat_gen/address_swap/wr_addr_1" BEL
        "basic_pat_gen/address_swap/wr_addr_0" BEL
        "basic_pat_gen/address_swap/wr_slot_2" BEL
        "basic_pat_gen/address_swap/wr_slot_1" BEL
        "basic_pat_gen/address_swap/wr_slot_0" BEL
        "basic_pat_gen/address_swap/tx_axis_fifo_tvalid" BEL
        "basic_pat_gen/address_swap/rd_count_12" BEL
        "basic_pat_gen/address_swap/rd_count_6" BEL
        "basic_pat_gen/address_swap/rx_axis_fifo_tvalid_reg" BEL
        "basic_pat_gen/address_swap/rx_axis_fifo_tlast_reg" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_tx_en_out" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_7" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_6" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_5" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_4" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_3" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_2" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_1" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_txd_out_0" BEL
        "core_wrapper/sgmii_logic/transmitter/gmii_tx_er_out" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rx_er_out" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rx_dv_out" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_7" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_6" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_5" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_4" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_3" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_2" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_1" BEL
        "core_wrapper/sgmii_logic/receiver/gmii_rxd_out_0" BEL
        "core_wrapper/sgmii_logic/receiver/rx_er_aligned" BEL
        "core_wrapper/sgmii_logic/receiver/rx_dv_aligned" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_7" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_6" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_5" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_4" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_3" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_2" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_1" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_aligned_0" BEL
        "core_wrapper/sgmii_logic/receiver/rx_er_reg2" BEL
        "core_wrapper/sgmii_logic/receiver/rx_dv_reg2" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_7" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_6" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_5" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_4" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_3" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_2" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_1" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg2_0" BEL
        "core_wrapper/sgmii_logic/receiver/rx_er_reg1" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_7" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_6" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_5" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_4" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_3" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_2" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_1" BEL
        "core_wrapper/sgmii_logic/receiver/rxd_reg1_0" BEL
        "core_wrapper/sgmii_logic/receiver/rx_dv_reg1" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk1_25_reg" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk12_5_reg" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div2/reg5" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div2/reg4" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div2/reg3" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div2/reg2" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div2/reg1" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div1/reg5" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div1/reg4" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div1/reg3" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div1/reg2" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_div1/reg1" BEL
        "core_wrapper/transceiver_inst/txbuferr" BEL
        "core_wrapper/transceiver_inst/txcharisk_double_1" BEL
        "core_wrapper/transceiver_inst/txcharisk_double_0" BEL
        "core_wrapper/transceiver_inst/txchardispmode_double_1" BEL
        "core_wrapper/transceiver_inst/txchardispmode_double_0" BEL
        "core_wrapper/transceiver_inst/txdata_double_15" BEL
        "core_wrapper/transceiver_inst/txdata_double_14" BEL
        "core_wrapper/transceiver_inst/txdata_double_13" BEL
        "core_wrapper/transceiver_inst/txdata_double_12" BEL
        "core_wrapper/transceiver_inst/txdata_double_11" BEL
        "core_wrapper/transceiver_inst/txdata_double_10" BEL
        "core_wrapper/transceiver_inst/txdata_double_9" BEL
        "core_wrapper/transceiver_inst/txdata_double_8" BEL
        "core_wrapper/transceiver_inst/txdata_double_7" BEL
        "core_wrapper/transceiver_inst/txdata_double_6" BEL
        "core_wrapper/transceiver_inst/txdata_double_5" BEL
        "core_wrapper/transceiver_inst/txdata_double_4" BEL
        "core_wrapper/transceiver_inst/txdata_double_3" BEL
        "core_wrapper/transceiver_inst/txdata_double_2" BEL
        "core_wrapper/transceiver_inst/txdata_double_1" BEL
        "core_wrapper/transceiver_inst/txdata_double_0" BEL
        "core_wrapper/transceiver_inst/txchardispval_double_1" BEL
        "core_wrapper/transceiver_inst/txchardispval_double_0" BEL
        "core_wrapper/transceiver_inst/txcharisk_reg" BEL
        "core_wrapper/transceiver_inst/txchardispval_reg" BEL
        "core_wrapper/transceiver_inst/toggle" BEL
        "core_wrapper/transceiver_inst/txchardispmode_reg" BEL
        "core_wrapper/transceiver_inst/txdata_reg_7" BEL
        "core_wrapper/transceiver_inst/txdata_reg_6" BEL
        "core_wrapper/transceiver_inst/txdata_reg_5" BEL
        "core_wrapper/transceiver_inst/txdata_reg_4" BEL
        "core_wrapper/transceiver_inst/txdata_reg_3" BEL
        "core_wrapper/transceiver_inst/txdata_reg_2" BEL
        "core_wrapper/transceiver_inst/txdata_reg_1" BEL
        "core_wrapper/transceiver_inst/txdata_reg_0" BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus2_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxclkcorcnt_FSM_FFd2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_occupancy_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_7"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_6"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxnotintable_usr"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxdisperr_usr"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxcharisk_usr"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxchariscomma_usr"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_28"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_27"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_26"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_25"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_23"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_22"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_21"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_20"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_19"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_18"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_17"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_16"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_13"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_12"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_11"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_10"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_9"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_7"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_6"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_0"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_28"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_27"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_26"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_25"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_23"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_22"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_21"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_20"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_19"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_18"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_17"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_16"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_13"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_12"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_11"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_10"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_9"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_7"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_6"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_5"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_4"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_3"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_2"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_1"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_0"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_5"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_4"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_3"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_2"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_1"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/insert_idle_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_0"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/insert_idle"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_enable"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/even" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_16_count_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_7"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_6"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_5"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_4"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_3"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_2"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_1"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_0"
        BEL "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_bram_u_reg" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_l_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_data_pipe_u_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_bram_u" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_start_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_dec_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_bram_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_sof_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_bram_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_tog_delay" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_tran_frame_delay" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_sof_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_bram" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof_reg" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_eof_pipe" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_state_reg" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe<0>_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_state_FSM_FFd1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_7"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_6"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_5"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_4"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_3"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_2"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_1"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tdata_0"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_bram_u_reg" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_u_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_data_pipe_l_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_11" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_10" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_9" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_bram_u" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_store_frame_delay" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/old_rd_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_sync_reg"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_bf" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gf" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_eof" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/frame_in_fifo" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_65_127" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_64" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_0_63" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_65_127" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_0_64" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_128_255" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_128_255" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_256_511" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_256_511" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_512_1023" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_512_1023" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_1024_max" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_1024_max" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_oversize" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_bad_pause_opcode_reg"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_flow_control_frame_reg"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_length_type_error_reg"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_control_frame_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_fcs_error_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_good_frame_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_stats_valid_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/tx_oversize" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_control_frame_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/tx_good_frame_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/tx_stats_valid_reg"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_valid_reg"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_mult_64" BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_frame_length_reg_10"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_frame_length_reg_9"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_frame_length_reg_8"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_frame_length_reg_7"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_frame_length_reg_6"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_oversize_frame"
        BEL "trimac_fifo_block/trimac_block/vector_decode/rx_stats_valid_pipe"
        BEL "trimac_fifo_block/trimac_block/vector_decode/tx_mult_64" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_frame_length_reg_10"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_frame_length_reg_9"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_frame_length_reg_8"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_frame_length_reg_7"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_frame_length_reg_6"
        BEL "trimac_fifo_block/trimac_block/vector_decode/tx_oversize_frame"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_valid_reg"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_25"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_24"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_23"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_21"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_19"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_4"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_3"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_2"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/rx_statistics_vector_reg_0"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_31"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_19"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_4"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_3"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_2"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_1"
        BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_statistics_vector_reg_0"
        BEL "basic_pat_gen/axi_pat_gen/tlast" BEL
        "basic_pat_gen/axi_pat_gen/tvalid_int" BEL
        "basic_pat_gen/axi_pat_check/sm_active" BEL
        "basic_pat_gen/axi_pat_check/errored_swap_data" BEL
        "basic_pat_gen/axi_pat_check/errored_addr_data" BEL
        "basic_pat_gen/axi_pat_check/maybe_frame_error" BEL
        "basic_pat_gen/axi_pat_check/frame_error_int" BEL
        "basic_pat_gen/address_swap/packet_waiting" BEL
        "basic_pat_gen/address_swap/new_packet_start" BEL
        "core_wrapper/sgmii_logic/receiver/muxsel" BEL
        "core_wrapper/sgmii_logic/receiver/sfd_enable" BEL
        "core_wrapper/sgmii_logic/clock_generation/sgmii_clk_en" BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxbuferr" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_pull_frame" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_eof_reg" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tlast_int"
        BEL "trimac_fifo_block/trimac_block/vector_decode/inc_vector_26" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_25" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_24" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_23" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_22" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_21" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_20" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_19" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_10" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_9" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_18" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_8" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_7" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_6" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_5" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_4" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_33" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_31" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_30" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_32" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_29" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_28" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_27" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_17" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_16" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_15" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_14" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_13" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_12" BEL
        "trimac_fifo_block/trimac_block/vector_decode/inc_vector_11" BEL
        "enable_address_swap" BEL "chk_resetn" BEL "gtx_resetn" BEL
        "basic_pat_gen/axi_pat_check/errored_data" BEL
        "basic_pat_gen/address_swap/fifo_full" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_en_1_25_fall" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_en_12_5_fall" BEL
        "core_wrapper/sgmii_logic/clock_generation/clk_en_12_5_rise" BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rxclkcorcnt_FSM_FFd1"
        BEL "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid"
        BEL "trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tlast" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_full" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload" BEL
        "trimac_fifo_block/trimac_block/vector_decode/tx_stats_valid_pipe" BEL
        "phy_resetn_int" BEL
        "core_wrapper/sgmii_logic/gen_sync_reset/reset_sync1" BEL
        "core_wrapper/sgmii_logic/gen_sync_reset/reset_sync2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_rd_valid_pipe_1"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_valid_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_dv_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_gfbf_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gfbf_pipe_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/Mshreg_wr_eof_bram_pipe_1"
        BEL "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram_pipe_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RX_RST_SM_FSM_FFd2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RX_RST_SM_FSM_FFd3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RX_RST_SM_FSM_FFd1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TX_RST_SM_FSM_FFd1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TX_RST_SM_FSM_FFd2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TX_RST_SM_FSM_FFd3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXCHARDISPVAL"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXCHARISK"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXDATA_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXCHARDISPMODE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDATA_INT_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXCHARISK_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXCHARISCOMMA_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TXBUFERR_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXCLKCORCNT_INT_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXCLKCORCNT_INT_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXCLKCORCNT_INT_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXBUFSTATUS_INT_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXNOTINTABLE_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RXDISPERR_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SRESET_PIPE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/MGT_RX_RESET_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/MGT_TX_RESET_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RESET_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RESET_INT_PIPE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_11"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_10"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_9"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/START_LINK_TIMER_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/START_LINK_TIMER_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_14"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ABILITY_MATCH"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_MATCH"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_MATCH_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_CHANGE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_SATURATED"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/ABILITY_MATCH_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/TIMER4096_MSB_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_IDLE_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_REMOVED"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_RUDI_INVALID_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_DATA_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_IDLE_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_15"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_13"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_12"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_11"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_10"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_9"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_15"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_14"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_13"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_12"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_11"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_10"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_9"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_CNT_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_CNT_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXDATA_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXCHARISK"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRP_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/SYNC_DISPARITY"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/XMIT_CONFIG_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXCHARDISPMODE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/XMIT_DATA_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/T"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TRIGGER_S"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TX_ER_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TX_EN_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TX_CONFIG_14"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TX_CONFIG_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXD_REG1_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/STATE_FSM_FFd3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/SIGNAL_DETECT_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXD_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/C_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FALSE_CARRIER_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/CGBAD_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/SOP_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/C_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/ILLEGAL_K_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/C_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/T_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/ILLEGAL_K_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXTEND_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_15"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_14"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_13"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_12"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_11"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_10"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_9"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_REG_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/I_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/R_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/T_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/K28p5_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FALSE_K"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FALSE_DATA"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_ER"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXTEND_ERR"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/ILLEGAL_K"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EOP"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/SOP"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EOP_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FROM_RX_K"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FROM_IDLE_D"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FROM_RX_CX"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/SYNC_STATUS_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/R"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/CGBAD"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXCHARISK_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/D0p0_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/K28p5_REG1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/I"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/S"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/T"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_8"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/AN_SYNC_STATUS"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_CLKCOR"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MASK_RUDI_BUFERR"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/XMIT_CONFIG_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_RESTART_AN_INT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/LINK_TIMER_DONE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/SYNC_STATUS_HELD"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RECEIVED_IDLE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/V"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TX_PACKET"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/R"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/DISPARITY"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/EVEN"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RECEIVE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_INVALID"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_DV"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXTEND"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FALSE_CARRIER"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/WAIT_FOR_K"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_CONFIG_REG_NULL"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/C1_OR_C2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RX_RST_SM_FSM_FFd4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TX_RST_SM_FSM_FFd4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SRESET"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/IDLE_INSERTED_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/PULSE4096"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/CONSISTENCY_MATCH"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/CODE_GRPISK"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/INSERT_IDLE"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/K28p5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TXCHARDISPVAL"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/TRIGGER_T"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/TRANSMITTER/S"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/C"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/FALSE_NIT"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXT_ILLEGAL_K"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RX_DATA_ERROR"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/HAS_AUTO_NEG.AUTO_NEGOTIATION/STATE_FSM_FFd2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNCHRONISATION/SYNC_STATUS"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/Mshreg_STATUS_VECTOR_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/STATUS_VECTOR_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/Mshreg_STATUS_VECTOR_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/STATUS_VECTOR_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_7"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_6"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_5"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_4"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_1"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_RXDATA_REG5_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/RXDATA_REG5_0"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_EXTEND_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/EXTEND_REG3"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_CGBAD_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_SOP_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/SOP_REG2"
        BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/RECEIVER/Mshreg_FALSE_CARRIER_REG2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_FRAG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_SMALL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/BYTECNTSRL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_VLAN_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRC_MODE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[6].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[5].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[4].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[3].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[2].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[1].shift_ram_count_i"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/increment_vector_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/sync_inc_vector/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_request/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_request/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_70"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_69"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_68"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_67"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_65"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_64"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_63"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_62"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_61"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_60"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_59"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_58"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_57"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_56"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_54"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_53"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_52"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_51"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_50"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_49"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_48"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_47"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_46"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_45"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_44"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_43"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_42"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_41"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_40"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_39"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_38"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_37"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_36"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_35"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_34"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_33"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_63"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_62"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_61"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_60"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_59"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_58"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_57"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_56"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_55"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_54"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_53"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_52"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_51"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_50"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_49"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_48"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_47"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_46"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_45"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_44"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_43"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_42"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_41"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_40"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_39"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_38"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_37"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_36"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_35"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_34"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_33"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/addra_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_write_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/counter_reset_33"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_lower_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/count_read_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dipa_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/next_count_read_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/round_robin_sequence_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_reg2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/clear_read_next"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/clear_read_pipe"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/enb"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/wea"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/done"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_reg_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_fast"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_other_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/stat_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accumulator_gray_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/stat_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accumulator_gray_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/stat_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accumulator_gray_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/stat_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accumulator_gray_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_47"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_46"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_45"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_44"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_43"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_42"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_41"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_40"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_39"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_38"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_37"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_36"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_35"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_34"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_33"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[1].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[2].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[3].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[4].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[6].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_BROADCASTADDRESSMATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG8_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/IFG_FLAG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/EXTENSION_FLAG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_ENABLE_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PAUSE_LT_CHECK_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SPEED_IS_10_100_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_MODE_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/COUNT_THIS_BYTE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/delay_rx_data_valid"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/increment_control"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MIN_SIZE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ipic_rd_clear"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/response_toggle"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_STATS_RESET/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/wepa"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_rx_bin"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/inc_tx_bin"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/R4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13"
        BEL "basic_pat_gen/axi_pipe/RAM64X1D_inst_last/SP" BEL
        "basic_pat_gen/axi_pipe/RAM64X1D_inst_last/DP" BEL
        "basic_pat_gen/axi_pipe/[7].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[7].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[6].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[6].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[5].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[5].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[4].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[4].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[3].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[3].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[2].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[2].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[1].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[1].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/axi_pipe/[0].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/axi_pipe/[0].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[8].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[8].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[7].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[7].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[6].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[6].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[5].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[5].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[4].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[4].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[3].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[3].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[2].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[2].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[1].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[1].RAM64X1D_inst/DP" BEL
        "basic_pat_gen/address_swap/[0].RAM64X1D_inst/SP" BEL
        "basic_pat_gen/address_swap/[0].RAM64X1D_inst/DP" BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[37].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[52].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[55].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[57].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[57].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl"
        PIN
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl_pins<33>"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl"
        PIN
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl_pins<33>"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl"
        PIN
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl_pins<33>"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl"
        PIN
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl_pins<33>";
TIMEGRP sync_ok = BEL "rx_stats_shift_0" BEL "rx_stats_shift_1" BEL
        "rx_stats_shift_2" BEL "rx_stats_shift_3" BEL "rx_stats_shift_4" BEL
        "rx_stats_shift_5" BEL "rx_stats_shift_6" BEL "rx_stats_shift_7" BEL
        "rx_stats_shift_8" BEL "rx_stats_shift_9" BEL "rx_stats_shift_10" BEL
        "rx_stats_shift_11" BEL "rx_stats_shift_12" BEL "rx_stats_shift_13"
        BEL "rx_stats_shift_14" BEL "rx_stats_shift_15" BEL
        "rx_stats_shift_16" BEL "rx_stats_shift_17" BEL "rx_stats_shift_18"
        BEL "rx_stats_shift_19" BEL "rx_stats_shift_20" BEL
        "rx_stats_shift_21" BEL "rx_stats_shift_22" BEL "rx_stats_shift_23"
        BEL "rx_stats_shift_24" BEL "rx_stats_shift_25" BEL
        "rx_stats_shift_26" BEL "rx_stats_shift_27" BEL "rx_stats_shift_28"
        BEL "rx_stats_shift_29" BEL "tx_stats_shift_0" BEL "tx_stats_shift_1"
        BEL "tx_stats_shift_2" BEL "tx_stats_shift_3" BEL "tx_stats_shift_4"
        BEL "tx_stats_shift_5" BEL "tx_stats_shift_6" BEL "tx_stats_shift_7"
        BEL "tx_stats_shift_8" BEL "tx_stats_shift_9" BEL "tx_stats_shift_10"
        BEL "tx_stats_shift_11" BEL "tx_stats_shift_12" BEL
        "tx_stats_shift_13" BEL "tx_stats_shift_14" BEL "tx_stats_shift_15"
        BEL "tx_stats_shift_16" BEL "tx_stats_shift_17" BEL
        "tx_stats_shift_18" BEL "tx_stats_shift_19" BEL "tx_stats_shift_20"
        BEL "tx_stats_shift_21" BEL "tx_stats_shift_22" BEL
        "tx_stats_shift_23" BEL "tx_stats_shift_24" BEL "tx_stats_shift_25"
        BEL "tx_stats_shift_26" BEL "tx_stats_shift_27" BEL
        "tx_stats_shift_28" BEL "tx_stats_shift_29" BEL "tx_stats_shift_30"
        BEL "tx_stats_shift_31" BEL "tx_stats_shift_32" BEL
        "tx_stats_shift_33";
TIMEGRP pause_dsr = BEL "pause_req" BEL "pause_val_0" BEL "pause_val_1" BEL
        "pause_val_2" BEL "pause_val_3" BEL "pause_val_4" BEL "pause_val_5"
        BEL "pause_val_6" BEL "pause_val_7" BEL "pause_val_8" BEL
        "pause_val_9" BEL "pause_val_10" BEL "pause_val_11" BEL "pause_val_12"
        BEL "pause_val_13" BEL "pause_val_14" BEL "pause_val_15" BEL
        "pause_req_s";
TIMEGRP resync_reg = BEL "gtx_reset_gen/reset_sync2" BEL
        "gtx_reset_gen/reset_sync1" BEL "chk_reset_gen/reset_sync2" BEL
        "chk_reset_gen/reset_sync1" BEL "axi_lite_reset_gen/reset_sync2" BEL
        "axi_lite_reset_gen/reset_sync1" BEL "glbl_reset_gen/reset_sync2" BEL
        "glbl_reset_gen/reset_sync1" BEL
        "core_wrapper/sgmii_logic/resync_speed_100/data_sync" BEL
        "core_wrapper/sgmii_logic/resync_speed_10_100/data_sync" BEL
        "core_wrapper/transceiver_inst/rxrecclk_encommaalign/reset_sync1" BEL
        "core_wrapper/transceiver_inst/rxrecclk_encommaalign/reset_sync2" BEL
        "core_wrapper/transceiver_inst/reclock_rxreset/reset_sync1" BEL
        "core_wrapper/transceiver_inst/reclock_rxreset/reset_sync2" BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[1].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[3].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[4].sync_wr_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_wr_addrgray[5].sync_wr_addrgray/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync"
        BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync"
        BEL "core_wrapper/sgmii_logic/gen_sync_reset/reset_sync1" BEL
        "core_wrapper/sgmii_logic/gen_sync_reset/reset_sync2" BEL
        "core_wrapper/gig_eth_pcs_pma_core/U0/xst_options.gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].fast_statistics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17].frame_size_stats2/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33].general_statisics/sync_inc_vector/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_request/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/sync_response/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync";
PIN mmcm_adv_inst_pins<2> = BEL "mmcm_adv_inst" PINNAME CLKIN1;
TIMEGRP txoutclk = BEL "bufg_txoutclk" PIN "mmcm_adv_inst_pins<2>";
PIN
        core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<44>
        = BEL
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i"
        PINNAME GTREFCLK0;
TIMEGRP gtrefclk = PIN
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<44>";
PIN
        core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<214>
        = BEL
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i"
        PINNAME RXUSRCLK;
PIN
        core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<215>
        = BEL
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i"
        PINNAME RXUSRCLK2;
TIMEGRP rxrecclk = PIN
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<214>"
        PIN
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<215>"
        PIN
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<214>"
        PIN
        "core_wrapper/transceiver_inst/gtwizard_inst/gt0_GTWIZARD_i/gtxe2_i_pins<215>"
        BEL "core_wrapper/transceiver_inst/rxrecclkbufg" BEL
        "core_wrapper/transceiver_inst/rxrecclk_encommaalign/reset_sync1" BEL
        "core_wrapper/transceiver_inst/rxrecclk_encommaalign/reset_sync2" BEL
        "core_wrapper/transceiver_inst/reclock_rxreset/reset_sync1" BEL
        "core_wrapper/transceiver_inst/reclock_rxreset/reset_sync2" BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus2_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus2_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus2_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus2_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus2_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus2_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[1].sync_rd_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[2].sync_rd_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[3].sync_rd_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[4].sync_rd_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[5].sync_rd_addrgray/data_sync_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_1"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_5"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_4"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_3"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_2"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_1"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_plus1_0"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_28"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_27"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_26"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_25"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_23"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_22"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_21"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_20"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_19"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_18"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_17"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_16"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_13"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_12"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_11"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_10"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_9"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_7"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_6"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_0"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_27"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_26"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_25"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_24"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_22"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_21"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_20"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_19"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_18"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_17"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_16"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_15"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_12"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_11"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_10"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_9"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_7"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_6"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_5"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_4"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_3"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_2"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_1"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_data_0"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/remove_idle"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_enable"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/d16p2_wr_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/k28p5_wr_reg"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[28].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[28].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[27].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[27].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[26].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[26].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[25].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[25].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[23].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[23].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[22].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[22].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[21].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[21].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[20].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[20].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[19].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[19].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[18].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[18].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[17].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[17].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[16].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[13].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[13].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[12].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[12].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[11].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[11].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[10].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[10].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[9].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[9].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[7].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[7].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[6].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[6].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[5].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[5].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[4].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[4].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[3].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[3].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[2].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[2].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[1].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[1].DIST_RAM/DP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[0].DIST_RAM/SP"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/GEN_FIFO[0].DIST_RAM/DP";
TIMEGRP fifo_read = BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_28"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_27"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_26"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_25"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_23"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_22"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_21"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_20"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_19"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_18"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_17"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_16"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_13"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_12"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_11"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_10"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_9"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_7"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_6"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_0"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_28"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_27"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_26"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_25"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_23"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_22"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_21"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_20"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_19"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_18"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_17"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_16"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_13"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_12"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_11"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_10"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_9"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_7"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_6"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_5"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_4"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_3"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_2"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_1"
        BEL "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_data_0";
TIMEGRP rd_graycode = BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_0";
TIMEGRP wr_graycode = BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_5"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_4"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_3"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_2"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_1"
        BEL
        "core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr_gray_0";
TIMEGRP tx_addr_wr = BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0";
TIMEGRP tx_fifo_rd_to_wr = BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog";
TIMEGRP tx_addr_rd = BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_9" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_7" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_6" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_4" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_2" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1" BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_0";
TIMEGRP tx_fifo_wr_to_rd = BEL
        "trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo";
TIMEGRP rx_fifo_rd_to_wr = BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_5" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_4" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_3" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_2" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_1" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_0" BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reload";
TIMEGRP rx_fifo_wr_to_rd = BEL
        "trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog";
TIMEGRP stats_ref_to_host = BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_70"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_69"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_68"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_67"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_65"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_64"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_63"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_62"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_61"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_60"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_59"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_58"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_57"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_56"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_54"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_53"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_52"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_51"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_50"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_49"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_48"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_47"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_46"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_45"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_44"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_43"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_42"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_41"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_40"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_39"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_38"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_37"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_36"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_35"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_34"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_33"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ipic_rd_clear"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/response_toggle";
TIMEGRP stats_addr = BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_71"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_70"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_69"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_68"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_67"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_65"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_64"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_63"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_62"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_61"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_60"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_59"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_58"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_57"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_56"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_55"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_54"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_53"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_52"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_51"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_50"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_49"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_48"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_47"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_46"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_45"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_44"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_43"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_42"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_41"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_40"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_39"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_38"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_37"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_36"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_35"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_34"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_33"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_32"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_31"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_30"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_29"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_28"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_27"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_26"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_25"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_24"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_23"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_22"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_21"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_20"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_19"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_18"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_17"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_16"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ipic_rd_clear";
TIMEGRP stats_host_to_ref = BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/request_toggle";
TIMEGRP flow_rx_to_tx = BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_14"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_13"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_12"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_7"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_6"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0";
TIMEGRP mdio_logic = BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_3"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_2"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_OUT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT"
        BEL
        "trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG";
TIMEGRP ffs_except_axi = FFS(*) EXCEPT TIMEGRP "mdio_logic";
ts_gtrefclk = PERIOD TIMEGRP "gtrefclk" 8 ns HIGH 50%;
TS_txoutclk = PERIOD TIMEGRP "txoutclk" 16 ns HIGH 50%;
ts_rxrecclk = PERIOD TIMEGRP "rxrecclk" 8 ns HIGH 50%;
TIMEGRP "FFS" = FFS(*);
ts_rx_skew_control1 = MAXDELAY FROM TIMEGRP "wr_graycode" TO TIMEGRP "FFS" 14
        ns DATAPATHONLY;
ts_rx_skew_control2 = MAXDELAY FROM TIMEGRP "rd_graycode" TO TIMEGRP "FFS" 14
        ns DATAPATHONLY;
TIMEGRP "RAMS" = RAMS(*);
ts_ram_read_false_path = MAXDELAY FROM TIMEGRP "RAMS" TO TIMEGRP "fifo_read" 6
        ns DATAPATHONLY;
TS_clk_in_p = PERIOD TIMEGRP "clk_in_p" 5 ns HIGH 50% INPUT_JITTER 0.05 ns;
TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP
        "userclk2" 7.8 ns DATAPATHONLY;
TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP
        "userclk2" 7.8 ns DATAPATHONLY;
TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"
        10 ns;
TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP
        "userclk2" 7.8 ns DATAPATHONLY;
TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP
        "userclk2" 7.8 ns DATAPATHONLY;
TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP "flow_rx_to_tx" TO TIMEGRP "userclk2"
        7.8 ns DATAPATHONLY;
PATH TS_pause_dsr_path = FROM TIMEGRP "pause_dsr";
PATH "TS_pause_dsr_path" TIG;
TS_stats_host_to_ref = MAXDELAY FROM TIMEGRP "stats_host_to_ref" TO TIMEGRP
        "userclk2" 8 ns DATAPATHONLY;
PATH ts_resync_flops_path = TO TIMEGRP "resync_reg";
PATH "ts_resync_flops_path" TIG;
TS_clkout1 = PERIOD TIMEGRP "clkout1" TS_txoutclk / 2 HIGH 50%;
TS_clkout0 = PERIOD TIMEGRP "clkout0" TS_txoutclk HIGH 50%;
PIN phy_resetn_OBUF_pins<1> = BEL "phy_resetn_OBUF" PINNAME OUT;
PIN glbl_rst_pins<0> = BEL "glbl_rst" PINNAME PAD;
PIN "phy_resetn_OBUF_pins<1>" TIG;
PIN "glbl_rst_pins<0>" TIG;
SCHEMATIC END;

