// Seed: 1228498891
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output wire id_2,
    input wand id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wor id_8,
    input wire id_9,
    input supply0 id_10
);
  initial repeat (1) id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri1 id_10,
    input uwire id_11,
    output supply1 id_12
);
  wire id_14, id_15, id_16, id_17;
  module_0(
      id_6, id_1, id_6, id_5, id_1, id_4, id_8, id_12, id_2, id_7, id_7
  );
endmodule
