0.7
2020.2
May 22 2024
19:03:11
D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/hdl/TestBlockDesign_wrapper.vhd,1732274819,vhdl,,,,testblockdesign_wrapper,,,,,,,,
D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_VGA_Controller_0_0/sim/TestBlockDesign_VGA_Controller_0_0.vhd,1732258709,vhdl,,,,testblockdesign_vga_controller_0_0,,,,,,,,
D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_0/sim/TestBlockDesign_blk_mem_gen_0_0.v,1732274827,verilog,,,,TestBlockDesign_blk_mem_gen_0_0,,,,,,,,
D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/bd/TestBlockDesign/sim/TestBlockDesign.vhd,1732274819,vhdl,,,,testblockdesign,,,,,,,,
D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_ControllerWithMem_SIM.vhd,1732268287,vhdl,,,,vga_controllerwithmem_sim,,,,,,,,
D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_Controller.vhd,1732258712,vhdl,,,,vga_controller,,,,,,,,
