# Design-and-Simulation-of-CMOS-Logic-Gates-Using-MOSFET-Technology-
CMOS (Complementary Metal-Oxide-Semiconductor) technology is widely used in modern digital integrated circuits due to its low static power consumption, high noise immunity, and high integration density. 
CMOS logic is based on complementary operation of PMOS and NMOS transistors, forming Pull-Up and Pull-Down networks. This project focuses on transistor-level implementation and simulation of basic CMOS logic gates using Proteus software. 

 

In CMOS logic: 

PMOS transistors form the Pull-Up Network (PUN). 

NMOS transistors form the Pull-Down Network (PDN). 

Only one network conducts at a time. 

Static power consumption is very low. 

This project demonstrates the transistor-level implementation of basic logic gates.

![Demo](https://image2url.com/r2/default/images/1772232888696-03dc3205-744a-4140-a3d5-81778ebf9197.png)




<p align="right">
  <img src="https://i.postimg.cc/yxy6x7F6/image.png" width="32" valign="middle">
  <a href="mailto:zezorehan938@gmail.com" style="font-weight:bold; font-size:20px; text-decoration:underline; color:#2e89ff;">
    ğ“©ğ“²ğ“ªğ“­ğ“»ğ“®ğ“±ğ“ªğ“ªğ“·
  </a>
</p>


                                                                                       
