--Company : RIT
--Author : Chris Larson
--Created : 24 April 2018
--Project Name : Lab 12
--File Name : 
--Entity : 
--Architecture : 
--Tool : VHDL '93
--Description : 
library ieee;
use ieee.std_logic_1164.all;

entity full_adder is 
	port(A , B, Cin : in std_logic;
	     Sum, Cout : out std_logic);
	end full_adder;

architecture behv of full_adder is
begin	
 Sum <= A XOR B XOR CIN after 8 ns;
 Cout <= (A AND B) OR (B AND CIN) OR (A AND CIN) after 8 ns;
end;