
*** Running vivado
    with args -log mult_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult_gen_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mult_gen_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 474.086 ; gain = 178.223
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mult_gen_0
Command: synth_design -top mult_gen_0 -part xczu3eg-sfvc784-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18088
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1802.465 ; gain = 376.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [f:/vivado_project/led/led.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:67]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [f:/vivado_project/led/led.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:70]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [f:/vivado_project/led/led.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:70]
WARNING: [Synth 8-5640] Port 'pcasc_ext' is missing in component declaration [f:/vivado_project/led/led.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 2 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 33 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 11 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_19' declared at 'f:/vivado_project/led/led.gen/sources_1/ip/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21510' bound to instance 'U0' of component 'mult_gen_v12_0_19' [f:/vivado_project/led/led.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (0#1) [f:/vivado_project/led/led.gen/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:67]
WARNING: [Synth 8-7129] Port CLK in module delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD in module ccm_scaled_adder__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_IN_CE in module ccm_scaled_adder__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROM_CE in module ccm_scaled_adder__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD in module ccm_scaled_adder__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module ccm_scaled_adder__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_IN_CE in module ccm_scaled_adder__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROM_CE in module ccm_scaled_adder__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module ccm_scaled_adder__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module ccm_scaled_adder__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[3] in module ccm_dist_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[2] in module ccm_dist_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[1] in module ccm_dist_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[0] in module ccm_dist_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module ccm_dist_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module ccm_dist_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module ccm_dist_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module ccm_dist_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[5] in module ccm_syncmem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[4] in module ccm_syncmem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[3] in module ccm_syncmem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[2] in module ccm_syncmem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[1] in module ccm_syncmem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[0] in module ccm_syncmem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[7] in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[6] in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[5] in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[4] in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[3] in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[2] in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[1] in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port D[0] in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module ccm_dist_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[5] in module ccm_syncmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[4] in module ccm_syncmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[3] in module ccm_syncmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[2] in module ccm_syncmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[1] in module ccm_syncmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_B0[0] in module ccm_syncmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD in module ccm_scaled_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module ccm_scaled_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_IN_CE in module ccm_scaled_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROM_CE in module ccm_scaled_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module ccm_scaled_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module ccm_scaled_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD in module ccm_scaled_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module ccm_scaled_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_IN_CE in module ccm_scaled_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROM_CE in module ccm_scaled_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module ccm_scaled_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module ccm_scaled_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[1] in module ccm_operation is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[0] in module ccm_operation is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_19_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1947.492 ; gain = 521.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1947.492 ; gain = 521.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1947.492 ; gain = 521.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1947.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/vivado_project/led/led.gen/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2045.988 ; gain = 3.371
Finished Parsing XDC File [f:/vivado_project/led/led.gen/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc] for cell 'U0'
Parsing XDC File [F:/vivado_project/led/led.runs/mult_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/vivado_project/led/led.runs/mult_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2045.988 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2045.988 ; gain = 620.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2045.988 ; gain = 620.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  F:/vivado_project/led/led.runs/mult_gen_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2045.988 ; gain = 620.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2045.988 ; gain = 620.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port B[1] in module mult_gen_v12_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[0] in module mult_gen_v12_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_19_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_19_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2045.988 ; gain = 620.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 2454.562 ; gain = 1028.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 2454.711 ; gain = 1029.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 2473.773 ; gain = 1048.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 2480.586 ; gain = 1054.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 2480.586 ; gain = 1054.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 2480.586 ; gain = 1054.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 2480.586 ; gain = 1054.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 2480.586 ; gain = 1054.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 2480.586 ; gain = 1054.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT2   |     7|
|3     |LUT3   |     5|
|4     |LUT4   |    11|
|5     |LUT5   |    11|
|6     |LUT6   |    22|
|7     |FDRE   |    34|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 2480.586 ; gain = 1054.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 2480.586 ; gain = 956.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 2480.586 ; gain = 1054.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2492.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: 69629f7e
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 2512.871 ; gain = 1986.652
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/vivado_project/led/led.runs/mult_gen_0_synth_1/mult_gen_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mult_gen_0, cache-ID = b6333282111d725a
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/vivado_project/led/led.runs/mult_gen_0_synth_1/mult_gen_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mult_gen_0_utilization_synth.rpt -pb mult_gen_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 14:36:34 2023...
