// Seed: 681902583
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output supply0 id_2
);
  wire id_4;
  assign module_1.id_5 = 0;
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    output supply0 id_2,
    input uwire id_3,
    output logic id_4,
    input tri id_5,
    inout supply1 id_6,
    input wire id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10
);
  assign id_0 = id_7;
  always begin : LABEL_0
    id_4 <= id_3#(
        .id_8(1),
        .id_5(1),
        .id_6(1),
        .id_6(-1 == 1),
        .id_8(1)
    ) || {id_3, 'b0};
  end
  assign id_2 = 1;
  wire id_12;
  ;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_2
  );
  always id_1 = 1;
endmodule
