[2021-09-09 09:52:23,856]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-09 09:52:23,856]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:52:24,346]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; ".

Peak memory: 14360576 bytes

[2021-09-09 09:52:24,346]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:52:24,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 35430400 bytes

[2021-09-09 09:52:24,477]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-09 09:52:24,478]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:52:24,524]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :160
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :160
score:100
	Report mapping result:
		klut_size()     :260
		klut.num_gates():160
		max delay       :3
		max area        :160
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 8548352 bytes

[2021-09-09 09:52:24,524]mapper_test.py:220:[INFO]: area: 160 level: 3
[2021-09-09 11:47:21,330]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-09 11:47:21,330]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:47:21,902]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; ".

Peak memory: 14577664 bytes

[2021-09-09 11:47:21,903]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:47:22,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34947072 bytes

[2021-09-09 11:47:22,051]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-09 11:47:22,051]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:47:24,135]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :160
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :178
score:100
	Report mapping result:
		klut_size()     :260
		klut.num_gates():160
		max delay       :3
		max area        :160
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 17068032 bytes

[2021-09-09 11:47:24,135]mapper_test.py:220:[INFO]: area: 160 level: 3
[2021-09-09 13:17:46,479]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-09 13:17:46,479]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:17:46,964]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; ".

Peak memory: 14266368 bytes

[2021-09-09 13:17:46,965]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:17:47,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 35270656 bytes

[2021-09-09 13:17:47,096]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-09 13:17:47,096]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:17:48,960]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :160
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :178
score:100
	Report mapping result:
		klut_size()     :260
		klut.num_gates():160
		max delay       :3
		max area        :160
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 17014784 bytes

[2021-09-09 13:17:48,961]mapper_test.py:220:[INFO]: area: 160 level: 3
[2021-09-09 15:01:59,143]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-09 15:01:59,144]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:01:59,144]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:01:59,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34852864 bytes

[2021-09-09 15:01:59,287]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-09 15:01:59,287]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:02:01,400]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 16990208 bytes

[2021-09-09 15:02:01,401]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-09 15:31:03,215]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-09 15:31:03,215]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:31:03,215]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:31:03,355]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34881536 bytes

[2021-09-09 15:31:03,358]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-09 15:31:03,358]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:31:05,475]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 16945152 bytes

[2021-09-09 15:31:05,475]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-09 16:09:05,331]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-09 16:09:05,332]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:05,332]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:05,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 35135488 bytes

[2021-09-09 16:09:05,476]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-09 16:09:05,476]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:07,586]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 16855040 bytes

[2021-09-09 16:09:07,586]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-09 16:43:47,594]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-09 16:43:47,658]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:43:47,658]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:43:47,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 35106816 bytes

[2021-09-09 16:43:48,001]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-09 16:43:48,001]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:43:50,049]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 16957440 bytes

[2021-09-09 16:43:50,050]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-09 17:20:12,000]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-09 17:20:12,001]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:12,001]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:12,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34979840 bytes

[2021-09-09 17:20:12,145]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-09 17:20:12,146]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:14,261]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 16920576 bytes

[2021-09-09 17:20:14,261]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-13 23:26:12,852]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-13 23:26:12,853]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:12,853]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:12,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34975744 bytes

[2021-09-13 23:26:12,992]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-13 23:26:12,992]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:14,801]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :218
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 13836288 bytes

[2021-09-13 23:26:14,801]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-13 23:41:36,954]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-13 23:41:36,955]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:36,955]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:37,081]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34955264 bytes

[2021-09-13 23:41:37,084]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-13 23:41:37,085]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:37,130]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 8163328 bytes

[2021-09-13 23:41:37,131]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-14 08:55:39,551]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-14 08:55:39,551]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:55:39,551]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:55:39,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34836480 bytes

[2021-09-14 08:55:39,722]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-14 08:55:39,722]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:55:41,532]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 16818176 bytes

[2021-09-14 08:55:41,533]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-14 09:20:34,737]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-14 09:20:34,738]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:34,738]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:34,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34861056 bytes

[2021-09-14 09:20:34,870]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-14 09:20:34,870]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:34,924]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 8720384 bytes

[2021-09-14 09:20:34,925]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-15 15:29:54,207]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-15 15:29:54,207]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:29:54,208]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:29:54,382]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34672640 bytes

[2021-09-15 15:29:54,385]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-15 15:29:54,385]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:29:56,042]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :214
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 15822848 bytes

[2021-09-15 15:29:56,043]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-15 15:54:01,998]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-15 15:54:01,998]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:01,999]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:02,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34717696 bytes

[2021-09-15 15:54:02,118]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-15 15:54:02,119]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:02,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 8388608 bytes

[2021-09-15 15:54:02,186]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-18 14:00:24,365]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-18 14:00:24,368]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:24,368]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:24,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34816000 bytes

[2021-09-18 14:00:24,533]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-18 14:00:24,533]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:26,252]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 13910016 bytes

[2021-09-18 14:00:26,253]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-18 16:25:03,626]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-18 16:25:03,627]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:03,627]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:03,748]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34672640 bytes

[2021-09-18 16:25:03,751]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-18 16:25:03,751]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:05,461]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 12853248 bytes

[2021-09-18 16:25:05,461]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-22 08:56:55,150]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-22 08:56:55,152]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:55,153]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:55,278]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34664448 bytes

[2021-09-22 08:56:55,281]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-22 08:56:55,281]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:56,138]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :4
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 12013568 bytes

[2021-09-22 08:56:56,138]mapper_test.py:220:[INFO]: area: 185 level: 4
[2021-09-22 11:23:47,688]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-22 11:23:47,688]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:23:47,689]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:23:47,805]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34746368 bytes

[2021-09-22 11:23:47,808]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-22 11:23:47,808]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:23:49,495]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 12476416 bytes

[2021-09-22 11:23:49,495]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-23 16:42:30,250]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-23 16:42:30,250]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:42:30,251]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:42:30,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34504704 bytes

[2021-09-23 16:42:30,375]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-23 16:42:30,375]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:42:32,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
balancing!
	current map manager:
		current min nodes:456
		current min depth:7
rewriting!
	current map manager:
		current min nodes:456
		current min depth:7
balancing!
	current map manager:
		current min nodes:456
		current min depth:7
rewriting!
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 13004800 bytes

[2021-09-23 16:42:32,078]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-23 17:05:47,415]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-23 17:05:47,415]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:05:47,415]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:05:47,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34938880 bytes

[2021-09-23 17:05:47,533]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-23 17:05:47,533]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:05:49,250]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
balancing!
	current map manager:
		current min nodes:456
		current min depth:7
rewriting!
	current map manager:
		current min nodes:456
		current min depth:7
balancing!
	current map manager:
		current min nodes:456
		current min depth:7
rewriting!
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 12521472 bytes

[2021-09-23 17:05:49,251]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-23 18:07:08,529]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-23 18:07:08,529]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:08,529]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:08,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34762752 bytes

[2021-09-23 18:07:08,654]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-23 18:07:08,655]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:10,338]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
balancing!
	current map manager:
		current min nodes:456
		current min depth:7
rewriting!
	current map manager:
		current min nodes:456
		current min depth:7
balancing!
	current map manager:
		current min nodes:456
		current min depth:7
rewriting!
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 13058048 bytes

[2021-09-23 18:07:10,339]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-27 16:34:18,353]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-27 16:34:18,354]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:18,354]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:18,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34713600 bytes

[2021-09-27 16:34:18,476]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-27 16:34:18,476]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:20,266]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
balancing!
	current map manager:
		current min nodes:456
		current min depth:7
rewriting!
	current map manager:
		current min nodes:456
		current min depth:7
balancing!
	current map manager:
		current min nodes:456
		current min depth:7
rewriting!
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 13058048 bytes

[2021-09-27 16:34:20,267]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-27 17:41:06,742]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-27 17:41:06,742]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:06,742]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:06,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34619392 bytes

[2021-09-27 17:41:06,910]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-27 17:41:06,910]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:08,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
balancing!
	current map manager:
		current min nodes:456
		current min depth:7
rewriting!
	current map manager:
		current min nodes:456
		current min depth:7
balancing!
	current map manager:
		current min nodes:456
		current min depth:7
rewriting!
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 13008896 bytes

[2021-09-27 17:41:08,561]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-28 02:07:21,569]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-28 02:07:21,569]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:21,569]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:21,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34820096 bytes

[2021-09-28 02:07:21,699]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-28 02:07:21,700]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:23,390]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 13090816 bytes

[2021-09-28 02:07:23,391]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-28 16:46:56,326]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-28 16:46:56,327]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:46:56,327]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:46:56,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34959360 bytes

[2021-09-28 16:46:56,450]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-28 16:46:56,450]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:46:58,141]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 12599296 bytes

[2021-09-28 16:46:58,141]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-09-28 17:25:56,955]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-09-28 17:25:56,955]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:25:56,955]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:25:57,074]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34643968 bytes

[2021-09-28 17:25:57,077]mapper_test.py:156:[INFO]: area: 147 level: 3
[2021-09-28 17:25:57,078]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:25:58,752]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 13266944 bytes

[2021-09-28 17:25:58,752]mapper_test.py:220:[INFO]: area: 185 level: 3
[2021-10-09 10:40:58,622]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-09 10:40:58,623]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:58,623]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:58,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34795520 bytes

[2021-10-09 10:40:58,747]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-09 10:40:58,747]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:58,852]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 8249344 bytes

[2021-10-09 10:40:58,853]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-09 11:23:34,090]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-09 11:23:34,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:34,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:34,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34865152 bytes

[2021-10-09 11:23:34,261]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-09 11:23:34,261]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:34,365]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 8310784 bytes

[2021-10-09 11:23:34,366]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-09 16:31:19,550]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-09 16:31:19,551]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:19,552]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:19,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34754560 bytes

[2021-10-09 16:31:19,676]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-09 16:31:19,676]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:20,542]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 11591680 bytes

[2021-10-09 16:31:20,542]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-09 16:48:28,693]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-09 16:48:28,694]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:28,694]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:28,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34406400 bytes

[2021-10-09 16:48:28,818]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-09 16:48:28,818]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:29,666]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 11612160 bytes

[2021-10-09 16:48:29,667]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-12 10:57:03,308]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-12 10:57:03,308]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:03,309]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:03,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34836480 bytes

[2021-10-12 10:57:03,435]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-12 10:57:03,435]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:05,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 12283904 bytes

[2021-10-12 10:57:05,218]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-12 11:17:42,658]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-12 11:17:42,659]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:42,659]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:42,786]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34856960 bytes

[2021-10-12 11:17:42,789]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-12 11:17:42,789]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:42,895]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 8015872 bytes

[2021-10-12 11:17:42,895]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-12 13:32:31,158]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-12 13:32:31,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:32:31,159]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:32:31,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34983936 bytes

[2021-10-12 13:32:31,330]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-12 13:32:31,331]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:32:33,118]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 12500992 bytes

[2021-10-12 13:32:33,118]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-12 15:03:11,172]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-12 15:03:11,173]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:11,173]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:11,349]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34615296 bytes

[2021-10-12 15:03:11,352]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-12 15:03:11,352]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:13,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 12021760 bytes

[2021-10-12 15:03:13,155]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-12 18:48:02,869]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-12 18:48:02,870]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:02,870]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:03,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34480128 bytes

[2021-10-12 18:48:03,041]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-12 18:48:03,041]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:04,796]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 12066816 bytes

[2021-10-12 18:48:04,797]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-18 11:41:30,905]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-18 11:41:30,905]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:41:30,906]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:41:31,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34717696 bytes

[2021-10-18 11:41:31,041]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-18 11:41:31,041]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:41:32,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 11878400 bytes

[2021-10-18 11:41:32,808]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-18 12:03:43,897]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-18 12:03:43,897]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:43,897]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:44,021]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34553856 bytes

[2021-10-18 12:03:44,024]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-18 12:03:44,024]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:44,059]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 6823936 bytes

[2021-10-18 12:03:44,060]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-19 14:11:41,042]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-19 14:11:41,043]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:41,043]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:41,167]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 35037184 bytes

[2021-10-19 14:11:41,170]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-19 14:11:41,170]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:41,204]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 6860800 bytes

[2021-10-19 14:11:41,205]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-22 13:32:42,638]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-22 13:32:42,639]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:42,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:42,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34820096 bytes

[2021-10-22 13:32:42,764]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-22 13:32:42,765]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:42,872]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 9809920 bytes

[2021-10-22 13:32:42,872]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-22 13:53:35,736]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-22 13:53:35,736]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:35,736]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:35,862]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34803712 bytes

[2021-10-22 13:53:35,864]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-22 13:53:35,864]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:35,970]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 9801728 bytes

[2021-10-22 13:53:35,971]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-22 14:02:01,860]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-22 14:02:01,861]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:01,861]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:01,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34861056 bytes

[2021-10-22 14:02:01,987]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-22 14:02:01,988]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:02,022]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 6762496 bytes

[2021-10-22 14:02:02,022]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-22 14:05:22,777]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-22 14:05:22,777]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:22,777]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:22,899]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34709504 bytes

[2021-10-22 14:05:22,902]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-22 14:05:22,903]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:22,937]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 6877184 bytes

[2021-10-22 14:05:22,938]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-23 13:31:13,649]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-23 13:31:13,649]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:13,650]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:13,769]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34729984 bytes

[2021-10-23 13:31:13,772]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-23 13:31:13,772]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:15,515]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :209
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():209
		max delay       :3
		max area        :209
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :78
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :68
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 12054528 bytes

[2021-10-23 13:31:15,515]mapper_test.py:224:[INFO]: area: 209 level: 3
[2021-10-24 17:42:44,148]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-24 17:42:44,149]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:42:44,149]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:42:44,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 35065856 bytes

[2021-10-24 17:42:44,273]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-24 17:42:44,274]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:42:46,009]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :209
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 11935744 bytes

[2021-10-24 17:42:46,010]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-24 18:03:11,225]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-24 18:03:11,225]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:11,225]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:11,390]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34750464 bytes

[2021-10-24 18:03:11,393]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-24 18:03:11,394]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:13,124]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
	current map manager:
		current min nodes:456
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :185
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :216
score:100
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 11997184 bytes

[2021-10-24 18:03:13,125]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-26 10:25:13,329]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-26 10:25:13,329]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:13,329]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:13,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34451456 bytes

[2021-10-26 10:25:13,459]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-26 10:25:13,459]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:13,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	current map manager:
		current min nodes:456
		current min depth:8
	Report mapping result:
		klut_size()     :267
		klut.num_gates():167
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 6782976 bytes

[2021-10-26 10:25:13,503]mapper_test.py:224:[INFO]: area: 167 level: 3
[2021-10-26 11:00:52,164]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-26 11:00:52,165]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:00:52,165]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:00:52,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34746368 bytes

[2021-10-26 11:00:52,289]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-26 11:00:52,289]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:00:54,038]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :267
		klut.num_gates():167
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 11730944 bytes

[2021-10-26 11:00:54,039]mapper_test.py:224:[INFO]: area: 167 level: 3
[2021-10-26 11:21:52,569]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-26 11:21:52,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:21:52,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:21:52,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34697216 bytes

[2021-10-26 11:21:52,749]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-26 11:21:52,749]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:21:54,503]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :271
		klut.num_gates():171
		max delay       :3
		max area        :209
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 11862016 bytes

[2021-10-26 11:21:54,504]mapper_test.py:224:[INFO]: area: 171 level: 3
[2021-10-26 12:19:57,132]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-26 12:19:57,132]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:19:57,133]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:19:57,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34533376 bytes

[2021-10-26 12:19:57,256]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-26 12:19:57,256]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:19:58,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 11780096 bytes

[2021-10-26 12:19:58,999]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-26 14:12:45,144]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-26 14:12:45,144]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:45,144]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:45,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34533376 bytes

[2021-10-26 14:12:45,271]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-26 14:12:45,272]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:45,307]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :267
		klut.num_gates():167
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 6594560 bytes

[2021-10-26 14:12:45,308]mapper_test.py:224:[INFO]: area: 167 level: 3
[2021-10-29 16:09:50,062]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-10-29 16:09:50,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:50,065]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:50,188]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34721792 bytes

[2021-10-29 16:09:50,191]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-10-29 16:09:50,191]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:50,225]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :354
		klut.num_gates():254
		max delay       :4
		max area        :254
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :79
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
Peak memory: 6565888 bytes

[2021-10-29 16:09:50,226]mapper_test.py:224:[INFO]: area: 254 level: 4
[2021-11-03 09:51:24,231]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-03 09:51:24,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:24,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:24,398]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34689024 bytes

[2021-11-03 09:51:24,400]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-03 09:51:24,400]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:24,450]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :354
		klut.num_gates():254
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :79
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig_output.v
	Peak memory: 7307264 bytes

[2021-11-03 09:51:24,450]mapper_test.py:226:[INFO]: area: 254 level: 3
[2021-11-03 10:03:32,150]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-03 10:03:32,150]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:32,150]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:32,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34824192 bytes

[2021-11-03 10:03:32,277]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-03 10:03:32,277]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:32,333]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :355
		klut.num_gates():255
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :94
		LUT fanins:3	 numbers :73
		LUT fanins:4	 numbers :88
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig_output.v
	Peak memory: 7200768 bytes

[2021-11-03 10:03:32,334]mapper_test.py:226:[INFO]: area: 255 level: 3
[2021-11-03 13:43:31,614]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-03 13:43:31,615]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:31,615]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:31,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34607104 bytes

[2021-11-03 13:43:31,747]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-03 13:43:31,747]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:31,799]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :355
		klut.num_gates():255
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :94
		LUT fanins:3	 numbers :73
		LUT fanins:4	 numbers :88
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig_output.v
	Peak memory: 7213056 bytes

[2021-11-03 13:43:31,800]mapper_test.py:226:[INFO]: area: 255 level: 3
[2021-11-03 13:49:47,435]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-03 13:49:47,435]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:47,435]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:47,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34742272 bytes

[2021-11-03 13:49:47,561]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-03 13:49:47,561]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:47,611]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :355
		klut.num_gates():255
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :94
		LUT fanins:3	 numbers :73
		LUT fanins:4	 numbers :88
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig_output.v
	Peak memory: 7315456 bytes

[2021-11-03 13:49:47,612]mapper_test.py:226:[INFO]: area: 255 level: 3
[2021-11-04 15:56:41,041]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-04 15:56:41,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:41,041]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:41,175]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34652160 bytes

[2021-11-04 15:56:41,178]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-04 15:56:41,179]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:41,236]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :263
		klut.num_gates():163
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :78
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig_output.v
	Peak memory: 6934528 bytes

[2021-11-04 15:56:41,237]mapper_test.py:226:[INFO]: area: 163 level: 3
[2021-11-16 12:27:53,399]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-16 12:27:53,400]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:53,400]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:53,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34795520 bytes

[2021-11-16 12:27:53,529]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-16 12:27:53,530]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:53,572]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.005151 secs
	Report mapping result:
		klut_size()     :263
		klut.num_gates():163
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :78
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 6754304 bytes

[2021-11-16 12:27:53,573]mapper_test.py:228:[INFO]: area: 163 level: 3
[2021-11-16 14:16:49,796]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-16 14:16:49,797]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:49,797]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:49,922]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34533376 bytes

[2021-11-16 14:16:49,924]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-16 14:16:49,925]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:49,966]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.005406 secs
	Report mapping result:
		klut_size()     :263
		klut.num_gates():163
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :78
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 6619136 bytes

[2021-11-16 14:16:49,966]mapper_test.py:228:[INFO]: area: 163 level: 3
[2021-11-16 14:23:09,643]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-16 14:23:09,643]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:09,643]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:09,821]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34648064 bytes

[2021-11-16 14:23:09,824]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-16 14:23:09,824]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:09,878]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.008211 secs
	Report mapping result:
		klut_size()     :263
		klut.num_gates():163
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :78
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 6729728 bytes

[2021-11-16 14:23:09,879]mapper_test.py:228:[INFO]: area: 163 level: 3
[2021-11-17 16:35:50,063]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-17 16:35:50,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:50,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:50,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34521088 bytes

[2021-11-17 16:35:50,196]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-17 16:35:50,196]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:50,231]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.005396 secs
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 6713344 bytes

[2021-11-17 16:35:50,232]mapper_test.py:228:[INFO]: area: 185 level: 3
[2021-11-18 10:18:21,166]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-18 10:18:21,166]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:21,166]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:21,296]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34799616 bytes

[2021-11-18 10:18:21,299]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-18 10:18:21,299]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:21,348]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.012071 secs
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 7147520 bytes

[2021-11-18 10:18:21,349]mapper_test.py:228:[INFO]: area: 185 level: 3
[2021-11-23 16:11:11,864]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-23 16:11:11,865]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:11,865]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:11,990]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34615296 bytes

[2021-11-23 16:11:11,993]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-23 16:11:11,994]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:12,038]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.011611 secs
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 7000064 bytes

[2021-11-23 16:11:12,038]mapper_test.py:228:[INFO]: area: 185 level: 3
[2021-11-23 16:42:09,936]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-23 16:42:09,936]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:09,937]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:10,066]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34713600 bytes

[2021-11-23 16:42:10,069]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-23 16:42:10,069]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:10,112]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.011642 secs
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 7000064 bytes

[2021-11-23 16:42:10,112]mapper_test.py:228:[INFO]: area: 185 level: 3
[2021-11-24 11:38:36,524]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-24 11:38:36,525]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:36,525]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:36,652]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34893824 bytes

[2021-11-24 11:38:36,655]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-24 11:38:36,656]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:36,693]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.000363 secs
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 6758400 bytes

[2021-11-24 11:38:36,693]mapper_test.py:228:[INFO]: area: 185 level: 3
[2021-11-24 12:01:50,837]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-24 12:01:50,837]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:50,837]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:51,002]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34578432 bytes

[2021-11-24 12:01:51,004]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-24 12:01:51,005]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:51,040]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.000361 secs
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 6742016 bytes

[2021-11-24 12:01:51,040]mapper_test.py:228:[INFO]: area: 185 level: 3
[2021-11-24 12:05:30,151]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-24 12:05:30,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:30,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:30,275]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34635776 bytes

[2021-11-24 12:05:30,278]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-24 12:05:30,278]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:30,320]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.005293 secs
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 6627328 bytes

[2021-11-24 12:05:30,321]mapper_test.py:228:[INFO]: area: 185 level: 3
[2021-11-24 12:11:11,970]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-24 12:11:11,970]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:11,971]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:12,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34750464 bytes

[2021-11-24 12:11:12,095]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-24 12:11:12,096]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:12,127]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00174 secs
	Report mapping result:
		klut_size()     :240
		klut.num_gates():140
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 6901760 bytes

[2021-11-24 12:11:12,128]mapper_test.py:228:[INFO]: area: 140 level: 4
[2021-11-24 12:57:28,624]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-24 12:57:28,624]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:28,624]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:28,745]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34799616 bytes

[2021-11-24 12:57:28,748]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-24 12:57:28,748]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:28,782]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.005318 secs
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 6635520 bytes

[2021-11-24 12:57:28,782]mapper_test.py:228:[INFO]: area: 185 level: 3
[2021-11-24 13:08:05,418]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-24 13:08:05,418]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:05,418]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:05,546]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34521088 bytes

[2021-11-24 13:08:05,549]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-24 13:08:05,549]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:07,301]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.005283 secs
Mapping time: 0.005991 secs
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 11755520 bytes

[2021-11-24 13:08:07,302]mapper_test.py:228:[INFO]: area: 185 level: 3
[2021-11-24 13:31:12,034]mapper_test.py:79:[INFO]: run case "usb_phy_comb"
[2021-11-24 13:31:12,034]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:12,034]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:12,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.02 MB.
P:  Del =    3.00.  Ar =     184.0.  Edge =      554.  Cut =     1367.  T =     0.00 sec
P:  Del =    3.00.  Ar =     152.0.  Edge =      522.  Cut =     1356.  T =     0.00 sec
P:  Del =    3.00.  Ar =     151.0.  Edge =      515.  Cut =     1365.  T =     0.00 sec
E:  Del =    3.00.  Ar =     149.0.  Edge =      510.  Cut =     1365.  T =     0.00 sec
F:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      513.  Cut =     1117.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1074.  T =     0.00 sec
A:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
E:  Del =    3.00.  Ar =     147.0.  Edge =      491.  Cut =     1060.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %
Peak memory: 34566144 bytes

[2021-11-24 13:31:12,160]mapper_test.py:160:[INFO]: area: 147 level: 3
[2021-11-24 13:31:12,161]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:13,957]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
Mapping time: 0.000347 secs
Mapping time: 0.000405 secs
	Report mapping result:
		klut_size()     :285
		klut.num_gates():185
		max delay       :3
		max area        :185
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :60
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v
	Peak memory: 11706368 bytes

[2021-11-24 13:31:13,957]mapper_test.py:228:[INFO]: area: 185 level: 3
