// Seed: 1434030741
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always_comb @(posedge 1 - 1)
    repeat (1) begin : LABEL_0
      id_1 = 1;
    end
  id_15(
      .id_0(id_12),
      .id_1(1 ^ id_2),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(),
      .sum(id_2),
      .id_6(id_7 - 1),
      .id_7(1),
      .id_8(1'b0 - id_3),
      .id_9(1),
      .id_10(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1, 1)
    if (id_3) begin : LABEL_0$display
      ;
    end
  module_0 modCall_1 (
      id_8,
      id_11,
      id_12,
      id_7,
      id_5,
      id_8,
      id_14,
      id_14,
      id_12,
      id_12,
      id_14,
      id_3,
      id_9,
      id_14
  );
endmodule
