create_project vp "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/sandbox//vp"
set_property part xc7a35tftg256-1 [current_project]
set_property target_language VHDL [current_project]
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/AND_GATE_BUS.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/OR_GATE_7_INPUTS.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/AND_GATE.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/AND_GATE_3_INPUTS.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/OR_GATE.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/OR_GATE_3_INPUTS.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/OR_GATE_5_INPUTS.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/OR_GATE_4_INPUTS.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/NOR_GATE.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/OR_GATE_BUS.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/XOR_GATE_ONEHOT.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/XOR_GATE_BUS_ONEHOT.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/OR_GATE_25_INPUTS.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/XNOR_GATE_ONEHOT.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/gates/NAND_GATE.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/plexers/Multiplexer_8.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/plexers/Multiplexer_2.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/plexers/Multiplexer_bus_4.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/plexers/Multiplexer_bus_16.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/plexers/BitSelector.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/plexers/Multiplexer_bus_2.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/plexers/Multiplexer_bus_8.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/plexers/Decoder_8.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/plexers/Decoder_4.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/memory/REGISTER_FLIP_FLOP.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/memory/D_FLIPFLOP.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/memory/LogisimCounter.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/arith/FullAdder.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/arith/Comparator.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/arith/Subtractor.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/arith/Shifter_23_bit.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/arith/Adder.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/arith/BitComparator.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/arith/Shifter_64_bit.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/arith/Shifter_32_bit.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/arith/Multiplier.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/fsub.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/fMinnus.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/SRAA.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/XORR.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/substract.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/fabs.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/InstructionDecode.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/find_msb.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/Calculate_Term_sin.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/fsin.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/FP_ALU.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/SRLL.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/jtag_ram64.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/fadd.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/ADDD.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/fmult.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/ANDD.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/fslt.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/jtag_ram8.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/DIV.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/jtag_ram512.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/regfile.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/ALU.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/main.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/SLLL.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/ControlUnit.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/bitOne.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/SLTI.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/add_find_bit_1.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/ORR.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/SRL_fadd.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/circuit/floatTOdec.v"
add_files "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/verilog/toplevel/logisimTopLevelShell.v"
add_files -fileset constrs_1 "/home/s-ahmad-mousavi-awal/logisim_evolution_workspace/schematic/main/xdc/vivadoConstraints.xdc"
exit
