Fitter report for Kursa_Darbs
Thu Jan 28 09:58:14 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. Optimized GXB Elements
 20. I/O Assignment Warnings
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Jan 28 09:58:14 2021       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Kursa_Darbs                                 ;
; Top-level Entity Name           ; TOP                                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC5C6F27C7                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 6,306 / 29,080 ( 22 % )                     ;
; Total registers                 ; 9225                                        ;
; Total pins                      ; 125 / 364 ( 34 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,982,176 / 4,567,040 ( 65 % )              ;
; Total RAM Blocks                ; 389 / 446 ( 87 % )                          ;
; Total DSP Blocks                ; 8 / 150 ( 5 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 1 / 12 ( 8 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CGXFC5C6F27C7                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.0%      ;
;     Processor 3            ;  10.5%      ;
;     Processor 4            ;  10.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Port         ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_addr_cmd_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_write_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; memory_mem_ca[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ca[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ck[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_ck_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_cke[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_cs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                                                     ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|adc_clk_cps                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                                           ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|hr_seq_clock                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                                                     ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|adc_clk_cps                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                                           ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|hr_seq_clock                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                                                     ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|adc_clk_cps                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                                           ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|hr_seq_clock                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                                                     ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|adc_clk_cps                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                                           ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|hr_seq_clock                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                                                     ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|adc_clk_cps                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                                           ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|hr_seq_clock                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                                                     ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|adc_clk_cps                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                                           ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|hr_seq_clock                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                                                     ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|adc_clk_cps                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                                                           ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|hr_seq_clock                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                                                          ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                                                     ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|adc_clk_cps                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|adc_clk_cps                                                                                                                              ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|hr_seq_clock                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|hr_seq_clock                                                                                                                             ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                                                     ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|adc_clk_cps                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|adc_clk_cps                                                                                                                              ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|hr_seq_clock                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|hr_seq_clock                                                                                                                             ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|leveled_dqs_clocks[0]                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|leveled_hr_clocks[0]                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_hr_clocks[0]                                                                                                                     ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|phy_clk_dqs_2x                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|hr_seq_clock                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                    ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|leveled_dqs_clocks[0]                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|leveled_hr_clocks[0]                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|phy_clk_dqs_2x                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|leveled_dqs_clocks[0]                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|phy_clk_dqs_2x                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                           ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                                                                                                                         ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk                                                                                                                                                                                                                                                                                                                                                                                              ; DIVCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                      ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_phy_clk                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                                                                                              ; DIVCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                      ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_phy_clk                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk                                                                                                                                                                                                                                                                                                                                                                                              ; DIVCLK                   ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_phy_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                      ; OUTCLK                   ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|Data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|Data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|Data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:8:output_layer:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:8:output_layer:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:8:output_layer:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:8:output_layer:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:8:output_layer:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:8:output_layer:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:8:output_layer:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:8:output_layer:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_1|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_2|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                        ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; BY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:1:Middle_Collums:ADDER_TREE_ROW_MID:1:Adder3|DOUT[0]                                                                                                                                                                                                                                                                                                                                                                                           ; AY                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[4]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[5]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[6]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:2:output_layer:REG_IN|Data[7]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|result[0]                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; AX                       ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Q                        ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                                           ; RESULTA                  ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[16]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[17]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[18]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[19]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[20]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[21]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[22]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[23]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[24]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[25]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[26]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[27]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[28]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[29]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[30]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[31]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[1]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[2]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[3]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[4]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[5]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[6]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[7]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[8]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[9]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[10]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[11]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[12]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[13]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[14]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[15]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[16]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[17]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[18]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[19]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[20]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[21]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[22]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[23]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[24]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[25]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[26]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[27]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[28]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[29]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[30]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[31]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[0]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[1]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[2]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[3]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[4]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[5]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[6]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[7]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[8]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[9]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[10]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[11]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[12]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[13]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[14]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[15]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[16]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[17]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[18]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[19]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[20]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[21]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[22]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[23]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[24]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[25]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[26]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[27]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[28]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[29]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[30]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[31]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[0]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[1]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[2]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[3]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[4]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[5]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[6]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[7]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[8]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[9]                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]                               ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[10]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[11]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[12]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[13]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[14]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[15]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[16]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[17]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[18]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[19]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[20]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[21]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[22]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[23]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[24]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[25]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[26]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[27]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[28]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[29]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[30]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[31]                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[2]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[3]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[4]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[5]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[6]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[7]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[8]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[9]                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[10]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[11]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[12]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[13]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[14]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[15]                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]                                 ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[32]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[33]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[34]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[35]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[36]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[37]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[38]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[39]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[40]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[41]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[42]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[43]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[44]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[45]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[46]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[47]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[48]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[49]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[50]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[51]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[52]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[53]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[54]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[55]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[56]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[57]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[58]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[59]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[60]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[61]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[62]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[63]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[64]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[65]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[66]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[67]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[68]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[69]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[70]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[71]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[72]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[73]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[74]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a74                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[75]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a75                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[76]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a76                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[77]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a77                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[78]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a78                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[79]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a79                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[80]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a80                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[81]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a81                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[82]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a82                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[83]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a83                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[84]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a84                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[85]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a85                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[86]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a86                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[87]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a87                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[88]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a88                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[89]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a89                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[90]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a90                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[91]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a91                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[92]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a92                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[93]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a93                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[94]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a94                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[95]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a95                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[96]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a96                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[97]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a97                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[98]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a98                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[99]                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a99                                                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[100]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a100                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[101]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a101                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[102]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a102                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[103]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a103                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[104]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a104                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[105]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a105                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[106]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a106                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[107]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a107                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[108]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a108                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[109]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a109                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[110]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a110                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[111]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a111                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[112]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a112                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[113]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a113                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[114]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a114                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[115]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a115                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[116]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a116                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[117]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a117                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[118]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a118                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[119]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a119                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[120]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a120                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[121]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a121                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[122]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a122                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[123]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a123                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[124]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a124                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[125]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a125                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[126]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a126                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|out_payload[127]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a127                                                                                                                                                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; COUNTER_GEN_1:CNT_ADDR|Counter[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; COUNTER_GEN_1:CNT_ADDR|Counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; COUNTER_GEN_1:CNT_ADDR|Counter[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; COUNTER_GEN_1:CNT_ADDR|Counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; COUNTER_GEN_1:CNT_WRITE_ADDR|Counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|FSM_REG_CONT:FSM_REG_CONT|PresentState.check_addr                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|FSM_REG_CONT:FSM_REG_CONT|PresentState.check_addr~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|Data[4]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|Data[6]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|Data[4]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|Data[3]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|Data[2]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_ctrl_invalidate_i                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_ctrl_invalidate_i~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_exc_break                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_exc_break~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_exc_norm_intr_pri5                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_exc_norm_intr_pri5~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_inst_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_inst_result[9]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_inst_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_inst_result[10]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_inst_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_ld_align_sh8~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[21]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[27]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_baddr[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_byte_en[3]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[17]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[18]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[19]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[23]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[24]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[25]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[30]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[31]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_st_data[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_issue                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_issue~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[0]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[5]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[6]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[17]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[18]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[22]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[23]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[24]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[25]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[26]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_pc[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_ctrl_mem16                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_ctrl_mem16~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_dst_regnum[1]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_dst_regnum[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_extra_pc[4]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_extra_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_extra_pc[6]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_extra_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_extra_pc[8]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_extra_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_pc[0]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src1[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_valid_jmp_indirect                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_valid_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[26]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_pc[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_ctrl_jmp_indirect                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_ctrl_jmp_indirect~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_dst_regnum[2]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_dst_regnum[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_pc_plus_one[0]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_pc_plus_one[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_mask[2]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_mask[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_mask[3]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_mask[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_mask[4]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_mask[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_mask[5]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_mask[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_sel_fill1                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_sel_fill1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_sel_fill3                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_rot_sel_fill3~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_sel_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_sel_data_master~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|W_estatus_reg_pie                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|W_estatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|W_ienable_reg_irq1                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|W_ienable_reg_irq1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|clr_break_line~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|d_readdata_d1[17]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|d_readdata_d1[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|d_readdata_d1[27]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|d_readdata_d1[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_ap_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_dp_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[15]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[17]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_tag[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[2]                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[37]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[37]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|waitrequest                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|read~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|write_stalled~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_ddrx_mm_st_converter:a0|burst_counter[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_ddrx_mm_st_converter:a0|burst_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_ddrx_mm_st_converter:a0|data_pass                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_ddrx_mm_st_converter:a0|data_pass~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[0]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[0]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[3]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[3]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_row_grant                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_row_grant~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[2]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|rd_grant[2]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_dataid[1]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_write[1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_write[1]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[0]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[1]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[3]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[3]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr[1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr[1]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr_reach_max                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr_reach_max~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr_reach_max                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr_reach_max~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_cs_addr[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_cs_addr[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[4]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[4]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[5]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[5]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[8]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[8]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[9]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[9]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[10]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[10]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[13]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[13]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[2]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[2]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[1]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_write                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_write~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[8]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[8]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[16]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[16]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|less_than_3_rd_to_wr_diff_chip                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|less_than_3_rd_to_wr_diff_chip~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[0]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[0]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[3]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[3]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[2]~DUPLICATE ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|empty_dff                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|empty_dff~DUPLICATE                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|full_dff                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|full_dff~DUPLICATE                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|rd_ptr_lsb                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|rd_ptr_lsb~DUPLICATE                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|wrreq_delaya[1]                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|wrreq_delaya[1]~DUPLICATE                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[0]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[0]~DUPLICATE                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|empty_dff                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|empty_dff~DUPLICATE                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][2]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][2]~DUPLICATE                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[1]~DUPLICATE                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[3]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[3]~DUPLICATE                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[5]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[5]~DUPLICATE                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[6]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[6]~DUPLICATE                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[9]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[9]~DUPLICATE                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[15]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[15]~DUPLICATE                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[9]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[9]~DUPLICATE                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[10]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[10]~DUPLICATE                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[12]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[12]~DUPLICATE                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[13]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[13]~DUPLICATE                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[0]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[0]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[1]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[2]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|cfg_output_regd_for_wdata_path[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|cfg_output_regd_for_wdata_path[0]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][3]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[1]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector_r[0][4]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector_r[0][4]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|afi_seq_busy_r2[0]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|afi_seq_busy_r2[0]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|int_stall_chip[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|int_stall_chip[0]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].int_enter_power_saving_ready                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].int_enter_power_saving_ready~DUPLICATE                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|sb_do_precharge_all[0]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|sb_do_precharge_all[0]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter[0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter[0]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[2]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[2]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][2]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][2]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][3]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][3]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][3]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][3]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[3]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[3]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[3]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[3]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[0][1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[0][1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[2][0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[2][0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[3][1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[3][1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[0]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[1][0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[1][0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[3][0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[3][0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_pch_less_than_offset                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_pch_less_than_offset~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_rdwr_less_than_offset                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_rdwr_less_than_offset~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_pch_to_valid_less_than_offset                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_pch_to_valid_less_than_offset~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[1]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[1]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[2]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[2]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[3]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[3]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_ap_to_valid_less_than_offset                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_ap_to_valid_less_than_offset~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete[3]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[2]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[2]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[3]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[3]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[2]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[2]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[2]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[0]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[2]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[2]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[4]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[4]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_to_pch[2]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_to_pch[2]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|precharged[1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|precharged[1]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][3]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][3]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][4]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][4]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[1][6]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[1][6]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][3]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][3]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][9]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][9]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][4]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][4]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][8]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][8]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][11]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][11]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][2]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][2]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][3]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[3]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[3]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[2]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][4]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][4]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][3]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][4]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][4]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][3]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][4]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][4]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer_pre_ready[1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer_pre_ready[1]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer_pre_ready[3]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer_pre_ready[3]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[0]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[1]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[2]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[2]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[3]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[3]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|write[3]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|write[3]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][1]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[3][1]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[3][1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_act[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_act[2]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_wr_diff_chip[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_wr_diff_chip[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_ap_to_valid[1]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_ap_to_valid[1]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd_diff_chip[2]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd_diff_chip[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[1]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[1]~DUPLICATE                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]~DUPLICATE                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[3]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[3]~DUPLICATE                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]~DUPLICATE                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[5]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[5]~DUPLICATE                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][1]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][1]~DUPLICATE                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][2]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][2]~DUPLICATE                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[1]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[1]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[3]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[3]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[6]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[6]~DUPLICATE                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter_full                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter_full~DUPLICATE                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][4]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][4]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][5]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][5]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][5]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][5]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][5]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][5]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][4]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][4]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][5]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][5]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][0]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][4]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][4]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][1]~DUPLICATE                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[3][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[3][1]~DUPLICATE                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][0]~DUPLICATE                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]~DUPLICATE                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][1]~DUPLICATE                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[7]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[7]~DUPLICATE                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address_r[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address_r[1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4]~DUPLICATE                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[1]~DUPLICATE                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[3]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[3]~DUPLICATE                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[4]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[4]~DUPLICATE                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address_blocked                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address_blocked~DUPLICATE                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[0]~DUPLICATE                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[2]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[2]~DUPLICATE                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[5]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[5]~DUPLICATE                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[2]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[2]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[6]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[6]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[1]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[4]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[4]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[5]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[5]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|init_done_reg~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_eop~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_sop~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|afi_rdata_valid[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|afi_rdata_valid[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|latency_shifter[0][17]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|latency_shifter[0][17]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|latency_shifter[1][17]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|latency_shifter[1][17]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[4]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[4]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[8]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[8]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[25]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[25]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[27]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[27]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[31]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[31]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[2]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[3]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[5]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[6]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[9]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[14]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_read                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[8]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[10]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[12]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[19]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_sub                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_sub~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[2]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[2]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[7]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[8]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[6]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[0]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[3]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_hi_imm16~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot_right~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_valid                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[10]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[13]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[14]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[17]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_bstatus_reg                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_bstatus_reg~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_align_cycle[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[6]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[22]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|has_pending_responses                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|cmd_done_avl                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|cmd_done_avl~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[4]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[5]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[6]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[1]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[4]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|rdaddr_reg[5]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|rdaddr_reg[5]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|rdaddr_reg[5]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|rdaddr_reg[5]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|rdaddr_reg[6]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|rdaddr_reg[6]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][2]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][2]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][3]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][3]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][5]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][5]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][6]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][2]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][2]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][3]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][3]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][4]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][4]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][5]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][5]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][6]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][7]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][7]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[2]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[3]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[3]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[2]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[8]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[8]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[13]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[13]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[24]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[24]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|do_lfsr_r                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|do_lfsr_r~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[18]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[18]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[19]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[19]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[31]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[31]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_DONE                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_DONE~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst|avl_read_r                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst|avl_read_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_issue_wr                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_issue_wr~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_DONE                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_DONE~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_trk_afi_end                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_trk_afi_end~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[1]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][1]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][5]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][8]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][11]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][12]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][0]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][1]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][6]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][7]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][8]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][9]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][11]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][12]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][0]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][3]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][5]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][6]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][7]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][8]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][9]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][13]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][0]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][1]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][4]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][8]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][9]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][10]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][13]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[2]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[3]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[15]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_CLR_ALL_SMPL                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_CLR_ALL_SMPL~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_INCR_VFIFO                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_INCR_VFIFO~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_JMPCOUNT                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_JMPCOUNT~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PAR_SCAN_1                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PAR_SCAN_1~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RELEASE                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RELEASE~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[3]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[4]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[6]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[11]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[13]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[16]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[22]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[25]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[26]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[27]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[29]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[31]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|decrement_vfifo                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|decrement_vfifo~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[12]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[16]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[24]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[7]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[13]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[0]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[3]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[11]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[12]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[13]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[16]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[7]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[22]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[26]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[10]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[16]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[22]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][13]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][18]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][2]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][5]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][6]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][7]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][9]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][16]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][17]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][23]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][4]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][5]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][8]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][13]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][4]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][11]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][13]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][16]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][17]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][18]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][20]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][21]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][24]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][7]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][13]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][15]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][17]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][26]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][29]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][31]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][5]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][12]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][13]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][15]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][23]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][24]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][5]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][17]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][20]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][22]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][31]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][21]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[10][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][20]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[5]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[2]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_write                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_write~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[1]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[6]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[1]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[2]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|rd_ptr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem[0][135]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem[0][135]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[32]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_0_avs_s0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_0_avs_s0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_out_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_out_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_cnt_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_cnt_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_bit_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_bit_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_004|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[9]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[11]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[17]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[18]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[21]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[26]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[29]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[7]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[10]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_register[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_regs:the_nios2_system_v0_uart_0_regs|tx_data[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_regs:the_nios2_system_v0_uart_0_regs|tx_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|delayed_unxsync_rxdxx1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|do_start_rx                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|do_start_rx~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|framing_error                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|framing_error~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx|tx_ready                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx|tx_ready~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[5]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[7]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                ;
+-----------------------------+--------------------------------+--------------+-----------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                 ; Ignored From ; Ignored To                              ; Ignored Value ; Ignored Source             ;
+-----------------------------+--------------------------------+--------------+-----------------------------------------+---------------+----------------------------+
; Location                    ;                                ;              ; seg_pio_0_external_connection_export[0] ; PIN_V19       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_0_external_connection_export[1] ; PIN_V18       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_0_external_connection_export[2] ; PIN_V17       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_0_external_connection_export[3] ; PIN_W18       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_0_external_connection_export[4] ; PIN_Y20       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_0_external_connection_export[5] ; PIN_Y19       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_0_external_connection_export[6] ; PIN_Y18       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_1_external_connection_export[0] ; PIN_AA18      ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_1_external_connection_export[1] ; PIN_AD26      ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_1_external_connection_export[2] ; PIN_AB19      ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_1_external_connection_export[3] ; PIN_AE26      ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_1_external_connection_export[4] ; PIN_AE25      ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_1_external_connection_export[5] ; PIN_AC19      ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_1_external_connection_export[6] ; PIN_AF24      ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_2_external_connection_export[0] ; PIN_AD7       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_2_external_connection_export[1] ; PIN_AD6       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_2_external_connection_export[2] ; PIN_U20       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_2_external_connection_export[3] ; PIN_V22       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_2_external_connection_export[4] ; PIN_V20       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_2_external_connection_export[5] ; PIN_W21       ; QSF Assignment             ;
; Location                    ;                                ;              ; seg_pio_2_external_connection_export[6] ; PIN_W20       ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_0_external_connection_export[0] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_0_external_connection_export[1] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_0_external_connection_export[2] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_0_external_connection_export[3] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_0_external_connection_export[4] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_0_external_connection_export[5] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_0_external_connection_export[6] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_0_external_connection_export[7] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_1_external_connection_export[0] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_1_external_connection_export[1] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_1_external_connection_export[2] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_1_external_connection_export[3] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_1_external_connection_export[4] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_1_external_connection_export[5] ; 1.2 V         ; QSF Assignment             ;
; I/O Standard                ; TOP                            ;              ; seg_pio_1_external_connection_export[6] ; 1.2 V         ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[0].oe_reg               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[1].oe_reg               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[2].oe_reg               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[3].oe_reg               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[4].oe_reg               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[5].oe_reg               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[6].oe_reg               ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev_lpddr2 ;              ; output_path_gen[7].oe_reg               ; on            ; Compiler or HDL Assignment ;
+-----------------------------+--------------------------------+--------------+-----------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 19988 ) ; 0.00 % ( 0 / 19988 )       ; 0.00 % ( 0 / 19988 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 19988 ) ; 0.00 % ( 0 / 19988 )       ; 0.00 % ( 0 / 19988 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 18790 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 265 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 767 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/output_files/Kursa_Darbs.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,306 / 29,080        ; 22 %  ;
; ALMs needed [=A-B+C]                                        ; 6,306                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,308 / 29,080        ; 25 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,442                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,074                 ;       ;
;         [c] ALMs used for registers                         ; 1,642                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 150                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,070 / 29,080        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 68 / 29,080           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 9                     ;       ;
;         [c] Due to LAB input limits                         ; 59                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 976 / 2,908           ; 34 %  ;
;     -- Logic LABs                                           ; 961                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 15                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 9,258                 ;       ;
;     -- 7 input functions                                    ; 119                   ;       ;
;     -- 6 input functions                                    ; 1,974                 ;       ;
;     -- 5 input functions                                    ; 1,788                 ;       ;
;     -- 4 input functions                                    ; 2,022                 ;       ;
;     -- <=3 input functions                                  ; 3,355                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,897                 ;       ;
; Memory ALUT usage                                           ; 247                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 247                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 9,025                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 8,167 / 58,160        ; 14 %  ;
;         -- Secondary logic registers                        ; 858 / 58,160          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 8,216                 ;       ;
;         -- Routing optimization registers                   ; 809                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 125 / 364             ; 34 %  ;
;     -- Clock pins                                           ; 6 / 14                ; 43 %  ;
;     -- Dedicated input pins                                 ; 3 / 23                ; 13 %  ;
; I/O registers                                               ; 200                   ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 389 / 446             ; 87 %  ;
; Total MLAB memory bits                                      ; 5,824                 ;       ;
; Total block memory bits                                     ; 2,982,176 / 4,567,040 ; 65 %  ;
; Total block memory implementation bits                      ; 3,983,360 / 4,567,040 ; 87 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 8 / 150               ; 5 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 8                     ;       ;
;     -- Global clocks                                        ; 7 / 16                ; 44 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 88                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 88                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 6                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 13.3% / 13.3% / 13.1% ;       ;
; Peak interconnect usage (total/H/V)                         ; 32.0% / 33.5% / 29.8% ;       ;
; Maximum fan-out                                             ; 3628                  ;       ;
; Highest non-global fan-out                                  ; 1811                  ;       ;
; Total fan-out                                               ; 90363                 ;       ;
; Average fan-out                                             ; 4.17                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                         ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6145 / 29080 ( 21 % ) ; 61 / 29080 ( < 1 % ) ; 100 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6145                  ; 61                   ; 100                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7124 / 29080 ( 24 % ) ; 73 / 29080 ( < 1 % ) ; 113 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2395                  ; 15                   ; 33                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2976                  ; 36                   ; 62                    ; 0                              ;
;         [c] ALMs used for registers                         ; 1603                  ; 22                   ; 18                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 150                   ; 0                    ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1047 / 29080 ( 4 % )  ; 12 / 29080 ( < 1 % ) ; 13 / 29080 ( < 1 % )  ; 0 / 29080 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 68 / 29080 ( < 1 % )  ; 0 / 29080 ( 0 % )    ; 0 / 29080 ( 0 % )     ; 0 / 29080 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 9                     ; 0                    ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 59                    ; 0                    ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                   ; Low                            ;
;                                                             ;                       ;                      ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 954 / 2908 ( 33 % )   ; 11 / 2908 ( < 1 % )  ; 16 / 2908 ( < 1 % )   ; 0 / 2908 ( 0 % )               ;
;     -- Logic LABs                                           ; 939                   ; 11                   ; 16                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 15                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 9247                  ; 94                   ; 164                   ; 0                              ;
;     -- 7 input functions                                    ; 108                   ; 3                    ; 8                     ; 0                              ;
;     -- 6 input functions                                    ; 1932                  ; 13                   ; 29                    ; 0                              ;
;     -- 5 input functions                                    ; 1741                  ; 15                   ; 32                    ; 0                              ;
;     -- 4 input functions                                    ; 1984                  ; 18                   ; 20                    ; 0                              ;
;     -- <=3 input functions                                  ; 3235                  ; 45                   ; 75                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1852                  ; 31                   ; 14                    ; 0                              ;
; Memory ALUT usage                                           ; 247                   ; 0                    ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 247                   ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                       ;                                ;
;         -- Primary logic registers                          ; 7994 / 58160 ( 14 % ) ; 72 / 58160 ( < 1 % ) ; 101 / 58160 ( < 1 % ) ; 0 / 58160 ( 0 % )              ;
;         -- Secondary logic registers                        ; 846 / 58160 ( 1 % )   ; 6 / 58160 ( < 1 % )  ; 6 / 58160 ( < 1 % )   ; 0 / 58160 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                       ;                                ;
;         -- Design implementation registers                  ; 8043                  ; 72                   ; 101                   ; 0                              ;
;         -- Routing optimization registers                   ; 797                   ; 6                    ; 6                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
;                                                             ;                       ;                      ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                     ; 0                              ;
; I/O pins                                                    ; 54                    ; 0                    ; 0                     ; 71                             ;
; I/O registers                                               ; 0                     ; 0                    ; 0                     ; 200                            ;
; Total block memory bits                                     ; 2982176               ; 0                    ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 3983360               ; 0                    ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 389 / 446 ( 87 % )    ; 0 / 446 ( 0 % )      ; 0 / 446 ( 0 % )       ; 0 / 446 ( 0 % )                ;
; DSP block                                                   ; 8 / 150 ( 5 % )       ; 0 / 150 ( 0 % )      ; 0 / 150 ( 0 % )       ; 0 / 150 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 7 / 116 ( 6 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 0 / 3 ( 0 % )        ; 0 / 3 ( 0 % )         ; 1 / 3 ( 33 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 1161 ( 0 % )      ; 0 / 1161 ( 0 % )     ; 0 / 1161 ( 0 % )      ; 152 / 1161 ( 13 % )            ;
; Double data rate I/O input circuitry                        ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 53 / 352 ( 15 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 373 ( 0 % )       ; 0 / 373 ( 0 % )      ; 0 / 373 ( 0 % )       ; 36 / 373 ( 9 % )               ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                 ;
; DQS pin delay chain                                         ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; DQS pin enable control                                      ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Delay chain                                                 ; 0 / 1140 ( 0 % )      ; 0 / 1140 ( 0 % )     ; 0 / 1140 ( 0 % )      ; 120 / 1140 ( 10 % )            ;
; Pin configuration                                           ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )      ; 0 / 336 ( 0 % )       ; 40 / 336 ( 11 % )              ;
; DQS pin configuration                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Signal Splitter                                             ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 5 / 352 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 48 ( 0 % )        ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )        ; 8 / 48 ( 16 % )                ;
; Clock Phase Select                                          ; 0 / 147 ( 0 % )       ; 0 / 147 ( 0 % )      ; 0 / 147 ( 0 % )       ; 26 / 147 ( 17 % )              ;
; PHY Clock Buffer                                            ; 0 / 12 ( 0 % )        ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; LFIFO                                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; IR FIFO USERDES Block                                       ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; PLL DLL Output                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL LVDS Output                                             ; 0 / 12 ( 0 % )        ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )        ; 2 / 12 ( 16 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 6 / 54 ( 11 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
;                                                             ;                       ;                      ;                       ;                                ;
; Connections                                                 ;                       ;                      ;                       ;                                ;
;     -- Input Connections                                    ; 10582                 ; 64                   ; 177                   ; 593                            ;
;     -- Registered Input Connections                         ; 8953                  ; 29                   ; 114                   ; 0                              ;
;     -- Output Connections                                   ; 572                   ; 7                    ; 461                   ; 10376                          ;
;     -- Registered Output Connections                        ; 496                   ; 5                    ; 461                   ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Internal Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Total Connections                                    ; 94294                 ; 581                  ; 1481                  ; 15273                          ;
;     -- Registered Connections                               ; 57225                 ; 355                  ; 1144                  ; 100                            ;
;                                                             ;                       ;                      ;                       ;                                ;
; External Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Top                                                  ; 4                     ; 1                    ; 443                   ; 10706                          ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 39                    ; 31                             ;
;     -- sld_hub:auto_hub                                     ; 443                   ; 39                   ; 4                     ; 152                            ;
;     -- hard_block:auto_generated_inst                       ; 10706                 ; 31                   ; 152                   ; 80                             ;
;                                                             ;                       ;                      ;                       ;                                ;
; Partition Interface                                         ;                       ;                      ;                       ;                                ;
;     -- Input Ports                                          ; 77                    ; 11                   ; 116                   ; 599                            ;
;     -- Output Ports                                         ; 78                    ; 4                    ; 133                   ; 219                            ;
;     -- Bidir Ports                                          ; 42                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Registered Ports                                            ;                       ;                      ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 2                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 81                    ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Port Connectivity                                           ;                       ;                      ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 7                     ; 36                             ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 32                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 92                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 97                    ; 278                            ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 92                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name                                    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; HDMI_TX_INT                             ; T12   ; 3B       ; 15           ; 0            ; 17           ; 6                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; clk_clk                                 ; R20   ; 5B       ; 68           ; 22           ; 43           ; 3226                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk    ; U12   ; 4A       ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk(n) ; V12   ; 4A       ; 38           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ; no        ;
; oct_rzqin                               ; AE11  ; 4A       ; 32           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2-V HSUL   ; Off         ; --                        ; User                 ; no        ;
; reset_reset_n                           ; AB24  ; 5A       ; 68           ; 12           ; 54           ; 155                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[0]    ; AC9   ; 3B       ; 14           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[1]    ; AE10  ; 4A       ; 36           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[2]    ; AD13  ; 4A       ; 34           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[3]    ; AC8   ; 3B       ; 14           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[4]    ; W11   ; 3B       ; 10           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[5]    ; AB10  ; 3B       ; 12           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[6]    ; V10   ; 3B       ; 17           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; sw_pio_external_connection_export[7]    ; AC10  ; 3B       ; 12           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off         ; --                        ; User                 ; no        ;
; uart_0_external_connection_rxd          ; M9    ; 8A       ; 18           ; 61           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+-----------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                                       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Termination                       ; Termination Control Block                                                                                               ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HDMI_TX_CLK                                                ; Y25   ; 5B       ; 68           ; 24           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE                                                 ; Y26   ; 5B       ; 68           ; 24           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]                                               ; V23   ; 5B       ; 68           ; 14           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]                                              ; R23   ; 5B       ; 68           ; 17           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]                                              ; R25   ; 5B       ; 68           ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]                                              ; P22   ; 5B       ; 68           ; 26           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]                                              ; P23   ; 5B       ; 68           ; 17           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]                                              ; N25   ; 5B       ; 68           ; 27           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]                                              ; P26   ; 5B       ; 68           ; 27           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]                                              ; P21   ; 5B       ; 68           ; 26           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]                                              ; R24   ; 5B       ; 68           ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]                                              ; R26   ; 5B       ; 68           ; 24           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]                                              ; AB26  ; 5B       ; 68           ; 22           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]                                               ; AA26  ; 5B       ; 68           ; 22           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]                                              ; AA24  ; 5B       ; 68           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]                                              ; AB25  ; 5B       ; 68           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]                                              ; AC25  ; 5B       ; 68           ; 17           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]                                              ; AD25  ; 5B       ; 68           ; 17           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]                                               ; W25   ; 5B       ; 68           ; 26           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]                                               ; W26   ; 5B       ; 68           ; 26           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]                                               ; V24   ; 5B       ; 68           ; 14           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]                                               ; V25   ; 5B       ; 68           ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]                                               ; U24   ; 5B       ; 68           ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]                                               ; T23   ; 5B       ; 68           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]                                               ; T24   ; 5B       ; 68           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]                                               ; T26   ; 5B       ; 68           ; 24           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS                                                 ; U26   ; 5B       ; 68           ; 27           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS                                                 ; U25   ; 5B       ; 68           ; 27           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL             ; 16mA             ; Off                               ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[0]                      ; F7    ; 8A       ; 14           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[1]                      ; F6    ; 8A       ; 15           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[2]                      ; G6    ; 8A       ; 15           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[3]                      ; G7    ; 8A       ; 14           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[4]                      ; J8    ; 8A       ; 14           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[5]                      ; J7    ; 8A       ; 12           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[6]                      ; K10   ; 8A       ; 12           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led_pio_external_connection_export[7]                      ; K8    ; 8A       ; 14           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; G14   ; 7A       ; 46           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; A7    ; 8A       ; 19           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; U20   ; 5A       ; 68           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; C17   ; 7A       ; 53           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; L12   ; 7A       ; 50           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; AD7   ; 3A       ; 7            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; F22   ; 6A       ; 68           ; 52           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; C23   ; 7A       ; 66           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; J16   ; 7A       ; 66           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; L8    ; 8A       ; 15           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; AC22  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_status_local_cal_success              ; U22   ; 5A       ; 68           ; 12           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_if_lpddr2_emif_0_status_local_init_done                ; W20   ; 5A       ; 68           ; 11           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ca[0]                                           ; AE6   ; 3B       ; 21           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[1]                                           ; AF6   ; 3B       ; 21           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[2]                                           ; AF7   ; 3B       ; 19           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[3]                                           ; AF8   ; 3B       ; 19           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[4]                                           ; U10   ; 3B       ; 19           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[5]                                           ; U11   ; 3B       ; 19           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[6]                                           ; AE9   ; 3B       ; 18           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[7]                                           ; AF9   ; 3B       ; 18           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[8]                                           ; AB12  ; 3B       ; 14           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ca[9]                                           ; AB11  ; 3B       ; 14           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck[0]                                           ; N10   ; 3B       ; 18           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck_n[0]                                         ; P10   ; 3B       ; 18           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cke[0]                                          ; AF14  ; 4A       ; 44           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cs_n[0]                                         ; R11   ; 3B       ; 12           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[0]                                           ; AF11  ; 4A       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[1]                                           ; AE18  ; 4A       ; 46           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[2]                                           ; AE20  ; 4A       ; 53           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[3]                                           ; AE24  ; 4A       ; 61           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart_0_external_connection_txd                             ; L9    ; 8A       ; 18           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block                                                                                               ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I2C_SCL             ; B7    ; 8A       ; 19           ; 61           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                   ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_scl_int (inverted)                                                                                                                                                                                                                                                                                                                                ;
; I2C_SDA             ; G11   ; 7A       ; 38           ; 61           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                   ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_sda                                                                                                                                                                                                                                                                                                                                               ;
; memory_mem_dq[0]    ; AA14  ; 4A       ; 32           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]   ; AC14  ; 4A       ; 40           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]   ; AF13  ; 4A       ; 42           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]   ; AB16  ; 4A       ; 44           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]   ; AA16  ; 4A       ; 44           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]   ; AE14  ; 4A       ; 44           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]   ; AF18  ; 4A       ; 46           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[16]   ; AD16  ; 4A       ; 48           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[17]   ; AD17  ; 4A       ; 48           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[18]   ; AC18  ; 4A       ; 48           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[19]   ; AF19  ; 4A       ; 50           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[1]    ; Y14   ; 4A       ; 32           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[20]   ; AC17  ; 4A       ; 51           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[21]   ; AB17  ; 4A       ; 51           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[22]   ; AF21  ; 4A       ; 51           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[23]   ; AE21  ; 4A       ; 53           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[24]   ; AE15  ; 4A       ; 55           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[25]   ; AE16  ; 4A       ; 55           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[26]   ; AC20  ; 4A       ; 55           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[27]   ; AD21  ; 4A       ; 57           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[28]   ; AF16  ; 4A       ; 59           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[29]   ; AF17  ; 4A       ; 59           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[2]    ; AD11  ; 4A       ; 32           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[30]   ; AD23  ; 4A       ; 59           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[31]   ; AF23  ; 4A       ; 61           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[3]    ; AD12  ; 4A       ; 34           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]    ; Y13   ; 4A       ; 36           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]    ; W12   ; 4A       ; 36           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]    ; AD10  ; 4A       ; 36           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]    ; AF12  ; 4A       ; 38           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]    ; AC15  ; 4A       ; 40           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]    ; AB15  ; 4A       ; 40           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]   ; V13   ; 4A       ; 34           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]   ; U14   ; 4A       ; 42           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[2]   ; V15   ; 4A       ; 50           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[3]   ; W16   ; 4A       ; 57           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0] ; W13   ; 4A       ; 34           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1] ; V14   ; 4A       ; 42           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[2] ; W15   ; 4A       ; 50           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[3] ; W17   ; 4A       ; 57           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 1 / 16 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 20 / 32 ( 63 % ) ; 1.2V          ; --           ; 2.5V          ;
; 4A       ; 50 / 80 ( 63 % ) ; 1.2V          ; 0.6V         ; 2.5V          ;
; 5A       ; 5 / 16 ( 31 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 29 / 32 ( 91 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6A       ; 1 / 48 ( 2 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 6 / 80 ( 8 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 13 / 32 ( 41 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                                  ;
+----------+------------+----------+------------------------------------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                             ; Dir.   ; I/O Standard            ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 396        ; 9A       ; ^MSEL2                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; DNU                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; DNU                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 344        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 392        ; 9A       ; ^CONF_DONE                                                 ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 348        ; 8A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A8       ; 308        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 310        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A11      ; 322        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 332        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 330        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 300        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; A16      ; 294        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 292        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 290        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 288        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A21      ; 274        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 270        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 268        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 269        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 14         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 15         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA6      ; 45         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA7      ; 47         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCPGM                                                     ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B       ; VCCIO3B                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ; 3B, 4A   ; VCCPD3B4A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA13     ;            ; 3B, 4A   ; VCCPD3B4A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA14     ; 87         ; 4A       ; memory_mem_dq[0]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA16     ; 113        ; 4A       ; memory_mem_dq[13]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 3B, 4A   ; VCCPD3B4A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ; 3B, 4A   ; VCCPD3B4A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA21     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ; 170        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA23     ; 172        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 187        ; 5B       ; HDMI_TX_D[20]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 201        ; 5B       ; HDMI_TX_D[1]                                               ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ; 21         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 20         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 33         ; 3A       ; ^AS_DATA2, DATA2                                           ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB6      ; 43         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 3A       ; VCCPD3A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 61         ; 3B       ; sw_pio_external_connection_export[5]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ; 63         ; 3B       ; memory_mem_ca[9]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 65         ; 3B       ; memory_mem_ca[8]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 105        ; 4A       ; memory_mem_dq[9]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ; 111        ; 4A       ; memory_mem_dq[12]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB17     ; 129        ; 4A       ; memory_mem_dq[21]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB19     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ;            ; 3B, 4A   ; VCCPD3B4A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB22     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ;            ; 5A       ; VCCIO5A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB24     ; 176        ; 5A       ; reset_reset_n                                              ; input  ; 2.5 V                   ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB25     ; 189        ; 5B       ; HDMI_TX_D[21]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 199        ; 5B       ; HDMI_TX_D[19]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 18         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 19         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ; 3A       ; VCCIO3A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC7      ;            ; 3A       ; VREFB3AN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC8      ; 62         ; 3B       ; sw_pio_external_connection_export[3]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC9      ; 64         ; 3B       ; sw_pio_external_connection_export[0]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ; 59         ; 3B       ; sw_pio_external_connection_export[7]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC11     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B       ; VREFB3BN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC13     ; 102        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 104        ; 4A       ; memory_mem_dq[10]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ; 103        ; 4A       ; memory_mem_dq[8]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC16     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AC17     ; 127        ; 4A       ; memory_mem_dq[20]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC18     ; 120        ; 4A       ; memory_mem_dq[18]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 136        ; 4A       ; memory_mem_dq[26]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC22     ; 166        ; 5A       ; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; output ; 2.5 V                   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC23     ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ; 193        ; 5B       ; HDMI_TX_D[22]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 25         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 24         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD5      ; 35         ; 3A       ; ^AS_DATA1, DATA1                                           ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD6      ; 51         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD7      ; 53         ; 3A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD8      ; 73         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ;            ; 3B       ; VCCIO3B                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD10     ; 96         ; 4A       ; memory_mem_dq[6]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 88         ; 4A       ; memory_mem_dq[2]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 91         ; 4A       ; memory_mem_dq[3]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ; 93         ; 4A       ; sw_pio_external_connection_export[2]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD14     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 4A       ; VREFB4AN0                                                  ; power  ;                         ; 0.6V                ; --           ;                 ; --       ; --           ;
; AD16     ; 119        ; 4A       ; memory_mem_dq[16]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD17     ; 121        ; 4A       ; memory_mem_dq[17]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD20     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 139        ; 4A       ; memory_mem_dq[27]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD23     ; 144        ; 4A       ; memory_mem_dq[30]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD25     ; 191        ; 5B       ; HDMI_TX_D[23]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 22         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 23         ; B0L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 85         ; 3B       ; memory_mem_ca[0]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE8      ; 71         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 77         ; 3B       ; memory_mem_ca[6]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ; 94         ; 4A       ; sw_pio_external_connection_export[1]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE11     ; 86         ; 4A       ; oct_rzqin                                                  ; input  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE13     ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 112        ; 4A       ; memory_mem_dq[14]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ; 135        ; 4A       ; memory_mem_dq[24]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ; 137        ; 4A       ; memory_mem_dq[25]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE18     ; 117        ; 4A       ; memory_mem_dm[1]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 133        ; 4A       ; memory_mem_dm[2]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ; 131        ; 4A       ; memory_mem_dq[23]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE22     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE23     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 149        ; 4A       ; memory_mem_dm[3]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF2      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF5      ; 37         ; 3A       ; ^AS_DATA0, ASDO, DATA0                                     ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AF6      ; 83         ; 3B       ; memory_mem_ca[1]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 80         ; 3B       ; memory_mem_ca[2]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 78         ; 3B       ; memory_mem_ca[3]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 75         ; 3B       ; memory_mem_ca[7]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF11     ; 101        ; 4A       ; memory_mem_dm[0]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ; 99         ; 4A       ; memory_mem_dq[7]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF13     ; 107        ; 4A       ; memory_mem_dq[11]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 110        ; 4A       ; memory_mem_cke[0]                                          ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AF16     ; 143        ; 4A       ; memory_mem_dq[28]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ; 145        ; 4A       ; memory_mem_dq[29]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 115        ; 4A       ; memory_mem_dq[15]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 123        ; 4A       ; memory_mem_dq[19]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF21     ; 128        ; 4A       ; memory_mem_dq[22]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 147        ; 4A       ; memory_mem_dq[31]                                          ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; RREF                                                       ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 394        ; 9A       ; ^nSTATUS                                                   ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 346        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 350        ; 8A       ; I2C_SCL                                                    ; bidir  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B9       ; 314        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ; 320        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 328        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 302        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 304        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ; 7A       ; VREFB7AN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 298        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 282        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 278        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 276        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 272        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B24      ; 267        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ; 247        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; B26      ; 249        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C6       ;            ; 8A       ; VCCIO8A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C7       ; 358        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ;            ; 8A       ; VREFB8AN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 312        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 318        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 338        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 336        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 306        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C17      ; 296        ; 7A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C18      ; 286        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 284        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 280        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 266        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 264        ; 7A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C24      ;            ;          ; DNU                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C25      ; 253        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C26      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 395        ; 9A       ; ^nCE                                                       ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 352        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 356        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 372        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A       ; VCCIO8A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ; 316        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 340        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 342        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 341        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D15      ; 309        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 317        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 293        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 291        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ; 277        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 275        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 255        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D23      ; 262        ; 7A       ; ^GND                                                       ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D25      ; 251        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D26      ; 227        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 354        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E8       ;            ; --       ; VCCBAT                                                     ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; E9       ; 374        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 324        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 326        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E13      ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 325        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 315        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E18      ; 299        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 285        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 283        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 259        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E22      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E23      ; 257        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E24      ; 231        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E25      ; 233        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 229        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 398        ; 9A       ; ^nCONFIG                                                   ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 360        ; 8A       ; led_pio_external_connection_export[1]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ; 366        ; 8A       ; led_pio_external_connection_export[0]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                                                     ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ;            ; 7A, 8A   ; VCCPD7A8A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F11      ;            ; 7A, 8A   ; VCCPD7A8A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ; 7A, 8A   ; VCCPD7A8A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; DNU                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F15      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 323        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ; 7A, 8A   ; VCCPD7A8A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F18      ; 301        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ; 7A, 8A   ; VCCPD7A8A                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F21      ; 260        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F22      ; 261        ; 6A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; output ; 2.5 V                   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F23      ; 243        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F24      ; 235        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F26      ; 219        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 362        ; 8A       ; led_pio_external_connection_export[2]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G7       ; 364        ; 8A       ; led_pio_external_connection_export[3]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ;            ; 8A       ; VCCIO8A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 357        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 329        ; 7A       ; I2C_SDA                                                    ; bidir  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 331        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G14      ; 313        ; 7A       ; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G15      ; 311        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 279        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 281        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G19      ;            ; --       ; VCC_AUX                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 258        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G21      ;            ; --       ; VCCA_FPLL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 245        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G23      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G24      ; 237        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G25      ; 223        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 221        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 400        ; 9A       ; ^GND                                                       ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 368        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 347        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 349        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 355        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ;            ; 7A       ; VCCIO7A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; H12      ; 327        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 297        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 295        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 263        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 273        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 271        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 250        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 252        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H21      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 242        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H23      ; 239        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H24      ; 241        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 225        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCL_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 399        ; 9A       ; ^MSEL4                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA_FPLL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J7       ; 370        ; 8A       ; led_pio_external_connection_export[5]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 365        ; 8A       ; led_pio_external_connection_export[4]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 369        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ; 289        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ; 287        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J15      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J16      ; 265        ; 7A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J17      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J19      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J20      ; 254        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 256        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J22      ;            ; 6A       ; VCCPD6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J23      ; 244        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J25      ; 215        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 217        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ; 2          ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 3          ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K5       ; 397        ; 9A       ; ^MSEL3                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 373        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K7       ;            ; 8A       ; VCCIO8A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 363        ; 8A       ; led_pio_external_connection_export[7]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ; 361        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 367        ; 8A       ; led_pio_external_connection_export[6]                      ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K11      ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K14      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K21      ; 248        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K23      ; 236        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ; 234        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K25      ; 230        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 232        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXBL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 393        ; 9A       ; ^MSEL1                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 371        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 359        ; 8A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; L9       ; 353        ; 8A       ; uart_0_external_connection_txd                             ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 337        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 303        ; 7A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; output ; 2.5 V                   ;                     ; Column I/O   ; N               ; no       ; Off          ;
; L13      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L15      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 6A       ; VCCPD6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ; 246        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L23      ; 238        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 240        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L26      ;            ; 6A       ; VREFB6AN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 5          ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 4          ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                                                         ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 391        ; 9A       ; ^MSEL0                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M9       ; 351        ; 8A       ; uart_0_external_connection_rxd                             ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ; 345        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M11      ; 335        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 321        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M21      ; 216        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 224        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ;            ; 6A       ; VCCIO6A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ; 220        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M25      ; 226        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 228        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N7       ; 1          ; B1L      ; GND                                                        ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; N8       ; 36         ; 3A       ; ^DCLK                                                      ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; N9       ; 343        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ; 76         ; 3B       ; memory_mem_ck[0]                                           ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N11      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N12      ; 319        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N20      ; 214        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ; 5B       ; VCCPD5B                                                    ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; N23      ; 222        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 218        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 210        ; 5B       ; HDMI_TX_D[14]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ; 5B       ; VCCIO5B                                                    ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; P1       ; 6          ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 7          ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 0          ; B1L      ; GND                                                        ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 74         ; 3B       ; memory_mem_ck_n[0]                                         ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P11      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; P12      ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P20      ; 200        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P21      ; 206        ; 5B       ; HDMI_TX_D[16]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P22      ; 208        ; 5B       ; HDMI_TX_D[12]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P23      ; 192        ; 5B       ; HDMI_TX_D[13]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P24      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P25      ;            ; 5B       ; VREFB5BN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 212        ; 5B       ; HDMI_TX_D[15]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCH_GXBL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ; 30         ; 3A       ; altera_reserved_tms                                        ; input  ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; R7       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 50         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R9       ; 48         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 46         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 60         ; 3B       ; memory_mem_cs_n[0]                                         ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R20      ; 198        ; 5B       ; clk_clk                                                    ; input  ; 2.5 V                   ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R21      ;            ; 5B       ; VCCPD5B                                                    ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; R22      ;            ; 5B       ; VCCIO5B                                                    ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; R23      ; 190        ; 5B       ; HDMI_TX_D[10]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R24      ; 194        ; 5B       ; HDMI_TX_D[17]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R25      ; 196        ; 5B       ; HDMI_TX_D[11]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R26      ; 204        ; 5B       ; HDMI_TX_D[18]                                              ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T1       ; 9          ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 8          ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCH_GXBL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T6       ; 34         ; 3A       ; altera_reserved_tdi                                        ; input  ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; T7       ; 38         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 40         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 56         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 58         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 66         ; 3B       ; HDMI_TX_INT                                                ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 68         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T17      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T18      ;            ; --       ; VCC                                                        ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T19      ; 179        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T23      ; 186        ; 5B       ; HDMI_TX_D[7]                                               ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T24      ; 188        ; 5B       ; HDMI_TX_D[8]                                               ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T25      ;            ; 5B       ; VCCIO5B                                                    ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; T26      ; 202        ; 5B       ; HDMI_TX_D[9]                                               ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ; --       ; VCCL_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                                                  ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ; 31         ; 3A       ; ^AS_DATA3, DATA3                                           ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U7       ; 39         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ;            ; 3B       ; VCCIO3B                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U9       ; 54         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 81         ; 3B       ; memory_mem_ca[4]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 79         ; 3B       ; memory_mem_ca[5]                                           ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 100        ; 4A       ; mem_if_lpddr2_emif_0_pll_ref_clk_clk                       ; input  ; LVDS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U14      ; 108        ; 4A       ; memory_mem_dqs[1]                                          ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U19      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ; 181        ; 5A       ; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; output ; 2.5 V                   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U21      ;            ; 5A       ; VCCPD5A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; U22      ; 177        ; 5A       ; mem_if_lpddr2_emif_0_status_local_cal_success              ; output ; 2.5 V                   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U23      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U24      ; 195        ; 5B       ; HDMI_TX_D[6]                                               ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U25      ; 211        ; 5B       ; HDMI_TX_VS                                                 ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U26      ; 213        ; 5B       ; HDMI_TX_HS                                                 ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V1       ; 13         ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 12         ; B1L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 26         ; B0L      ; GND                                                        ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; V7       ; 28         ; 3A       ; altera_reserved_tdo                                        ; output ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; V8       ; 41         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V9       ; 70         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 72         ; 3B       ; sw_pio_external_connection_export[6]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ;            ; 3B       ; VCCIO3B                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; V12      ; 98         ; 4A       ; mem_if_lpddr2_emif_0_pll_ref_clk_clk(n)                    ; input  ; LVDS                    ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V13      ; 92         ; 4A       ; memory_mem_dqs[0]                                          ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 106        ; 4A       ; memory_mem_dqs_n[1]                                        ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V15      ; 124        ; 4A       ; memory_mem_dqs[2]                                          ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V16      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ; 5A       ; VCCIO5A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; V22      ; 175        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V23      ; 183        ; 5B       ; HDMI_TX_D[0]                                               ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ; 185        ; 5B       ; HDMI_TX_D[4]                                               ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V25      ; 197        ; 5B       ; HDMI_TX_D[5]                                               ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 10         ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 11         ; B1L      ; GXB_NC                                                     ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W6       ; 27         ; B0L      ; GND                                                        ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCCA_FPLL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 42         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 69         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 57         ; 3B       ; sw_pio_external_connection_export[4]                       ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 97         ; 4A       ; memory_mem_dq[5]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ; 90         ; 4A       ; memory_mem_dqs_n[0]                                        ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W14      ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; W15      ; 122        ; 4A       ; memory_mem_dqs_n[2]                                        ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 140        ; 4A       ; memory_mem_dqs[3]                                          ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 138        ; 4A       ; memory_mem_dqs_n[3]                                        ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W20      ; 171        ; 5A       ; mem_if_lpddr2_emif_0_status_local_init_done                ; output ; 2.5 V                   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W21      ; 173        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ;            ; --       ; VCCPGM                                                     ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; W23      ;            ; 5A       ; VREFB5AN0                                                  ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ; 5B       ; VCCIO5B                                                    ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; W25      ; 207        ; 5B       ; HDMI_TX_D[2]                                               ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 209        ; 5B       ; HDMI_TX_D[3]                                               ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ; 17         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 16         ; B0L      ; GND                                                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y5       ; 32         ; 3A       ; altera_reserved_tck                                        ; input  ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; Y6       ; 29         ; 3A       ; ^nCSO, DATA4                                               ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y7       ;            ; 3A       ; VCCIO3A                                                    ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y8       ; 49         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 44         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 67         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 55         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 95         ; 4A       ; memory_mem_dq[4]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ; 89         ; 4A       ; memory_mem_dq[1]                                           ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ;            ; 4A       ; VCCIO4A                                                    ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y18      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ;            ; --       ; VCCA_FPLL                                                  ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                                                        ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y23      ; 178        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 180        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                            ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ; 203        ; 5B       ; HDMI_TX_CLK                                                ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y26      ; 205        ; 5B       ; HDMI_TX_DE                                                 ; output ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                        ; Location      ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+----------------------------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; DLL_X68_Y3_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+----------------------------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                                                                                           ; Removed Component                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Output Counters                                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll2~PLL_OUTPUT_COUNTER                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                                                                                   ;
;  nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1~PLL_OUTPUT_COUNTER                                                                                                                                                                                                                                                       ;
;  nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll6~PLL_OUTPUT_COUNTER                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll6_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                                                                                   ;
; Clock enable blocks                                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_phy_clk~CLKENA0                                                                                                                                                                                                                                                       ;
;  nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk~CLKENA0                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                           ;
;  nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk~CLKENA0                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_phy_clk~CLKENA0                                                                                                                                                                                                                                                       ;
; PHY Clock Buffers                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf ;                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_adc_ca_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf                           ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf                           ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf                           ;
;   --                                                                                                                                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                                           ;
+------------------------------------------------------------+--------------------------------------+
; Pin Name                                                   ; Reason                               ;
+------------------------------------------------------------+--------------------------------------+
; led_pio_external_connection_export[0]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[1]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[2]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[3]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[4]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[5]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[6]                      ; Incomplete set of assignments        ;
; led_pio_external_connection_export[7]                      ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_status_local_cal_success              ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; Incomplete set of assignments        ;
; memory_mem_dm[0]                                           ; Missing drive strength and slew rate ;
; memory_mem_dm[1]                                           ; Missing drive strength and slew rate ;
; memory_mem_dm[2]                                           ; Missing drive strength and slew rate ;
; memory_mem_dm[3]                                           ; Missing drive strength and slew rate ;
; mem_if_lpddr2_emif_0_status_local_init_done                ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; Incomplete set of assignments        ;
; HDMI_TX_CLK                                                ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]                                               ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]                                               ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]                                               ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]                                               ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]                                               ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]                                               ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]                                              ; Missing drive strength and slew rate ;
; HDMI_TX_DE                                                 ; Missing drive strength and slew rate ;
; HDMI_TX_HS                                                 ; Missing drive strength and slew rate ;
; HDMI_TX_VS                                                 ; Missing drive strength and slew rate ;
; uart_0_external_connection_txd                             ; Incomplete set of assignments        ;
; HDMI_TX_D[0]                                               ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]                                               ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]                                               ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]                                               ; Missing drive strength and slew rate ;
; I2C_SCL                                                    ; Missing drive strength and slew rate ;
; I2C_SDA                                                    ; Missing drive strength and slew rate ;
; clk_clk                                                    ; Incomplete set of assignments        ;
; reset_reset_n                                              ; Incomplete set of assignments        ;
; uart_0_external_connection_rxd                             ; Incomplete set of assignments        ;
; mem_if_lpddr2_emif_0_status_local_cal_success              ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_status_local_init_done                ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; Missing location assignment          ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; Missing location assignment          ;
+------------------------------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                        ;                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL                    ;                            ;
;     -- PLL Type                                                                                                                                                        ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                    ; FRACTIONALPLL_X68_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                                         ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                                                   ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                         ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                                                                                       ; 125.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                                                                      ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                               ; 600.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                              ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                                               ; 125.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                                               ; 333.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                      ; On                         ;
;     -- PLL Fractional Division                                                                                                                                         ; N/A                        ;
;     -- M Counter                                                                                                                                                       ; 48                         ;
;     -- N Counter                                                                                                                                                       ; 10                         ;
;     -- PLL Refclk Select                                                                                                                                               ;                            ;
;             -- PLL Refclk Select Location                                                                                                                              ; PLLREFCLKSELECT_X68_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                      ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                      ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                         ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                        ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                      ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                       ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                        ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                         ; N/A                        ;
;             -- CLKIN(1) source                                                                                                                                         ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                         ; clk_clk~input              ;
;             -- CLKIN(3) source                                                                                                                                         ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                              ;                            ;
;         -- nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll3~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                                                                                                  ; 300.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                   ; PLLOUTPUTCOUNTER_X68_Y1_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                  ; Off                        ;
;             -- Duty Cycle                                                                                                                                              ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                             ; 270.000000 degrees         ;
;             -- C Counter                                                                                                                                               ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                                                   ; 4                          ;
;             -- C Counter PRST                                                                                                                                          ; 2                          ;
;         -- nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll4~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                                                                                                  ; 300.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                   ; PLLOUTPUTCOUNTER_X68_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                  ; Off                        ;
;             -- Duty Cycle                                                                                                                                              ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                             ; 247.500000 degrees         ;
;             -- C Counter                                                                                                                                               ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                                                   ; 3                          ;
;             -- C Counter PRST                                                                                                                                          ; 2                          ;
;         -- nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll7~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                                                                                                  ; 25.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                   ; PLLOUTPUTCOUNTER_X68_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                  ; Off                        ;
;             -- Duty Cycle                                                                                                                                              ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                             ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                               ; 24                         ;
;             -- C Counter PH Mux PRST                                                                                                                                   ; 0                          ;
;             -- C Counter PRST                                                                                                                                          ; 1                          ;
;         -- nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                                  ; 150.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                   ; PLLOUTPUTCOUNTER_X68_Y3_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                  ; Off                        ;
;             -- Duty Cycle                                                                                                                                              ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                             ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                               ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                                                   ; 0                          ;
;             -- C Counter PRST                                                                                                                                          ; 1                          ;
;         -- nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll2~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                                                                                                  ; 300.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                   ; PLLOUTPUTCOUNTER_X68_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                  ; Off                        ;
;             -- Duty Cycle                                                                                                                                              ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                             ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                               ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                                                   ; 0                          ;
;             -- C Counter PRST                                                                                                                                          ; 1                          ;
;         -- nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll6~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                                                                                                  ; 75.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                   ; PLLOUTPUTCOUNTER_X68_Y6_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                  ; Off                        ;
;             -- Duty Cycle                                                                                                                                              ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                             ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                               ; 8                          ;
;             -- C Counter PH Mux PRST                                                                                                                                   ; 0                          ;
;             -- C Counter PRST                                                                                                                                          ; 1                          ;
;                                                                                                                                                                        ;                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                                             ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+
; |TOP                                                                                                                                                ; 6306.0 (1.3)         ; 7307.5 (1.4)                     ; 1069.5 (0.1)                                      ; 68.0 (0.0)                       ; 150.0 (0.0)          ; 9258 (4)            ; 9025 (0)                  ; 200 (200)     ; 2982176           ; 389   ; 8          ; 125  ; 0            ; |TOP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; TOP                                                                     ; work            ;
;    |COUNTER_GEN_1:CLK_DIVIDER|                                                                                                                      ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|COUNTER_GEN_1:CLK_DIVIDER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; COUNTER_GEN_1                                                           ; work            ;
;    |COUNTER_GEN_1:CNT_ADDR|                                                                                                                         ; 9.5 (9.5)            ; 10.0 (10.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|COUNTER_GEN_1:CNT_ADDR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; COUNTER_GEN_1                                                           ; work            ;
;    |COUNTER_GEN_1:CNT_WRITE_ADDR|                                                                                                                   ; 9.5 (9.5)            ; 9.7 (9.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|COUNTER_GEN_1:CNT_WRITE_ADDR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; COUNTER_GEN_1                                                           ; work            ;
;    |FSM_RECIVE:FSM_RECIVE|                                                                                                                          ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|FSM_RECIVE:FSM_RECIVE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FSM_RECIVE                                                              ; work            ;
;    |RAM_0:RAM_0|                                                                                                                                    ; 126.8 (0.0)          ; 127.1 (0.0)                      ; 2.9 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 161 (0)             ; 6 (0)                     ; 0 (0)         ; 2457600           ; 300   ; 0          ; 0    ; 0            ; |TOP|RAM_0:RAM_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; RAM_0                                                                   ; work            ;
;       |altsyncram:altsyncram_component|                                                                                                             ; 126.8 (0.0)          ; 127.1 (0.0)                      ; 2.9 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 161 (0)             ; 6 (0)                     ; 0 (0)         ; 2457600           ; 300   ; 0          ; 0    ; 0            ; |TOP|RAM_0:RAM_0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                                              ; work            ;
;          |altsyncram_q5v3:auto_generated|                                                                                                           ; 126.8 (2.1)          ; 127.1 (2.5)                      ; 2.9 (0.5)                                         ; 2.6 (0.1)                        ; 0.0 (0.0)            ; 161 (0)             ; 6 (6)                     ; 0 (0)         ; 2457600           ; 300   ; 0          ; 0    ; 0            ; |TOP|RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_q5v3                                                         ; work            ;
;             |decode_3na:wren_decode_a|                                                                                                              ; 21.3 (21.3)          ; 21.3 (21.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a                                                                                                                                                                                                                                                                                                                                                                                                          ; decode_3na                                                              ; work            ;
;             |decode_s2a:rden_decode_b|                                                                                                              ; 21.0 (21.0)          ; 23.7 (23.7)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b                                                                                                                                                                                                                                                                                                                                                                                                          ; decode_s2a                                                              ; work            ;
;             |mux_jhb:mux3|                                                                                                                          ; 82.2 (82.2)          ; 79.7 (79.7)                      ; 0.0 (0.0)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 80 (80)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|mux_jhb:mux3                                                                                                                                                                                                                                                                                                                                                                                                                      ; mux_jhb                                                                 ; work            ;
;    |VGA_DRIVER:VGA_DRIVER|                                                                                                                          ; 48.3 (35.3)          ; 53.4 (36.6)                      ; 6.5 (2.7)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 77 (57)             ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|VGA_DRIVER:VGA_DRIVER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; VGA_DRIVER                                                              ; work            ;
;       |COUNTER_GEN_1:HSYNC_CLOCK|                                                                                                                   ; 6.8 (6.8)            ; 9.2 (9.2)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:HSYNC_CLOCK                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; COUNTER_GEN_1                                                           ; work            ;
;       |COUNTER_GEN_1:VSYNC_CLOCK|                                                                                                                   ; 6.2 (6.2)            ; 7.7 (7.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; COUNTER_GEN_1                                                           ; work            ;
;    |nios2_system_v0:NIOS_2|                                                                                                                         ; 5758.7 (0.0)         ; 6725.5 (0.0)                     ; 1030.7 (0.0)                                      ; 64.0 (0.0)                       ; 150.0 (0.0)          ; 8415 (0)            ; 8620 (0)                  ; 0 (0)         ; 524576            ; 89    ; 8          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; nios2_system_v0                                                         ; nios2_system_v0 ;
;       |Convolution:convolution_0|                                                                                                                   ; 19.5 (4.3)           ; 56.9 (3.9)                       ; 38.6 (0.0)                                        ; 1.1 (0.4)                        ; 0.0 (0.0)            ; 39 (13)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 5          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Convolution                                                             ; nios2_system_v0 ;
;          |ADDER_TREE:ADDER_TREE|                                                                                                                    ; 8.7 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE                                                                                                                                                                                                                                                                                                                                                                                                                                       ; ADDER_TREE                                                              ; work            ;
;             |Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3                                                                                                                                                                                                                                                                                                                                                                    ; Adder3                                                                  ; work            ;
;             |Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:1:Adder3|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:1:Adder3                                                                                                                                                                                                                                                                                                                                                                    ; Adder3                                                                  ; work            ;
;             |Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3                                                                                                                                                                                                                                                                                                                                                                    ; Adder3                                                                  ; work            ;
;             |Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:3:Adder3|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:3:Adder3                                                                                                                                                                                                                                                                                                                                                                    ; Adder3                                                                  ; work            ;
;             |Adder3:\ADDER_TREE:2:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3|                                                                       ; 8.7 (8.7)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:2:Middle_Collums:ADDER_TREE_ROW_MID:0:Adder3                                                                                                                                                                                                                                                                                                                                                                       ; Adder3                                                                  ; work            ;
;          |MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY                                                                                                                                                                                                                                                                                                                                                                                                                           ; MULTIPLYER_ARRAY                                                        ; work            ;
;             |Multi:\MULTIPLYER_ARRAY:8:Multiplyer|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer                                                                                                                                                                                                                                                                                                                                                                                      ; Multi                                                                   ; work            ;
;                |lpm_mult:lpm_mult_component|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                                                ; work            ;
;                   |mult_bum:auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated                                                                                                                                                                                                                                                                                                                                  ; mult_bum                                                                ; work            ;
;          |Register_ARRAY:Register_ARRAY|                                                                                                            ; 6.4 (0.0)            ; 45.0 (0.0)                       ; 38.7 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY                                                                                                                                                                                                                                                                                                                                                                                                                               ; Register_ARRAY                                                          ; work            ;
;             |FSM_REG_CONT:FSM_REG_CONT|                                                                                                             ; 4.4 (4.4)            ; 5.0 (5.0)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|FSM_REG_CONT:FSM_REG_CONT                                                                                                                                                                                                                                                                                                                                                                                                     ; FSM_REG_CONT                                                            ; work            ;
;             |SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|                                                                                                ; 2.0 (0.0)            ; 32.0 (0.0)                       ; 30.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel                                                                                                                                                                                                                                                                                                                                                                                        ; SHIFT_REG_ARRAY                                                         ; work            ;
;                |REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|                                                                                      ; 2.0 (2.0)            ; 4.0 (4.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN                                                                                                                                                                                                                                                                                                                                          ; REG_GEN                                                                 ; work            ;
;                |REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|                                                                                     ; 0.0 (0.0)            ; 4.2 (4.2)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN                                                                                                                                                                                                                                                                                                                                         ; REG_GEN                                                                 ; work            ;
;                |REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN|                                                                                     ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:2:inner_layers:REG_IN                                                                                                                                                                                                                                                                                                                                         ; REG_GEN                                                                 ; work            ;
;                |REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN|                                                                                     ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:3:inner_layers:REG_IN                                                                                                                                                                                                                                                                                                                                         ; REG_GEN                                                                 ; work            ;
;                |REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN|                                                                                     ; 0.0 (0.0)            ; 4.2 (4.2)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:4:inner_layers:REG_IN                                                                                                                                                                                                                                                                                                                                         ; REG_GEN                                                                 ; work            ;
;                |REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN|                                                                                     ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:5:inner_layers:REG_IN                                                                                                                                                                                                                                                                                                                                         ; REG_GEN                                                                 ; work            ;
;                |REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN|                                                                                     ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:6:inner_layers:REG_IN                                                                                                                                                                                                                                                                                                                                         ; REG_GEN                                                                 ; work            ;
;                |REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN|                                                                                     ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Kernel|REG_GEN:\SHIFT_REG_ARRAY:7:inner_layers:REG_IN                                                                                                                                                                                                                                                                                                                                         ; REG_GEN                                                                 ; work            ;
;             |SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|                                                                                                ; 0.0 (0.0)            ; 8.0 (0.0)                        ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3                                                                                                                                                                                                                                                                                                                                                                                        ; SHIFT_REG_ARRAY                                                         ; work            ;
;                |REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN|                                                                                      ; 0.0 (0.0)            ; 4.2 (4.2)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:0:input_layer:REG_IN                                                                                                                                                                                                                                                                                                                                          ; REG_GEN                                                                 ; work            ;
;                |REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN|                                                                                     ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|SHIFT_REG_ARRAY:SHIFT_REG_ARRAY_Line_3|REG_GEN:\SHIFT_REG_ARRAY:1:inner_layers:REG_IN                                                                                                                                                                                                                                                                                                                                         ; REG_GEN                                                                 ; work            ;
;       |nios2_system_v0_Data_out:data_out|                                                                                                           ; 3.7 (3.7)            ; 7.7 (7.7)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:data_out                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_v0_Data_out                                                ; nios2_system_v0 ;
;       |nios2_system_v0_Data_out:led_pio|                                                                                                            ; 3.4 (3.4)            ; 8.2 (8.2)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; nios2_system_v0_Data_out                                                ; nios2_system_v0 ;
;       |nios2_system_v0_Reset_cnt:reset_cnt|                                                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_Reset_cnt:reset_cnt                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_Reset_cnt                                               ; nios2_system_v0 ;
;       |nios2_system_v0_Reset_cnt:start_bit|                                                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_Reset_cnt:start_bit                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_Reset_cnt                                               ; nios2_system_v0 ;
;       |nios2_system_v0_Reset_cnt:write_en|                                                                                                          ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_Reset_cnt:write_en                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; nios2_system_v0_Reset_cnt                                               ; nios2_system_v0 ;
;       |nios2_system_v0_cpu:cpu|                                                                                                                     ; 920.7 (0.9)          ; 1058.3 (1.2)                     ; 156.3 (0.3)                                       ; 18.7 (0.0)                       ; 0.0 (0.0)            ; 1268 (0)            ; 1484 (4)                  ; 0 (0)         ; 28288             ; 6     ; 3          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; nios2_system_v0_cpu                                                     ; nios2_system_v0 ;
;          |nios2_system_v0_cpu_cpu:cpu|                                                                                                              ; 919.8 (773.5)        ; 1057.2 (884.8)                   ; 156.1 (127.7)                                     ; 18.7 (16.3)                      ; 0.0 (0.0)            ; 1268 (1076)         ; 1480 (1191)               ; 0 (0)         ; 28288             ; 6     ; 3          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_cpu_cpu                                                 ; nios2_system_v0 ;
;             |nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data                                                                                                                                                                                                                                                                                                                                                            ; nios2_system_v0_cpu_cpu_ic_data_module                                  ; nios2_system_v0 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                                              ; work            ;
;                   |altsyncram_ekj1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated                                                                                                                                                                                                                                                                                                   ; altsyncram_ekj1                                                         ; work            ;
;             |nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                              ; nios2_system_v0_cpu_cpu_ic_tag_module                                   ; nios2_system_v0 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                                              ; work            ;
;                   |altsyncram_rdj1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated                                                                                                                                                                                                                                                                                                     ; altsyncram_rdj1                                                         ; work            ;
;             |nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                           ; nios2_system_v0_cpu_cpu_mult_cell                                       ; nios2_system_v0 ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                                                                                        ; altera_mult_add                                                         ; work            ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                                                                    ; altera_mult_add_37p2                                                    ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                           ; altera_mult_add_rtl                                                     ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                  ; ama_multiplier_function                                                 ; work            ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                                                                                        ; altera_mult_add                                                         ; work            ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                                                                    ; altera_mult_add_37p2                                                    ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                           ; altera_mult_add_rtl                                                     ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                  ; ama_multiplier_function                                                 ; work            ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                                                                                        ; altera_mult_add                                                         ; work            ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                                                                    ; altera_mult_add_37p2                                                    ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                           ; altera_mult_add_rtl                                                     ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                  ; ama_multiplier_function                                                 ; work            ;
;             |nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|                                                               ; 146.3 (29.8)         ; 172.3 (32.0)                     ; 28.4 (2.3)                                        ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 192 (8)             ; 289 (84)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                           ; nios2_system_v0_cpu_cpu_nios2_oci                                       ; nios2_system_v0 ;
;                |nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|                                        ; 41.2 (0.0)           ; 57.5 (0.0)                       ; 17.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                               ; nios2_system_v0_cpu_cpu_debug_slave_wrapper                             ; nios2_system_v0 ;
;                   |nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|                                       ; 8.1 (7.3)            ; 18.4 (17.2)                      ; 10.3 (9.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk                                                                                                                                                                     ; nios2_system_v0_cpu_cpu_debug_slave_sysclk                              ; nios2_system_v0 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                         ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                ; altera_std_synchronizer                                                 ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                ; altera_std_synchronizer                                                 ; work            ;
;                   |nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|                                             ; 31.5 (31.2)          ; 37.7 (36.3)                      ; 7.2 (6.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck                                                                                                                                                                           ; nios2_system_v0_cpu_cpu_debug_slave_tck                                 ; nios2_system_v0 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                         ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                      ; altera_std_synchronizer                                                 ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                         ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                      ; altera_std_synchronizer                                                 ; work            ;
;                   |sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy|                                                                  ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy                                                                                                                                                                                                ; sld_virtual_jtag_basic                                                  ; work            ;
;                |nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg|                                              ; 5.1 (5.1)            ; 6.1 (6.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                     ; nios2_system_v0_cpu_cpu_nios2_avalon_reg                                ; nios2_system_v0 ;
;                |nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break|                                                ; 2.6 (2.6)            ; 12.2 (12.2)                      ; 9.6 (9.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break                                                                                                                                                                                                                                                                       ; nios2_system_v0_cpu_cpu_nios2_oci_break                                 ; nios2_system_v0 ;
;                |nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug|                                                ; 4.8 (4.1)            ; 5.2 (4.4)                        ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                       ; nios2_system_v0_cpu_cpu_nios2_oci_debug                                 ; nios2_system_v0 ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                             ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer                                                 ; work            ;
;                |nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|                                                      ; 60.8 (60.8)          ; 59.4 (59.4)                      ; 0.0 (0.0)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 101 (101)           ; 62 (62)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem                                                                                                                                                                                                                                                                             ; nios2_system_v0_cpu_cpu_nios2_ocimem                                    ; nios2_system_v0 ;
;                   |nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram                                                                                                                                                                                          ; nios2_system_v0_cpu_cpu_ociram_sp_ram_module                            ; nios2_system_v0 ;
;                      |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                ; altsyncram                                                              ; work            ;
;                         |altsyncram_qid1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                                                                                                                 ; altsyncram_qid1                                                         ; work            ;
;             |nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                            ; nios2_system_v0_cpu_cpu_register_bank_a_module                          ; nios2_system_v0 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                  ; altsyncram                                                              ; work            ;
;                   |altsyncram_voi1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                                                                                   ; altsyncram_voi1                                                         ; work            ;
;             |nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                            ; nios2_system_v0_cpu_cpu_register_bank_b_module                          ; nios2_system_v0 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                  ; altsyncram                                                              ; work            ;
;                   |altsyncram_voi1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                                                                                   ; altsyncram_voi1                                                         ; work            ;
;       |nios2_system_v0_jtag_uart:jtag_uart|                                                                                                         ; 59.7 (14.8)          ; 76.5 (16.5)                      ; 17.1 (1.8)                                        ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 115 (32)            ; 108 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_jtag_uart                                               ; nios2_system_v0 ;
;          |alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|                                                                            ; 20.8 (20.8)          ; 34.2 (34.2)                      ; 13.6 (13.6)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 35 (35)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                                                       ; work            ;
;          |nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|                                                                ; 12.3 (0.0)           ; 13.2 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_jtag_uart_scfifo_r                                      ; nios2_system_v0 ;
;             |scfifo:rfifo|                                                                                                                          ; 12.3 (0.0)           ; 13.2 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                  ; work            ;
;                |scfifo_3291:auto_generated|                                                                                                         ; 12.3 (0.0)           ; 13.2 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                 ; scfifo_3291                                                             ; work            ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                            ; 12.3 (0.0)           ; 13.2 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                            ; a_dpfifo_5771                                                           ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                      ; 6.3 (3.3)            ; 7.2 (4.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                            ; work            ;
;                         |cntr_vg7:count_usedw|                                                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                               ; cntr_vg7                                                                ; work            ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                    ; altsyncram_7pu1                                                         ; work            ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                      ; cntr_jgb                                                                ; work            ;
;                      |cntr_jgb:wr_ptr|                                                                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                            ; cntr_jgb                                                                ; work            ;
;          |nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|                                                                ; 11.8 (0.0)           ; 12.6 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_jtag_uart_scfifo_w                                      ; nios2_system_v0 ;
;             |scfifo:wfifo|                                                                                                                          ; 11.8 (0.0)           ; 12.6 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                  ; work            ;
;                |scfifo_3291:auto_generated|                                                                                                         ; 11.8 (0.0)           ; 12.6 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                 ; scfifo_3291                                                             ; work            ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                            ; 11.8 (0.0)           ; 12.6 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                            ; a_dpfifo_5771                                                           ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                      ; 5.8 (2.8)            ; 6.6 (3.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                            ; work            ;
;                         |cntr_vg7:count_usedw|                                                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                               ; cntr_vg7                                                                ; work            ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                    ; altsyncram_7pu1                                                         ; work            ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                      ; cntr_jgb                                                                ; work            ;
;                      |cntr_jgb:wr_ptr|                                                                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                            ; cntr_jgb                                                                ; work            ;
;       |nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|                                                                                   ; 3865.6 (0.0)         ; 4483.3 (0.0)                     ; 647.3 (0.0)                                       ; 29.6 (0.0)                       ; 150.0 (0.0)          ; 5861 (0)            ; 5302 (0)                  ; 0 (0)         ; 224928            ; 45    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0                                                                                                                                                                                                                                                                                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0                                    ; nios2_system_v0 ;
;          |afi_mux_lpddr2:m0|                                                                                                                        ; 24.5 (24.5)          ; 33.8 (33.8)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|afi_mux_lpddr2:m0                                                                                                                                                                                                                                                                                                                                                                                                           ; afi_mux_lpddr2                                                          ; nios2_system_v0 ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                                                                                                                                                             ; altera_mem_if_dll_cyclonev                                              ; nios2_system_v0 ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                                                                                                                                                             ; altera_mem_if_oct_cyclonev                                              ; nios2_system_v0 ;
;          |nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|                                                                                               ; 1226.0 (0.0)         ; 1368.5 (0.0)                     ; 145.5 (0.0)                                       ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 2209 (0)            ; 1633 (0)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0                                                                                                                                                                                                                                                                                                                                                                                  ; nios2_system_v0_mem_if_lpddr2_emif_0_c0                                 ; nios2_system_v0 ;
;             |alt_mem_ddrx_mm_st_converter:a0|                                                                                                       ; 8.2 (8.2)            ; 9.6 (9.6)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_ddrx_mm_st_converter:a0                                                                                                                                                                                                                                                                                                                                                  ; alt_mem_ddrx_mm_st_converter                                            ; nios2_system_v0 ;
;             |alt_mem_if_nextgen_lpddr2_controller_core:ng0|                                                                                         ; 1217.8 (0.0)         ; 1358.9 (0.0)                     ; 144.0 (0.0)                                       ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 2193 (0)            ; 1627 (0)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0                                                                                                                                                                                                                                                                                                                                    ; alt_mem_if_nextgen_lpddr2_controller_core                               ; nios2_system_v0 ;
;                |alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|                                                                    ; 1217.8 (0.0)         ; 1358.9 (0.0)                     ; 144.0 (0.0)                                       ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 2193 (0)            ; 1627 (0)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                    ; alt_mem_ddrx_controller_st_top                                          ; nios2_system_v0 ;
;                   |alt_mem_ddrx_controller:controller_inst|                                                                                         ; 1217.8 (0.3)         ; 1358.9 (0.5)                     ; 144.0 (0.2)                                       ; 2.8 (0.0)                        ; 0.0 (0.0)            ; 2193 (0)            ; 1627 (2)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; alt_mem_ddrx_controller                                                 ; nios2_system_v0 ;
;                      |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                                ; 19.1 (0.3)           ; 20.8 (0.3)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (1)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; alt_mem_ddrx_addr_cmd_wrap                                              ; nios2_system_v0 ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                                                   ; nios2_system_v0 ;
;                         |alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_lpddr2_addr_cmd_inst|                                ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_lpddr2_addr_cmd_inst                                                                                   ; alt_mem_ddrx_lpddr2_addr_cmd                                            ; nios2_system_v0 ;
;                         |alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_lpddr2_addr_cmd_inst|                                ; 8.8 (8.8)            ; 9.9 (9.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_lpddr2_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_lpddr2_addr_cmd_inst                                                                                   ; alt_mem_ddrx_lpddr2_addr_cmd                                            ; nios2_system_v0 ;
;                      |alt_mem_ddrx_arbiter:arbiter_inst|                                                                                            ; 53.4 (53.4)          ; 64.8 (64.8)                      ; 11.6 (11.6)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 135 (135)           ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; alt_mem_ddrx_arbiter                                                    ; nios2_system_v0 ;
;                      |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                                        ; 26.4 (26.4)          ; 29.1 (29.1)                      ; 2.9 (2.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 29 (29)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; alt_mem_ddrx_burst_gen                                                  ; nios2_system_v0 ;
;                      |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                                            ; 87.4 (87.4)          ; 91.4 (91.4)                      ; 5.0 (5.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 147 (147)           ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; alt_mem_ddrx_cmd_gen                                                    ; nios2_system_v0 ;
;                      |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                                      ; 68.0 (68.0)          ; 75.3 (75.3)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (115)           ; 119 (119)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; alt_mem_ddrx_rank_timer                                                 ; nios2_system_v0 ;
;                      |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                                      ; 205.5 (33.3)         ; 221.2 (35.1)                     ; 15.7 (1.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 388 (59)            ; 275 (35)                  ; 0 (0)         ; 16544             ; 6     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_rdata_path                                                 ; nios2_system_v0 ;
;                         |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; altsyncram                                                              ; work            ;
;                               |altsyncram_t2s1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_t2s1:auto_generated                                                   ; altsyncram_t2s1                                                         ; work            ;
;                         |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                                          ; 16.9 (0.7)           ; 17.2 (1.0)                       ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (1)              ; 28 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; alt_mem_ddrx_fifo                                                       ; nios2_system_v0 ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 16.2 (0.0)           ; 16.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 28 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; scfifo                                                                  ; work            ;
;                               |scfifo_2ga1:auto_generated|                                                                                          ; 16.2 (0.0)           ; 16.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 28 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated                                              ; scfifo_2ga1                                                             ; work            ;
;                                  |a_dpfifo_br91:dpfifo|                                                                                             ; 16.2 (10.7)          ; 16.2 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 28 (16)                   ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo                         ; a_dpfifo_br91                                                           ; work            ;
;                                     |altsyncram_ngn1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_ngn1:FIFOram ; altsyncram_ngn1                                                         ; work            ;
;                                     |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_ggb:rd_ptr_msb     ; cntr_ggb                                                                ; work            ;
;                                     |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_hgb:wr_ptr         ; cntr_hgb                                                                ; work            ;
;                                     |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_tg7:usedw_counter  ; cntr_tg7                                                                ; work            ;
;                         |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                                         ; 16.7 (1.8)           ; 18.7 (2.4)                       ; 2.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (4)              ; 25 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; alt_mem_ddrx_fifo                                                       ; nios2_system_v0 ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 14.9 (0.0)           ; 16.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 25 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; scfifo                                                                  ; work            ;
;                               |scfifo_8ga1:auto_generated|                                                                                          ; 14.9 (0.0)           ; 16.2 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 25 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated                                                                             ; scfifo_8ga1                                                             ; work            ;
;                                  |a_dpfifo_hr91:dpfifo|                                                                                             ; 14.9 (9.4)           ; 16.2 (10.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 25 (13)                   ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo                                                        ; a_dpfifo_hr91                                                           ; work            ;
;                                     |altsyncram_3hn1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_3hn1:FIFOram                                ; altsyncram_3hn1                                                         ; work            ;
;                                     |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_ggb:rd_ptr_msb                                    ; cntr_ggb                                                                ; work            ;
;                                     |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_hgb:wr_ptr                                        ; cntr_hgb                                                                ; work            ;
;                                     |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter                                 ; cntr_tg7                                                                ; work            ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                                         ; 73.2 (73.2)          ; 76.8 (76.8)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 143 (143)           ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; alt_mem_ddrx_list                                                       ; nios2_system_v0 ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                               ; 65.4 (65.4)          ; 73.5 (73.5)                      ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (125)           ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; alt_mem_ddrx_list                                                       ; nios2_system_v0 ;
;                      |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                                ; 24.6 (24.6)          ; 29.0 (29.0)                      ; 4.6 (4.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 49 (49)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; alt_mem_ddrx_rdwr_data_tmg                                              ; nios2_system_v0 ;
;                      |alt_mem_ddrx_sideband:sideband_inst|                                                                                          ; 39.0 (39.0)          ; 40.3 (40.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; alt_mem_ddrx_sideband                                                   ; nios2_system_v0 ;
;                      |alt_mem_ddrx_tbp:tbp_inst|                                                                                                    ; 371.0 (371.0)        ; 414.6 (414.6)                    ; 43.6 (43.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 613 (613)           ; 508 (508)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; alt_mem_ddrx_tbp                                                        ; nios2_system_v0 ;
;                      |alt_mem_ddrx_timing_param:timing_param_inst|                                                                                  ; -3.1 (-3.1)          ; 17.5 (17.5)                      ; 20.6 (20.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst                                                                                                                                                                                ; alt_mem_ddrx_timing_param                                               ; nios2_system_v0 ;
;                      |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                                      ; 326.0 (9.8)          ; 354.4 (10.6)                     ; 29.5 (0.8)                                        ; 1.1 (0.1)                        ; 0.0 (0.0)            ; 571 (18)            ; 347 (4)                   ; 0 (0)         ; 9216              ; 4     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_wdata_path                                                 ; nios2_system_v0 ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                              ; work            ;
;                               |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; altsyncram_9pr1                                                         ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                              ; work            ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; altsyncram_bsr1                                                         ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                              ; work            ;
;                               |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; altsyncram_9pr1                                                         ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                              ; work            ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; altsyncram_bsr1                                                         ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                              ; work            ;
;                               |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; altsyncram_9pr1                                                         ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                              ; work            ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; altsyncram_bsr1                                                         ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                              ; work            ;
;                               |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; altsyncram_9pr1                                                         ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                     ; nios2_system_v0 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                              ; work            ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; altsyncram_bsr1                                                         ; work            ;
;                         |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                                    ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; alt_mem_ddrx_burst_tracking                                             ; nios2_system_v0 ;
;                         |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                                    ; 243.6 (212.1)        ; 264.7 (229.1)                    ; 22.1 (17.9)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 423 (372)           ; 255 (216)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; alt_mem_ddrx_dataid_manager                                             ; nios2_system_v0 ;
;                            |alt_mem_ddrx_list:burstcount_list|                                                                                      ; 31.5 (31.5)          ; 35.7 (35.7)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; alt_mem_ddrx_list                                                       ; nios2_system_v0 ;
;                         |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                                           ; 38.2 (38.2)          ; 41.2 (41.2)                      ; 3.0 (3.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 63 (63)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; alt_mem_ddrx_list                                                       ; nios2_system_v0 ;
;                         |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                                 ; 24.2 (24.2)          ; 27.8 (27.8)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; alt_mem_ddrx_list                                                       ; nios2_system_v0 ;
;          |nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|                                                                                     ; 320.6 (0.0)          ; 423.6 (0.0)                      ; 103.7 (0.0)                                       ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 531 (0)             ; 509 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster                                                                                                                                                                                                                                                                                                                                                                        ; nios2_system_v0_mem_if_lpddr2_emif_0_dmaster                            ; nios2_system_v0 ;
;             |altera_avalon_packets_to_master:transacto|                                                                                             ; 101.8 (0.0)          ; 131.1 (0.0)                      ; 29.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 187 (0)             ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                              ; altera_avalon_packets_to_master                                         ; nios2_system_v0 ;
;                |packets_to_master:p2m|                                                                                                              ; 101.8 (101.8)        ; 131.1 (131.1)                    ; 29.2 (29.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 187 (187)           ; 164 (164)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                        ; packets_to_master                                                       ; nios2_system_v0 ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                            ; 13.8 (13.8)          ; 15.2 (15.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 19 (19)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;                |altsyncram:mem_rtl_0|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                        ; altsyncram                                                              ; work            ;
;                   |altsyncram_g0n1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                         ; altsyncram_g0n1                                                         ; work            ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 8.0 (8.0)            ; 9.9 (9.9)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_bytes_to_packets                                       ; nios2_system_v0 ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 185.1 (0.0)          ; 254.1 (0.0)                      ; 69.6 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 282 (0)             ; 293 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_jtag_interface                                         ; nios2_system_v0 ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 183.8 (0.0)          ; 252.7 (0.0)                      ; 69.6 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 279 (0)             ; 293 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                     ; altera_jtag_dc_streaming                                                ; nios2_system_v0 ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 10.7 (2.9)           ; 27.3 (10.5)                      ; 16.7 (7.6)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 53 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                          ; nios2_system_v0 ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 7.2 (7.2)            ; 11.5 (11.5)                      ; 4.3 (4.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                             ; altera_avalon_st_pipeline_base                                          ; nios2_system_v0 ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0.3 (0.3)            ; 3.8 (3.8)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                    ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                                          ; 1.0 (0.8)            ; 12.8 (8.3)                       ; 11.8 (7.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                              ; altera_jtag_src_crosser                                                 ; nios2_system_v0 ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 0.2 (0.2)            ; 4.5 (0.8)                        ; 4.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                   ; altera_jtag_control_signal_crosser                                      ; nios2_system_v0 ;
;                         |altera_std_synchronizer:synchronizer|                                                                                      ; 0.0 (0.0)            ; 3.7 (3.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                              ; altera_std_synchronizer                                                 ; work            ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                            ; 172.1 (166.3)        ; 211.2 (199.2)                    ; 39.7 (33.5)                                       ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 268 (261)           ; 210 (191)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                ; altera_jtag_streaming                                                   ; nios2_system_v0 ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                   ; altera_avalon_st_idle_inserter                                          ; nios2_system_v0 ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 2.3 (2.3)            ; 3.1 (3.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                     ; altera_avalon_st_idle_remover                                           ; nios2_system_v0 ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                       ; altera_std_synchronizer                                                 ; work            ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                              ; altera_std_synchronizer                                                 ; work            ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                      ; altera_std_synchronizer                                                 ; work            ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                           ; altera_std_synchronizer                                                 ; work            ;
;                   |altera_std_synchronizer:synchronizer|                                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                ; altera_std_synchronizer                                                 ; work            ;
;                |altera_jtag_sld_node:node|                                                                                                          ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                             ; altera_jtag_sld_node                                                    ; nios2_system_v0 ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                           ; sld_virtual_jtag_basic                                                  ; work            ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 11.7 (11.7)          ; 11.8 (11.8)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_packets_to_bytes                                       ; nios2_system_v0 ;
;             |altera_reset_controller:rst_controller|                                                                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                                 ; nios2_system_v0 ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                               ; nios2_system_v0 ;
;          |nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|                                                                                               ; 139.3 (0.0)          ; 234.1 (0.0)                      ; 94.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 107 (0)             ; 495 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0                                                                                                                                                                                                                                                                                                                                                                                  ; nios2_system_v0_mem_if_lpddr2_emif_0_p0                                 ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|                                                                                ; 139.3 (5.0)          ; 234.1 (6.0)                      ; 94.8 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 107 (10)            ; 495 (10)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy                                                                                                                                                                                                                                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy                          ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|                                                       ; 9.8 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath                                                                                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath               ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address|                                                ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address                                                                                                                                                             ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke                                                                                                                                                                 ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n|                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n                                                                                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|                                                                       ; 50.8 (40.7)          ; 94.7 (73.3)                      ; 43.9 (32.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 208 (160)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads                                                                                                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads                     ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|                                                            ; 7.1 (7.1)            ; 17.3 (17.3)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads                   ; nios2_system_v0 ;
;                      |altddio_out:address_gen[0].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[0].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[0].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                      |altddio_out:address_gen[1].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[1].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[1].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                      |altddio_out:address_gen[2].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[2].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[2].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                      |altddio_out:address_gen[3].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[3].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[3].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                      |altddio_out:address_gen[4].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[4].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[4].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                      |altddio_out:address_gen[5].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[5].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[5].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                      |altddio_out:address_gen[6].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[6].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[6].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                      |altddio_out:address_gen[7].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[7].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[7].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                      |altddio_out:address_gen[8].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[8].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[8].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                      |altddio_out:address_gen[9].uaddress_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[9].uaddress_pad                                                                                                                                                 ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:address_gen[9].uaddress_pad|ddio_out_09f:auto_generated                                                                                                                     ; ddio_out_09f                                                            ; work            ;
;                      |altddio_out:cke_gen[0].ucke_pad|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:cke_gen[0].ucke_pad                                                                                                                                                         ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:cke_gen[0].ucke_pad|ddio_out_09f:auto_generated                                                                                                                             ; ddio_out_09f                                                            ; work            ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                    ; altddio_out                                                             ; work            ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                        ; ddio_out_uqe                                                            ; work            ;
;                      |altddio_out:cs_n_gen[0].ucs_n_pad|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:cs_n_gen[0].ucs_n_pad                                                                                                                                                       ; altddio_out                                                             ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:cs_n_gen[0].ucs_n_pad|ddio_out_09f:auto_generated                                                                                                                           ; ddio_out_09f                                                            ; work            ;
;                      |nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc                                                                                                           ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc                         ; nios2_system_v0 ;
;                      |nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc                         ; nios2_system_v0 ;
;                      |nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc                         ; nios2_system_v0 ;
;                      |nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator            ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                       ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs                        ; nios2_system_v0 ;
;                      |altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|                                                                               ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                     ; altdq_dqs2_acv_cyclonev_lpddr2                                          ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                       ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs                        ; nios2_system_v0 ;
;                      |altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|                                                                               ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                     ; altdq_dqs2_acv_cyclonev_lpddr2                                          ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                       ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs                        ; nios2_system_v0 ;
;                      |altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|                                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                     ; altdq_dqs2_acv_cyclonev_lpddr2                                          ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                       ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs                        ; nios2_system_v0 ;
;                      |altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|                                                                               ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                     ; altdq_dqs2_acv_cyclonev_lpddr2                                          ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|                                                               ; 38.5 (8.3)           ; 50.8 (20.1)                      ; 12.3 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 108 (69)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath                                                                                                                                                                                                                                                      ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath                   ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|                  ; 23.9 (14.7)          ; 24.6 (15.4)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (19)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector                                                                                                                                       ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector             ; nios2_system_v0 ;
;                      |lpm_decode:uvalid_select|                                                                                                     ; 9.2 (0.0)            ; 9.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select                                                                                                              ; lpm_decode                                                              ; work            ;
;                         |decode_f5f:auto_generated|                                                                                                 ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select|decode_f5f:auto_generated                                                                                    ; decode_f5f                                                              ; work            ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector|                  ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_datapath:uread_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector                                                                                                                                       ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_read_valid_selector             ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|                                                                               ; 0.9 (0.3)            ; 31.8 (0.3)                       ; 30.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (1)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset                                                                                                                                                                                                                                                                      ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset                           ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk|                                                               ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync                      ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk|                                                               ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync                      ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk|                                                         ; 0.7 (0.7)            ; 7.3 (7.3)                        ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk                                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync                      ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_scc_clk|                                                               ; 0.0 (0.0)            ; 7.5 (7.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_scc_clk                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync                      ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_seq_clk|                                                               ; 0.0 (0.0)            ; 7.7 (7.7)                        ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_seq_clk                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync                      ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath|                                                             ; 34.3 (0.0)           ; 41.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath                                                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath                  ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender:afi_wdata_valid_extender|                                              ; 1.0 (1.0)            ; 5.0 (5.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender:afi_wdata_valid_extender                                                                                                                                                                 ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_extender               ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dm_shifter|                                                         ; 2.1 (2.1)            ; 2.4 (2.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dm_shifter                                                                                                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter|                                                     ; -0.5 (-0.5)          ; 1.6 (1.6)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter                                                                                                                                                                        ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;                   |nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter|                                                      ; 31.7 (31.7)          ; 32.0 (32.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_write_datapath:uwrite_datapath|nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter                                                                                                                                                                         ; nios2_system_v0_mem_if_lpddr2_emif_0_p0_fr_cycle_shifter                ; nios2_system_v0 ;
;          |nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0                                                                                                                                                                                                                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_pll0                               ; nios2_system_v0 ;
;          |nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|                                                                                               ; 2155.3 (0.0)         ; 2423.4 (0.0)                     ; 294.1 (0.0)                                       ; 26.0 (0.0)                       ; 150.0 (0.0)          ; 2985 (0)            ; 2606 (0)                  ; 0 (0)         ; 198656            ; 34    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0                                                                                                                                                                                                                                                                                                                                                                                  ; nios2_system_v0_mem_if_lpddr2_emif_0_s0                                 ; nios2_system_v0 ;
;             |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 43.5 (43.5)          ; 66.5 (66.5)                      ; 23.0 (23.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 153 (153)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_mm_bridge                                                 ; nios2_system_v0 ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 258.9 (258.6)        ; 280.9 (280.4)                    ; 27.7 (27.6)                                       ; 5.8 (5.8)                        ; 0.0 (0.0)            ; 392 (392)           ; 350 (348)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                                                                                                                                           ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst                           ; nios2_system_v0 ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                                                                                                                                        ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module    ; nios2_system_v0 ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                              ; altsyncram                                                              ; work            ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                               ; altsyncram_mri1                                                         ; work            ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                                                                                                                                        ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module    ; nios2_system_v0 ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                              ; altsyncram                                                              ; work            ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                               ; altsyncram_mri1                                                         ; work            ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                                                                                                                                     ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                ; nios2_system_v0 ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                                                                                                                                        ; altera_mem_if_sequencer_mem_no_ifdef_params                             ; nios2_system_v0 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                              ; altsyncram                                                              ; work            ;
;                   |altsyncram_a3m1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_a3m1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_a3m1                                                         ; work            ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 4.5 (4.5)            ; 7.5 (7.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                                                                                                                                        ; altera_mem_if_sequencer_rst                                             ; nios2_system_v0 ;
;             |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|                                                           ; 260.0 (0.0)          ; 294.7 (0.0)                      ; 36.9 (0.0)                                        ; 2.2 (0.0)                        ; 0.0 (0.0)            ; 471 (0)             ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                      ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0               ; nios2_system_v0 ;
;                |altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|                                                                   ; 2.6 (2.6)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;                |altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 3.3 (3.3)            ; 3.9 (3.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;                |altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|                                                                     ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;                |altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|                                                                   ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;                |altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|                                                                              ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 0.3 (0.3)            ; 0.9 (0.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                              ; nios2_system_v0 ;
;                |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                                              ; nios2_system_v0 ;
;                |altera_merlin_master_agent:trk_mm_bridge_m0_agent|                                                                                  ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:trk_mm_bridge_m0_agent                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                                              ; nios2_system_v0 ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                                                                                                      ; altera_merlin_master_translator                                         ; nios2_system_v0 ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                                                                                                               ; altera_merlin_master_translator                                         ; nios2_system_v0 ;
;                |altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|                                                             ; 4.1 (4.1)            ; 5.7 (5.7)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator                                                                                                                                                                                                                               ; altera_merlin_master_translator                                         ; nios2_system_v0 ;
;                |altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent|                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;                |altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent|                                                                         ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;                |altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|                                                                          ; 1.2 (1.2)            ; 2.1 (2.1)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;                |altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;                |altera_merlin_slave_agent:trk_mm_bridge_s0_agent|                                                                                   ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;                |altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;                |altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|                                                               ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;                |altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|                                                                ; 4.7 (4.7)            ; 10.7 (10.7)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 7.0 (7.0)            ; 7.4 (7.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;                |altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|                                                              ; 13.6 (13.6)          ; 14.6 (14.6)                      ; 1.6 (1.6)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 7 (7)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;                |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 5.7 (5.7)            ; 7.4 (7.4)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                                           ; nios2_system_v0 ;
;                |altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|                                                                             ; 10.0 (10.0)          ; 11.1 (11.1)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                                           ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                      ; 6.1 (6.1)            ; 6.1 (6.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                        ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux     ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:rsp_demux_001|                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:rsp_demux_001                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux     ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                              ; 3.3 (3.3)            ; 4.2 (4.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003 ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004:cmd_demux_004|                                              ; 9.7 (9.7)            ; 10.5 (10.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004:cmd_demux_004                                                                                                                                                                                                                ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_004 ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|                                                          ; 27.0 (23.0)          ; 33.8 (30.4)                      ; 6.8 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (64)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux       ; nios2_system_v0 ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                               ; altera_merlin_arbitrator                                                ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                      ; 32.1 (25.8)          ; 34.6 (28.9)                      ; 2.5 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (52)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                        ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux       ; nios2_system_v0 ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                           ; altera_merlin_arbitrator                                                ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                  ; 39.9 (33.4)          ; 45.6 (36.1)                      ; 6.6 (3.6)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 66 (55)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001   ; nios2_system_v0 ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 6.5 (5.5)            ; 9.5 (8.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                       ; altera_merlin_arbitrator                                                ; nios2_system_v0 ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                         ; altera_merlin_arb_adder                                                 ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router|                                                            ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router                                                                                                                                                                                                                              ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router        ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003|                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                      ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003    ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004|                                                    ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                      ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004    ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                        ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux     ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux     ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                          ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                            ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux       ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003|                                                  ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_003   ; nios2_system_v0 ;
;                |nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004|                                                  ; 15.2 (15.2)          ; 20.6 (20.6)                      ; 5.9 (5.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 40 (40)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004:rsp_mux_004                                                                                                                                                                                                                    ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_004   ; nios2_system_v0 ;
;             |rw_manager_lpddr2:sequencer_rw_mgr_inst|                                                                                               ; 401.0 (0.0)          ; 461.5 (0.0)                      ; 62.4 (0.0)                                        ; 2.0 (0.0)                        ; 110.0 (0.0)          ; 467 (0)             ; 559 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst                                                                                                                                                                                                                                                                                                                                          ; rw_manager_lpddr2                                                       ; nios2_system_v0 ;
;                |rw_manager_generic:rw_mgr_inst|                                                                                                     ; 401.0 (23.2)         ; 461.5 (27.3)                     ; 62.4 (4.2)                                        ; 2.0 (0.0)                        ; 110.0 (0.0)          ; 467 (7)             ; 559 (81)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst                                                                                                                                                                                                                                                                                                           ; rw_manager_generic                                                      ; nios2_system_v0 ;
;                   |rw_manager_core:rw_mgr_core_inst|                                                                                                ; 377.9 (75.3)         ; 434.2 (87.2)                     ; 58.3 (12.4)                                       ; 2.0 (0.5)                        ; 110.0 (0.0)          ; 460 (126)           ; 478 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst                                                                                                                                                                                                                                                                          ; rw_manager_core                                                         ; nios2_system_v0 ;
;                      |rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|                                                                                   ; 57.8 (0.0)           ; 58.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 30 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i                                                                                                                                                                                                                               ; rw_manager_ac_ROM_no_ifdef_params                                       ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                           ; 57.8 (0.0)           ; 58.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 30 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                               ; altsyncram                                                              ; work            ;
;                            |altsyncram_qt02:auto_generated|                                                                                         ; 57.8 (49.5)          ; 58.8 (50.0)                      ; 1.0 (0.6)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 30 (0)              ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated                                                                                                                                                                ; altsyncram_qt02                                                         ; work            ;
;                               |decode_5ka:wr_decode|                                                                                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|decode_5ka:wr_decode                                                                                                                                           ; decode_5ka                                                              ; work            ;
;                               |mux_3gb:rd_mux|                                                                                                      ; 7.7 (7.7)            ; 8.0 (8.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|mux_3gb:rd_mux                                                                                                                                                 ; mux_3gb                                                                 ; work            ;
;                      |rw_manager_datamux:mux_iter[0].datamux_i|                                                                                     ; 5.5 (5.5)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[0].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                      ; nios2_system_v0 ;
;                      |rw_manager_datamux:mux_iter[1].datamux_i|                                                                                     ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[1].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                      ; nios2_system_v0 ;
;                      |rw_manager_datamux:mux_iter[2].datamux_i|                                                                                     ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[2].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                      ; nios2_system_v0 ;
;                      |rw_manager_datamux:mux_iter[3].datamux_i|                                                                                     ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[3].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                      ; nios2_system_v0 ;
;                      |rw_manager_di_buffer_wrap:di_buffer_wrap_i|                                                                                   ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i                                                                                                                                                                                                                               ; rw_manager_di_buffer_wrap                                               ; nios2_system_v0 ;
;                         |rw_manager_di_buffer:rw_manager_di_buffer_i|                                                                               ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i                                                                                                                                                                                   ; rw_manager_di_buffer                                                    ; nios2_system_v0 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                                                              ; work            ;
;                               |altsyncram_okr1:auto_generated|                                                                                      ; 20.5 (20.5)          ; 21.0 (21.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated                                                                                                                    ; altsyncram_okr1                                                         ; work            ;
;                      |rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|                                                                               ; 54.7 (0.0)           ; 58.5 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i                                                                                                                                                                                                                           ; rw_manager_inst_ROM_no_ifdef_params                                     ; nios2_system_v0 ;
;                         |altsyncram:altsyncram_component|                                                                                           ; 54.7 (0.0)           ; 58.5 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                           ; altsyncram                                                              ; work            ;
;                            |altsyncram_p4v1:auto_generated|                                                                                         ; 54.7 (42.0)          ; 58.5 (42.7)                      ; 3.8 (0.7)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 20 (0)              ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated                                                                                                                                                            ; altsyncram_p4v1                                                         ; work            ;
;                               |mux_2gb:rd_mux|                                                                                                      ; 12.7 (12.7)          ; 15.7 (15.7)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|mux_2gb:rd_mux                                                                                                                                             ; mux_2gb                                                                 ; work            ;
;                      |rw_manager_jumplogic:jumplogic_i|                                                                                             ; 46.8 (46.8)          ; 73.6 (73.6)                      ; 27.6 (27.6)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 85 (85)             ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i                                                                                                                                                                                                                                         ; rw_manager_jumplogic                                                    ; nios2_system_v0 ;
;                      |rw_manager_read_datapath:read_datapath_i|                                                                                     ; 73.3 (8.7)           ; 78.0 (9.7)                       ; 4.8 (1.1)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 100 (19)            ; 123 (16)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i                                                                                                                                                                                                                                 ; rw_manager_read_datapath                                                ; nios2_system_v0 ;
;                         |rw_manager_bitcheck:bitcheck_i|                                                                                            ; 31.1 (31.1)          ; 32.7 (32.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i                                                                                                                                                                                                  ; rw_manager_bitcheck                                                     ; nios2_system_v0 ;
;                         |rw_manager_pattern_fifo:pattern_fifo_i|                                                                                    ; 11.3 (0.0)           ; 11.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i                                                                                                                                                                                          ; rw_manager_pattern_fifo                                                 ; nios2_system_v0 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 11.3 (0.0)           ; 11.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component                                                                                                                                                          ; altsyncram                                                              ; work            ;
;                               |altsyncram_8lr1:auto_generated|                                                                                      ; 11.3 (11.3)          ; 11.4 (11.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated                                                                                                                           ; altsyncram_8lr1                                                         ; work            ;
;                         |rw_manager_write_decoder:write_decoder_i|                                                                                  ; 22.3 (2.1)           ; 24.1 (2.3)                       ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (6)              ; 61 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                        ; rw_manager_write_decoder                                                ; nios2_system_v0 ;
;                            |rw_manager_data_decoder:DO_decoder|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                     ; rw_manager_data_decoder                                                 ; nios2_system_v0 ;
;                            |rw_manager_dm_decoder:DM_decoder_i|                                                                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                     ; rw_manager_dm_decoder                                                   ; nios2_system_v0 ;
;                            |rw_manager_lfsr12:dm_lfsr_i|                                                                                            ; 5.3 (5.3)            ; 5.6 (5.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                            ; rw_manager_lfsr12                                                       ; nios2_system_v0 ;
;                            |rw_manager_lfsr36:do_lfsr_i|                                                                                            ; 13.0 (13.0)          ; 14.0 (14.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                            ; rw_manager_lfsr36                                                       ; nios2_system_v0 ;
;                      |rw_manager_write_decoder:write_decoder_i|                                                                                     ; 27.7 (9.7)           ; 35.8 (10.3)                      ; 8.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (36)             ; 64 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                                                                 ; rw_manager_write_decoder                                                ; nios2_system_v0 ;
;                         |rw_manager_data_decoder:DO_decoder|                                                                                        ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                                                              ; rw_manager_data_decoder                                                 ; nios2_system_v0 ;
;                         |rw_manager_dm_decoder:DM_decoder_i|                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                                                              ; rw_manager_dm_decoder                                                   ; nios2_system_v0 ;
;                         |rw_manager_lfsr12:dm_lfsr_i|                                                                                               ; 5.2 (5.2)            ; 6.0 (6.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                                                                     ; rw_manager_lfsr12                                                       ; nios2_system_v0 ;
;                         |rw_manager_lfsr36:do_lfsr_i|                                                                                               ; 10.5 (10.5)          ; 16.5 (16.5)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                                                                     ; rw_manager_lfsr36                                                       ; nios2_system_v0 ;
;             |sequencer_data_mgr:sequencer_data_mgr_inst|                                                                                            ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; sequencer_data_mgr                                                      ; nios2_system_v0 ;
;             |sequencer_phy_mgr:sequencer_phy_mgr_inst|                                                                                              ; 35.6 (35.6)          ; 44.2 (44.2)                      ; 8.6 (8.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst                                                                                                                                                                                                                                                                                                                                         ; sequencer_phy_mgr                                                       ; nios2_system_v0 ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 25.8 (4.7)           ; 26.2 (4.9)                       ; 0.4 (0.2)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 7 (7)               ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                                                                                                                                       ; sequencer_reg_file                                                      ; nios2_system_v0 ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 21.2 (0.0)           ; 21.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                       ; altsyncram                                                              ; work            ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.2 (21.2)          ; 21.3 (21.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_c9v1                                                         ; work            ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 390.6 (350.7)        ; 415.8 (373.8)                    ; 26.2 (24.0)                                       ; 1.0 (1.0)                        ; 20.0 (0.0)           ; 482 (456)           ; 441 (415)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                                                                                                                                         ; sequencer_scc_mgr                                                       ; nios2_system_v0 ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 7.9 (7.4)            ; 11.2 (10.7)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                                                                                                                                  ; sequencer_scc_acv_wrapper                                               ; nios2_system_v0 ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                                                                                                                               ; sequencer_scc_acv_phase_decode                                          ; nios2_system_v0 ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 30.8 (0.0)           ; 30.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                                                                                                                                      ; sequencer_scc_reg_file                                                  ; nios2_system_v0 ;
;                   |altdpram:altdpram_component|                                                                                                     ; 30.8 (0.0)           ; 30.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                                                                                                                                          ; altdpram                                                                ; work            ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 30.8 (20.0)          ; 30.8 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                                                                                                                                ; dpram_k3s1                                                              ; work            ;
;                         |decode_5la:wr_decode|                                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                                                                                                                                           ; decode_5la                                                              ; work            ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                                                                                                                                 ; mux_7hb                                                                 ; work            ;
;             |sequencer_trk_mgr:sequencer_trk_mgr_inst|                                                                                              ; 732.3 (732.3)        ; 822.6 (822.6)                    ; 105.5 (105.5)                                     ; 15.1 (15.1)                      ; 0.0 (0.0)            ; 1074 (1074)         ; 847 (847)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst                                                                                                                                                                                                                                                                                                                                         ; sequencer_trk_mgr                                                       ; nios2_system_v0 ;
;       |nios2_system_v0_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 758.0 (0.0)          ; 871.6 (0.0)                      ; 127.2 (0.0)                                       ; 13.6 (0.0)                       ; 0.0 (0.0)            ; 889 (0)             ; 1351 (0)                  ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mm_interconnect_0                                       ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:convolution_0_avs_s0_agent_rsp_fifo|                                                                                ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_0_avs_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                                 ; 6.7 (6.7)            ; 7.7 (7.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:data_out_s1_agent_rsp_fifo|                                                                                         ; 3.5 (3.5)            ; 5.2 (5.2)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_out_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                         ; 5.6 (5.6)            ; 6.3 (6.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                                          ; 3.5 (3.5)            ; 5.0 (5.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|                                                                          ; 15.5 (15.5)          ; 16.8 (16.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 18 (18)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;             |altsyncram:mem_rtl_0|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                                              ; work            ;
;                |altsyncram_m6n1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated                                                                                                                                                                                                                                                                                                               ; altsyncram_m6n1                                                         ; work            ;
;          |altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|                                                                            ; 312.1 (312.1)        ; 311.0 (311.0)                    ; 4.4 (4.4)                                         ; 5.5 (5.5)                        ; 0.0 (0.0)            ; 54 (54)             ; 596 (596)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                                       ; 6.9 (6.9)            ; 8.3 (8.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:reset_cnt_s1_agent_rsp_fifo|                                                                                        ; 3.7 (3.7)            ; 5.0 (5.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_cnt_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:start_bit_s1_agent_rsp_fifo|                                                                                        ; 3.5 (3.5)            ; 5.0 (5.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_bit_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|                                                                                           ; 3.5 (3.5)            ; 5.0 (5.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|                                                                                    ; 3.5 (3.5)            ; 4.8 (4.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                                 ; 3.3 (3.3)            ; 5.0 (5.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                                           ; 3.5 (3.5)            ; 5.2 (5.2)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_sc_fifo:write_en_s1_agent_rsp_fifo|                                                                                         ; 3.3 (3.3)            ; 4.8 (4.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                   ; nios2_system_v0 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                         ; 19.9 (0.0)           ; 63.4 (0.0)                       ; 43.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 145 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                                ; nios2_system_v0 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                              ; 19.9 (18.8)          ; 63.4 (62.3)                      ; 43.5 (43.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 145 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                                          ; nios2_system_v0 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                               ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                     ; 20.2 (0.0)           ; 26.8 (0.0)                       ; 10.2 (0.0)                                        ; 3.6 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser                                ; nios2_system_v0 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                              ; 20.2 (19.7)          ; 26.8 (25.3)                      ; 10.2 (9.0)                                        ; 3.6 (3.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 78 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                                          ; nios2_system_v0 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                               ; 0.4 (0.4)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                               ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_nocut                                           ; nios2_system_v0 ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                                         ; 9.7 (9.7)            ; 10.5 (10.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                                              ; nios2_system_v0 ;
;          |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                                              ; nios2_system_v0 ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_translator                                         ; nios2_system_v0 ;
;          |altera_merlin_slave_agent:convolution_0_avs_s0_agent|                                                                                     ; 5.3 (2.2)            ; 5.8 (2.4)                        ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (5)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_0_avs_s0_agent                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                         ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                                        ; nios2_system_v0 ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;          |altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent|                                                                                 ; 2.5 (2.2)            ; 2.9 (2.3)                        ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                         ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                                        ; nios2_system_v0 ;
;          |altera_merlin_slave_agent:onchip_mem_s1_agent|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;          |altera_merlin_slave_agent:reset_cnt_s1_agent|                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_cnt_s1_agent                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;          |altera_merlin_slave_agent:start_bit_s1_agent|                                                                                             ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_bit_s1_agent                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;          |altera_merlin_slave_agent:sw_pio_s1_agent|                                                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;          |altera_merlin_slave_agent:write_en_s1_agent|                                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_en_s1_agent                                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                                               ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:convolution_0_avs_s0_translator|                                                                           ; 3.7 (3.7)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_0_avs_s0_translator                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                            ; 8.0 (8.0)            ; 13.5 (13.5)                      ; 6.0 (6.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:data_out_s1_translator|                                                                                    ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_out_s1_translator                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                    ; 7.8 (7.8)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                                     ; 4.0 (4.0)            ; 5.3 (5.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:reset_cnt_s1_translator|                                                                                   ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_cnt_s1_translator                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:start_bit_s1_translator|                                                                                   ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_bit_s1_translator                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:sw_pio_s1_translator|                                                                                      ; 4.7 (4.7)            ; 4.8 (4.8)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                                                               ; 7.0 (7.0)            ; 7.2 (7.2)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                            ; 3.6 (3.6)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                                      ; 5.3 (5.3)            ; 5.7 (5.7)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_slave_translator:write_en_s1_translator|                                                                                    ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_s1_translator                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                          ; nios2_system_v0 ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                             ; 4.1 (4.1)            ; 4.6 (4.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                                           ; nios2_system_v0 ;
;          |altera_merlin_width_adapter:convolution_0_avs_s0_cmd_width_adapter|                                                                       ; 15.5 (15.5)          ; 24.0 (24.0)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_0_avs_s0_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                                             ; nios2_system_v0 ;
;          |altera_merlin_width_adapter:convolution_0_avs_s0_rsp_width_adapter|                                                                       ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_0_avs_s0_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                                             ; nios2_system_v0 ;
;          |altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter|                                                                   ; 66.1 (66.1)          ; 69.7 (69.7)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (151)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                                             ; nios2_system_v0 ;
;          |altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_rsp_width_adapter|                                                                   ; 26.5 (26.5)          ; 32.2 (32.2)                      ; 6.7 (6.7)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                                             ; nios2_system_v0 ;
;          |nios2_system_v0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 4.7 (4.7)            ; 5.3 (5.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                             ; nios2_system_v0_mm_interconnect_0_cmd_demux                             ; nios2_system_v0 ;
;          |nios2_system_v0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_v0_mm_interconnect_0_cmd_demux_001                         ; nios2_system_v0 ;
;          |nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                                ; 16.7 (14.3)          ; 18.5 (16.6)                      ; 1.8 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_mm_interconnect_0_cmd_mux_004                           ; nios2_system_v0 ;
;             |altera_merlin_arbitrator:arb|                                                                                                          ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                ; nios2_system_v0 ;
;          |nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_005|                                                                                ; 18.7 (16.4)          ; 25.1 (22.7)                      ; 6.5 (6.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 55 (51)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_mm_interconnect_0_cmd_mux_004                           ; nios2_system_v0 ;
;             |altera_merlin_arbitrator:arb|                                                                                                          ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                                                ; nios2_system_v0 ;
;          |nios2_system_v0_mm_interconnect_0_router:router|                                                                                          ; 5.6 (5.6)            ; 6.3 (6.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                   ; nios2_system_v0_mm_interconnect_0_router                                ; nios2_system_v0 ;
;          |nios2_system_v0_mm_interconnect_0_router_001:router_001|                                                                                  ; 1.7 (1.7)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                           ; nios2_system_v0_mm_interconnect_0_router_001                            ; nios2_system_v0 ;
;          |nios2_system_v0_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_v0_mm_interconnect_0_rsp_demux_004                         ; nios2_system_v0 ;
;          |nios2_system_v0_mm_interconnect_0_rsp_demux_004:rsp_demux_005|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_rsp_demux_004:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_v0_mm_interconnect_0_rsp_demux_004                         ; nios2_system_v0 ;
;          |nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 64.4 (64.4)          ; 73.9 (73.9)                      ; 11.1 (11.1)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 143 (143)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                 ; nios2_system_v0_mm_interconnect_0_rsp_mux                               ; nios2_system_v0 ;
;          |nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 7.5 (7.5)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_mm_interconnect_0_rsp_mux_001                           ; nios2_system_v0 ;
;       |nios2_system_v0_onchip_mem:onchip_mem|                                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; nios2_system_v0_onchip_mem                                              ; nios2_system_v0 ;
;          |altsyncram:the_altsyncram|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram                                                              ; work            ;
;             |altsyncram_cjn1:auto_generated|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_cjn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_cjn1                                                         ; work            ;
;       |nios2_system_v0_rst_controller:rst_controller|                                                                                               ; 3.0 (0.0)            ; 8.0 (0.0)                        ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_rst_controller                                          ; nios2_system_v0 ;
;          |altera_reset_controller:rst_controller|                                                                                                   ; 3.0 (2.7)            ; 8.0 (5.2)                        ; 5.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                                 ; nios2_system_v0 ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                        ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                               ; nios2_system_v0 ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                               ; nios2_system_v0 ;
;       |nios2_system_v0_rst_controller_001:rst_controller_001|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                 ; nios2_system_v0_rst_controller_001                                      ; nios2_system_v0 ;
;          |altera_reset_controller:rst_controller_001|                                                                                               ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                                 ; nios2_system_v0 ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                               ; nios2_system_v0 ;
;       |nios2_system_v0_sw_pio:sw_pio|                                                                                                               ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_sw_pio:sw_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_sw_pio                                                  ; nios2_system_v0 ;
;       |nios2_system_v0_sys_clk_timer:sys_clk_timer|                                                                                                 ; 61.7 (61.7)          ; 80.1 (80.1)                      ; 18.8 (18.8)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 103 (103)           ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                                                                                                                                                                                                           ; nios2_system_v0_sys_clk_timer                                           ; nios2_system_v0 ;
;       |nios2_system_v0_uart_0:uart_0|                                                                                                               ; 55.2 (0.0)           ; 64.2 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios2_system_v0_uart_0                                                  ; nios2_system_v0 ;
;          |nios2_system_v0_uart_0_regs:the_nios2_system_v0_uart_0_regs|                                                                              ; 17.0 (17.0)          ; 22.3 (22.3)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_regs:the_nios2_system_v0_uart_0_regs                                                                                                                                                                                                                                                                                                                                                                                             ; nios2_system_v0_uart_0_regs                                             ; nios2_system_v0 ;
;          |nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|                                                                                  ; 22.1 (21.6)          ; 25.3 (24.8)                      ; 3.3 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 41 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx                                                                                                                                                                                                                                                                                                                                                                                                 ; nios2_system_v0_uart_0_rx                                               ; nios2_system_v0 ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                   ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                             ; altera_std_synchronizer                                                 ; work            ;
;          |nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx|                                                                                  ; 16.1 (16.1)          ; 16.5 (16.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx                                                                                                                                                                                                                                                                                                                                                                                                 ; nios2_system_v0_uart_0_tx                                               ; nios2_system_v0 ;
;    |periphery_ctrl:pc|                                                                                                                              ; 188.0 (56.8)         ; 192.0 (59.2)                     ; 4.0 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 298 (98)            ; 140 (21)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|periphery_ctrl:pc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; periphery_ctrl                                                          ; work            ;
;       |i2c_master:i2c|                                                                                                                              ; 131.2 (71.0)         ; 132.8 (71.3)                     ; 1.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 200 (109)           ; 119 (63)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|periphery_ctrl:pc|i2c_master:i2c                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i2c_master                                                              ; work            ;
;          |i2c:i2c_cmp|                                                                                                                              ; 60.2 (60.2)          ; 61.5 (61.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (91)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; i2c                                                                     ; work            ;
;    |pzdyqx:nabboc|                                                                                                                                  ; 61.0 (0.0)           ; 72.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; pzdyqx                                                                  ; work            ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                ; 61.0 (6.8)           ; 72.0 (7.3)                       ; 11.0 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 78 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; pzdyqx_impl                                                             ; work            ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                            ; 28.0 (11.5)          ; 34.0 (15.5)                      ; 6.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 30 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                                                     ; GHVD5181                                                                ; work            ;
;             |LQYT7093:MBPH5020|                                                                                                                     ; 16.5 (16.5)          ; 18.5 (18.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                                                   ; LQYT7093                                                                ; work            ;
;          |KIFI3548:TPOO7242|                                                                                                                        ; 6.7 (6.7)            ; 7.0 (7.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; KIFI3548                                                                ; work            ;
;          |LQYT7093:LRYQ7721|                                                                                                                        ; 10.5 (10.5)          ; 14.5 (14.5)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LQYT7093                                                                ; work            ;
;          |PUDL0439:ESUL0435|                                                                                                                        ; 9.0 (9.0)            ; 9.2 (9.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PUDL0439                                                                ; work            ;
;    |sld_hub:auto_hub|                                                                                                                               ; 100.0 (0.3)          ; 112.5 (0.5)                      ; 12.5 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 164 (1)             ; 107 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; sld_hub                                                                 ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|             ; 99.7 (0.0)           ; 112.0 (0.0)                      ; 12.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (0)             ; 107 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                             ; alt_sld_fab_with_jtag_input                                             ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                       ; 99.7 (0.0)           ; 112.0 (0.0)                      ; 12.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (0)             ; 107 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                          ; alt_sld_fab                                                             ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                   ; 99.7 (2.7)           ; 112.0 (4.5)                      ; 12.3 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 163 (5)             ; 107 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab                                                 ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                        ; 97.0 (0.0)           ; 107.5 (0.0)                      ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (0)             ; 99 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                          ; alt_sld_fab_alt_sld_fab_sldfabric                                       ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                    ; 97.0 (71.9)          ; 107.5 (80.4)                     ; 10.5 (8.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 158 (117)           ; 99 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                             ; sld_jtag_hub                                                            ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                      ; 13.3 (13.3)          ; 13.3 (13.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                     ; sld_rom_sr                                                              ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                    ; 11.6 (11.6)          ; 13.7 (13.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                   ; sld_shadow_jsm                                                          ; altera_sld      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                           ;
+------------------------------------------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                                                       ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------------------------------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; led_pio_external_connection_export[0]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[1]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[2]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[3]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[4]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[5]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[6]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led_pio_external_connection_export[7]                      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_status_local_cal_success              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dm[0]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_status_local_init_done                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_ck[0]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_ck_n[0]                                         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_CLK                                                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_ca[0]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[1]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[2]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[3]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[4]                                           ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[5]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[6]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[7]                                           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[8]                                           ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_ca[9]                                           ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_cke[0]                                          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; memory_mem_cs_n[0]                                         ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; (0)    ; --                     ; --                       ;
; HDMI_TX_D[4]                                               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]                                               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]                                               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]                                               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]                                               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]                                               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]                                              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE                                                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS                                                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_VS                                                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; uart_0_external_connection_txd                             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]                                               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]                                               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]                                               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]                                               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk                       ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; memory_mem_dq[0]                                           ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]                                           ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]                                           ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]                                           ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]                                           ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]                                           ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]                                           ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]                                           ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]                                           ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]                                           ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]                                          ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]                                          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]                                          ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]                                          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]                                          ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]                                          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]                                          ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]                                          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]                                          ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]                                          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]                                          ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]                                          ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]                                          ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]                                          ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]                                          ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0]                                        ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1]                                        ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2]                                        ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3]                                        ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; I2C_SCL                                                    ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; I2C_SDA                                                    ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; oct_rzqin                                                  ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; clk_clk                                                    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; reset_reset_n                                              ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT                                                ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[0]                       ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[1]                       ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[2]                       ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[3]                       ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[4]                       ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[5]                       ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[6]                       ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sw_pio_external_connection_export[7]                       ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; uart_0_external_connection_rxd                             ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk(n)                    ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+------------------------------------------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; mem_if_lpddr2_emif_0_pll_ref_clk_clk                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; I2C_SCL                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; I2C_SDA                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_q[0]                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
; oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - COUNTER_GEN_1:CLK_DIVIDER|Counter[0]                                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK|Counter[5]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK|Counter[8]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK|Counter[0]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK|Counter[1]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK|Counter[2]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK|Counter[3]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK|Counter[4]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK|Counter[9]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK|Counter[6]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK|Counter[7]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:HSYNC_CLOCK|Counter[5]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:HSYNC_CLOCK|Counter[6]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:HSYNC_CLOCK|Counter[7]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:HSYNC_CLOCK|Counter[0]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:HSYNC_CLOCK|Counter[1]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:HSYNC_CLOCK|Counter[2]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:HSYNC_CLOCK|Counter[3]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:HSYNC_CLOCK|Counter[9]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:HSYNC_CLOCK|Counter[8]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:HSYNC_CLOCK|Counter[4]                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[5]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[4]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[3]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[2]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[1]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[18]                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[17]                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[16]                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[0]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[15]                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[14]                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[13]                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[12]                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[11]                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[10]                                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[9]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[8]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[7]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[6]                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_cmd[7]                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_data[3]                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_cmd[0]                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_data[1]                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_addr[0]                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_addr[1]                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_cmd[5]                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_cmd[6]                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_counter[0]                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_counter[1]                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_counter[2]                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_counter[3]                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_div[0]                                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_data[0]                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_hpd_active                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_cmd[1]                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_data[2]                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_cmd[2]                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_cmd[3]                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_cmd[4]                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_data[6]                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_data[7]                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_scl_enable                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_stop~0                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_enable~2                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~84                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~88                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|VSyncReset~0                                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - VGA_DRIVER:VGA_DRIVER|HSyncReset~0                                                                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - FSM_RECIVE:FSM_RECIVE|PresentState.recive_data                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                            ; 1                 ; 0       ;
;      - FSM_RECIVE:FSM_RECIVE|PresentState.wait_data                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - FSM_RECIVE:FSM_RECIVE|PresentState.wait_start                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - FSM_RECIVE:FSM_RECIVE|PresentState.wait_stop                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_scl_clk                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_data_clk                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_data_clk_prev                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_sda~4                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 1                 ; 0       ;
;      - FSM_RECIVE:FSM_RECIVE|PresentState.init                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - FSM_RECIVE:FSM_RECIVE|PresentState.wait_signal                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_scl~2                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~43                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~44                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~45                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~53                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~56                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~57                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~58                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~59                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~65                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~66                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~67                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~68                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~69                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|count~0                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|count~1                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|count~2                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|count~3                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|count~4                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|count~5                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|count~6                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~70                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~71                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~72                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_state~73                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_index[0]~7                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~30                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~31                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_start~0                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_start~1                                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_buffer~3                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_buffer[0]~0                                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~32                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~33                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_update~0                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_counter~4                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_state~8                                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_counter~10                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_counter~12                                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_state~11                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~34                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~35                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~36                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[5]~3                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~37                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~38                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~41                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~42                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_data~0                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~43                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~44                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~45                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_buffer~4                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_buffer[1]~5                                                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_buffer~6                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_buffer~7                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_buffer~8                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_state~12                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_div[9]~0                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_q[7]~1                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_state~46                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_addr[3]~0                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_data[4]~4                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_data~5                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_data~8                                                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_buffer~9                                                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_buffer~10                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - periphery_ctrl:pc|i2c_master:i2c|s_buffer~11                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL                                                                                                                                                                                                                                            ; 1                 ; 0       ;
; HDMI_TX_INT                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - periphery_ctrl:pc|Selector5~2                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - periphery_ctrl:pc|Selector7~1                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_update~0                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_counter~3                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - periphery_ctrl:pc|s_state~10                                                                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - periphery_ctrl:pc|Selector6~0                                                                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; sw_pio_external_connection_export[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_sw_pio:sw_pio|read_mux_out[0]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; sw_pio_external_connection_export[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_sw_pio:sw_pio|read_mux_out[1]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; sw_pio_external_connection_export[2]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_sw_pio:sw_pio|read_mux_out[2]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; sw_pio_external_connection_export[3]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_sw_pio:sw_pio|read_mux_out[3]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; sw_pio_external_connection_export[4]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_sw_pio:sw_pio|read_mux_out[4]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; sw_pio_external_connection_export[5]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_sw_pio:sw_pio|read_mux_out[5]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; sw_pio_external_connection_export[6]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_sw_pio:sw_pio|read_mux_out[6]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; sw_pio_external_connection_export[7]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_sw_pio:sw_pio|read_mux_out[7]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; uart_0_external_connection_rxd                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                        ; 0                 ; 0       ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk(n)                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Location                   ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; COUNTER_GEN_1:CLK_DIVIDER|Counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X41_Y36_N20             ; 43      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; Enable~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X41_Y36_N21        ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FSM_RECIVE:FSM_RECIVE|PresentState.recive_data                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X35_Y32_N53             ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2699w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N18        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2716w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N15        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2726w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N36        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2736w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N24        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2746w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N27        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2756w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N30        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2766w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N33        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2776w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N54        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2799w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N45        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2810w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N0         ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2820w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N3         ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2830w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N30        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2840w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N18        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2850w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N54        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2860w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N27        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2870w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N36        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2892w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N42        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2903w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N3         ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2913w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N6         ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2923w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N0         ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2933w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N39        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2943w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N57        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2953w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N9         ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2963w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N12        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2985w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N51        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode2996w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N45        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3006w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N24        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3016w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N21        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3026w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N39        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3036w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N33        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3046w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N15        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3056w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N48        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3078w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y42_N21        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3089w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N57        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3099w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N6         ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3109w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y34_N42        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3119w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y34_N48        ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_3na:wren_decode_a|w_anode3129w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X41_Y36_N51        ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3460w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N42       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3477w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N33        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3487w[3]~0                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X38_Y38_N30        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3497w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N24       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3507w[3]~0                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X38_Y38_N51        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3517w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N51       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3527w[3]~0                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X38_Y38_N39        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3537w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N27        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3561w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N42        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3572w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y38_N18        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3582w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y36_N24       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3592w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N30       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3602w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N36        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3612w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N57       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3622w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N24        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3632w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N0        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3655w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N45        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3666w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N21        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3676w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y38_N12        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3686w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N21       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3696w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N18        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3706w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N3         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3716w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N18       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3726w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N36       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3749w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N6         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3760w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N12        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3770w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N15        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3780w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N3        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3790w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N0         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3800w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N9        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3810w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N6        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3820w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N15       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3843w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N48        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3854w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y38_N57        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3864w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N27       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3874w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N33       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3884w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y38_N48       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|decode_s2a:rden_decode_b|w_anode3894w[3]                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y38_N54        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; VGA_DRIVER:VGA_DRIVER|Equal2~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X42_Y36_N51       ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; VGA_DRIVER:VGA_DRIVER|HSyncReset~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X42_Y36_N48       ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; VGA_DRIVER:VGA_DRIVER|VSyncReset~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X41_Y35_N18        ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; VGA_DRIVER:VGA_DRIVER|process_3~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X41_Y35_N27        ; 22      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y3_N3              ; 471     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X0_Y3_N3              ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_R20                    ; 2915    ; Clock                                               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|FSM_REG_CONT:FSM_REG_CONT|PresentState.output_en_ker                                                                                                                                                                                                                                                                                                                                                                     ; FF_X17_Y4_N47              ; 74      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|FSM_REG_CONT:FSM_REG_CONT|PresentState.output_en_l1                                                                                                                                                                                                                                                                                                                                                                      ; FF_X17_Y4_N43              ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|FSM_REG_CONT:FSM_REG_CONT|PresentState.output_en_l2                                                                                                                                                                                                                                                                                                                                                                      ; FF_X17_Y4_N52              ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|Register_ARRAY:Register_ARRAY|FSM_REG_CONT:FSM_REG_CONT|PresentState.output_en_l3                                                                                                                                                                                                                                                                                                                                                                      ; FF_X17_Y4_N50              ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:data_out|always0~2                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y9_N54         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:led_pio|always0~2                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X27_Y9_N36         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Reset_cnt:reset_cnt|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y9_N3         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Reset_cnt:reset_cnt|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X25_Y9_N5               ; 27      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Reset_cnt:start_bit|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y9_N6          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Reset_cnt:write_en|always0~2                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y10_N45        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_ctrl_ld                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X27_Y7_N52              ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_ctrl_ld32                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X27_Y7_N44              ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y10_N6         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X27_Y7_N14              ; 801     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X15_Y15_N51        ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X21_Y19_N6         ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y12_N57        ; 30      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X13_Y13_N56             ; 48      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X15_Y11_N57        ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X15_Y13_N35             ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X15_Y15_N57        ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X14_Y16_N53             ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X22_Y9_N50              ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_src2[10]~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X19_Y15_N45       ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X28_Y7_N48         ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|Equal296~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X14_Y12_N12       ; 35      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y15_N24        ; 197     ; Clock enable, Read enable, Sync. clear, Sync. load  ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X15_Y10_N27        ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y10_N21        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y4_N33        ; 1205    ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X18_Y8_N49              ; 5       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X15_Y8_N21         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y11_N54        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y11_N24        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y11_N6         ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y11_N39        ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                                           ; FF_X14_Y8_N20              ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|jxuir                                                                                                                                                          ; FF_X8_Y6_N31               ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                                                                         ; MLABCELL_X8_Y6_N33         ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                                                                                                         ; LABCELL_X9_Y6_N33          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                                                                           ; LABCELL_X9_Y7_N18          ; 39      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                                                              ; FF_X8_Y6_N2                ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[1]~10                                                                                                                                                             ; MLABCELL_X3_Y7_N9          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[1]~9                                                                                                                                                              ; MLABCELL_X3_Y7_N6          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[30]~17                                                                                                                                                            ; MLABCELL_X8_Y6_N48         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[37]~21                                                                                                                                                            ; LABCELL_X1_Y7_N36          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr~14                                                                                                                                                                ; LABCELL_X1_Y7_N48          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                                                ; MLABCELL_X6_Y6_N54         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break|break_readreg[18]~0                                                                                                                                                                                                                                              ; MLABCELL_X8_Y6_N15         ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break|break_readreg[18]~1                                                                                                                                                                                                                                              ; LABCELL_X1_Y7_N57          ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[13]~4                                                                                                                                                                                                                                                          ; LABCELL_X1_Y7_N33          ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|MonDReg[20]~5                                                                                                                                                                                                                                                          ; LABCELL_X9_Y6_N27          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|jtag_ram_rd~0                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y6_N27         ; 17      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                                                                                       ; LABCELL_X15_Y7_N39         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y6_N39         ; 2       ; Read enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y1_N54         ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X7_Y1_N45          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y1_N51         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y1_N21          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X7_Y1_N18          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y3_N57         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X22_Y5_N5               ; 15      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y5_N54         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                                                                                           ; MLABCELL_X19_Y3_N57        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y1_N27         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y1_N48         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X28_Y7_N56              ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y3_N15         ; 14      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|afi_mux_lpddr2:m0|afi_rdata_valid[0]~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y9_N57         ; 13      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_ddrx_mm_st_converter:a0|itf_wr_if_ready~1                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X37_Y10_N27       ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_local_burst_size[1]                                                                                                                                                         ; FF_X36_Y17_N41             ; 54      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_chip_addr_reach_max~0                                                                                                                                                           ; MLABCELL_X37_Y10_N6        ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[1]~1                                                                                                                                                                       ; LABCELL_X36_Y11_N6         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~2                                                                                                                                                                              ; LABCELL_X36_Y11_N27        ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|generating                                                                                                                                                                          ; FF_X36_Y11_N5              ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|int_queue_full~1                                                                                                                                                                    ; MLABCELL_X37_Y12_N21       ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_tfaw_cmd_cnt~1                                                                                                                                                            ; MLABCELL_X37_Y17_N57       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_read_ready~0                                                                                                                                                              ; LABCELL_X33_Y18_N54        ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0                                                                                                   ; LABCELL_X40_Y8_N54         ; 16      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~5                ; LABCELL_X40_Y8_N18         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~6                ; LABCELL_X40_Y7_N36         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|pulse_ram_output~2 ; LABCELL_X40_Y7_N24         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; LABCELL_X43_Y9_N15         ; 15      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~5                                               ; LABCELL_X43_Y9_N48         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~6                                               ; LABCELL_X43_Y9_N45         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|pulse_ram_output~2                                ; LABCELL_X43_Y9_N6          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][1]~57                                                                                              ; LABCELL_X41_Y10_N3         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][3]~62                                                                                              ; LABCELL_X41_Y10_N30        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][3]~67                                                                                              ; LABCELL_X41_Y8_N6          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][2]~72                                                                                              ; LABCELL_X41_Y8_N57         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][3]~77                                                                                              ; LABCELL_X41_Y9_N30         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~81                                                                                              ; LABCELL_X40_Y7_N21         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][2]~2                                                                                                ; LABCELL_X41_Y6_N51         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][3]~9                                                                                                ; LABCELL_X41_Y6_N54         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][3]~18                                                                                               ; LABCELL_X40_Y6_N21         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][1]~24                                                                                               ; LABCELL_X40_Y6_N3          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][1]~30                                                                                               ; LABCELL_X40_Y5_N51         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][0]~36                                                                                               ; LABCELL_X40_Y5_N30         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][1]~42                                                                                               ; LABCELL_X40_Y9_N21         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][2]~47                                                                                               ; LABCELL_X40_Y9_N54         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][0]~52                                                                                               ; LABCELL_X41_Y9_N18         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[3]~5                                                                                            ; LABCELL_X41_Y6_N36         ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][0]~2                                                                                                      ; LABCELL_X38_Y11_N24        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][1]~52                                                                                                    ; LABCELL_X38_Y6_N33         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][1]~57                                                                                                    ; LABCELL_X38_Y6_N3          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[12][2]~62                                                                                                    ; LABCELL_X36_Y7_N48         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][3]~67                                                                                                    ; LABCELL_X36_Y7_N3          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[14][3]~73                                                                                                    ; MLABCELL_X37_Y7_N54        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~76                                                                                                    ; MLABCELL_X37_Y7_N12        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][3]~8                                                                                                      ; LABCELL_X38_Y11_N57        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][2]~12                                                                                                     ; LABCELL_X38_Y9_N0          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[3][3]~17                                                                                                     ; MLABCELL_X42_Y9_N57        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][0]~22                                                                                                     ; MLABCELL_X42_Y9_N0         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[5][3]~27                                                                                                     ; LABCELL_X38_Y9_N36         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[6][0]~32                                                                                                     ; LABCELL_X38_Y8_N42         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][2]~37                                                                                                     ; LABCELL_X38_Y9_N54         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][0]~42                                                                                                     ; LABCELL_X38_Y8_N48         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][3]~47                                                                                                     ; LABCELL_X38_Y8_N54         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[3]~0                                                                                                                                                              ; MLABCELL_X42_Y11_N36       ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|Decoder0~1                                                                                                                                                                        ; LABCELL_X40_Y17_N42        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5]~2                                                                                                                                   ; MLABCELL_X42_Y17_N42       ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|int_enter_power_saving_ready~0                                                                                                                                                    ; LABCELL_X43_Y17_N42        ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~0                                                                                                                              ; LABCELL_X45_Y17_N27        ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; LABCELL_X40_Y17_N45        ; 29      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]~3                                                                                                                                                                           ; LABCELL_X28_Y21_N9         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]~19                                                                                                                                                                          ; MLABCELL_X37_Y21_N54       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]~37                                                                                                                                                                          ; MLABCELL_X37_Y16_N12       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]~28                                                                                                                                                                          ; LABCELL_X31_Y22_N48        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~2                                                                                                                                                                               ; LABCELL_X38_Y12_N12        ; 73      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; LABCELL_X36_Y12_N30        ; 67      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~4                                                                                                                                                                               ; LABCELL_X36_Y12_N51        ; 68      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; LABCELL_X36_Y12_N15        ; 71      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]~0                                                                                                     ; LABCELL_X36_Y11_N30        ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]~1                                                                                                     ; MLABCELL_X37_Y12_N54       ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~0                                                                                                               ; MLABCELL_X32_Y13_N54       ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~1                                                                                                               ; LABCELL_X31_Y13_N12        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~2                                                                                                               ; LABCELL_X31_Y13_N21        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~3                                                                                                               ; MLABCELL_X32_Y12_N18       ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~4                                                                                                               ; MLABCELL_X32_Y12_N54       ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~5                                                                                                               ; LABCELL_X31_Y13_N0         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~6                                                                                                               ; LABCELL_X35_Y13_N48        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~7                                                                                                               ; LABCELL_X35_Y14_N24        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][1]~1                                                                         ; LABCELL_X36_Y13_N3         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][1]~7                                                                         ; LABCELL_X36_Y13_N45        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[2][2]~12                                                                        ; LABCELL_X41_Y13_N0         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][2]~17                                                                        ; LABCELL_X41_Y13_N36        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][0]~22                                                                        ; LABCELL_X41_Y13_N21        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][0]~26                                                                        ; MLABCELL_X37_Y13_N51       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][0]~30                                                                        ; LABCELL_X38_Y13_N39        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][2]~33                                                                        ; LABCELL_X36_Y13_N21        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~0                                                                                                             ; LABCELL_X31_Y12_N21        ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~0                                                                                                             ; MLABCELL_X32_Y11_N3        ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~0                                                                                                             ; LABCELL_X31_Y13_N9         ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~0                                                                                                             ; LABCELL_X31_Y10_N24        ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~0                                                                                                              ; LABCELL_X31_Y12_N24        ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~0                                                                                                              ; MLABCELL_X32_Y10_N48       ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~0                                                                                                              ; LABCELL_X33_Y9_N33         ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~0                                                                                                              ; MLABCELL_X32_Y10_N33       ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~0                                                                                              ; LABCELL_X36_Y10_N54        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]~0                                                                                           ; MLABCELL_X32_Y10_N12       ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~2                                                                                           ; LABCELL_X31_Y12_N54        ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]~3                                                                                           ; MLABCELL_X32_Y12_N24       ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][2]~1                                                                                           ; LABCELL_X31_Y13_N57        ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~0                                                                                        ; LABCELL_X31_Y12_N12        ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][2]~2                                                                                        ; LABCELL_X33_Y9_N54         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[3][0]~1                                                                                        ; MLABCELL_X32_Y10_N30       ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][1]~3                                                                                        ; LABCELL_X31_Y11_N3         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~0                                                                                               ; MLABCELL_X37_Y12_N18       ; 21      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]~3                                                                                                                  ; LABCELL_X38_Y14_N21        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][2]~8                                                                                                                  ; LABCELL_X38_Y14_N54        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][2]~13                                                                                                                 ; MLABCELL_X37_Y14_N3        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][2]~17                                                                                                                 ; LABCELL_X35_Y12_N18        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][1]~21                                                                                                                 ; LABCELL_X35_Y12_N57        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][2]~25                                                                                                                 ; LABCELL_X36_Y14_N27        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][2]~28                                                                                                                 ; LABCELL_X35_Y14_N54        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[2]~3                                                                                                              ; LABCELL_X36_Y14_N48        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][2]~2                                                                                                                        ; LABCELL_X40_Y11_N3         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][2]~6                                                                                                                        ; LABCELL_X41_Y11_N51        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][2]~10                                                                                                                       ; LABCELL_X41_Y11_N3         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][0]~15                                                                                                                       ; LABCELL_X41_Y12_N21        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][1]~19                                                                                                                       ; LABCELL_X41_Y12_N27        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][2]~22                                                                                                                       ; MLABCELL_X42_Y12_N45       ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][1]~26                                                                                                                       ; MLABCELL_X42_Y12_N0        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][2]~29                                                                                                                       ; MLABCELL_X42_Y12_N27       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X49_Y19_N36        ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]~3                                                                                                                                                                                                                                                                                     ; LABCELL_X49_Y19_N24        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~1                                                                                                                                                                                                                                                                                      ; LABCELL_X49_Y19_N21        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y19_N12        ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y19_N39        ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y19_N36        ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y21_N33       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]~4                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y19_N0         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y19_N45       ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                                                   ; FF_X48_Y19_N2              ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                                   ; FF_X48_Y19_N56             ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                              ; FF_X47_Y19_N5              ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                                                  ; FF_X51_Y20_N50             ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~1                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y20_N54        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y20_N21        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                                                   ; LABCELL_X49_Y21_N51        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y20_N51        ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y20_N12        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y16_N15        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y16_N27        ; 11      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y16_N12        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X49_Y19_N6         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                  ; FF_X2_Y4_N44               ; 23      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                                ; LABCELL_X2_Y4_N3           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                                                     ; LABCELL_X1_Y4_N54          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                       ; LABCELL_X28_Y19_N48        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                        ; LABCELL_X43_Y16_N0         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                                 ; LABCELL_X7_Y2_N33          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                                                 ; MLABCELL_X6_Y3_N39         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                      ; LABCELL_X7_Y4_N51          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                          ; FF_X9_Y5_N11               ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~1                                                                                                                                                                                   ; LABCELL_X9_Y3_N45          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                                      ; LABCELL_X7_Y3_N12          ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                       ; FF_X6_Y3_N2                ; 8       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                                           ; MLABCELL_X6_Y3_N9          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                                           ; MLABCELL_X6_Y4_N21         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                                                                          ; LABCELL_X7_Y3_N27          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                             ; MLABCELL_X6_Y3_N6          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                                              ; LABCELL_X7_Y2_N48          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                                                                           ; LABCELL_X7_Y3_N42          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                                                ; LABCELL_X7_Y3_N3           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                               ; LABCELL_X7_Y5_N57          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                               ; LABCELL_X7_Y4_N0           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                                   ; LABCELL_X10_Y3_N0          ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                                   ; LABCELL_X7_Y3_N36          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                                ; LABCELL_X7_Y3_N45          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                                                     ; LABCELL_X9_Y4_N39          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest~0                                                                                                                                                                                            ; MLABCELL_X6_Y3_N18         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                                                                                                                                                             ; MLABCELL_X3_Y5_N15         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~0                                                                                                                                                                             ; LABCELL_X1_Y5_N12          ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                                                 ; MLABCELL_X8_Y4_N9          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~4                                                                                                                                                                 ; MLABCELL_X8_Y4_N33         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                               ; MLABCELL_X8_Y4_N48         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                                                                                    ; LABCELL_X9_Y4_N18          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                   ; FF_X2_Y4_N20               ; 47      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X28_Y19_N24        ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                         ; FF_X2_Y8_N56               ; 253     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                                                                   ; CLKPHASESELECT_X17_Y0_N1   ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|adc_clk_cps                                                                                          ; CLKPHASESELECT_X17_Y0_N4   ; 8       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_adc_ca_ldc|hr_seq_clock                                                                                         ; CLKPHASESELECT_X17_Y0_N6   ; 16      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cke_gen[0].acv_adc_cke_ldc|adc_clk_cps                                                                                             ; CLKPHASESELECT_X40_Y0_N4   ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|adc_clk_cps                                                                                             ; CLKPHASESELECT_X10_Y0_N4   ; 3       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_acv_ldc:cs_n_gen[0].acv_adc_cs_ldc|hr_seq_clock                                                                                            ; CLKPHASESELECT_X10_Y0_N6   ; 6       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                               ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                                        ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                                    ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                               ; CLKPHASESELECT_X32_Y0_N5   ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                                 ; DELAYCHAIN_X32_Y0_N14      ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                              ; CLKPHASESELECT_X32_Y0_N1   ; 12      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                                      ; DELAYCHAIN_X32_Y0_N19      ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                                   ; CLKPHASESELECT_X32_Y0_N6   ; 40      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                        ; DELAYCHAIN_X32_Y0_N64      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                        ; DELAYCHAIN_X32_Y0_N47      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                        ; DELAYCHAIN_X32_Y0_N81      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                        ; DELAYCHAIN_X34_Y0_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                        ; DELAYCHAIN_X36_Y0_N24      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                        ; DELAYCHAIN_X36_Y0_N7       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                        ; DELAYCHAIN_X36_Y0_N41      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                        ; DELAYCHAIN_X38_Y0_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                                        ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                                    ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                               ; CLKPHASESELECT_X40_Y0_N5   ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                                 ; DELAYCHAIN_X40_Y0_N14      ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                              ; CLKPHASESELECT_X40_Y0_N1   ; 12      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                                      ; DELAYCHAIN_X40_Y0_N19      ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                                   ; CLKPHASESELECT_X40_Y0_N6   ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                        ; DELAYCHAIN_X40_Y0_N64      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                        ; DELAYCHAIN_X40_Y0_N47      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                        ; DELAYCHAIN_X40_Y0_N81      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                        ; DELAYCHAIN_X42_Y0_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                        ; DELAYCHAIN_X44_Y0_N24      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                        ; DELAYCHAIN_X44_Y0_N7       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                        ; DELAYCHAIN_X44_Y0_N41      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                        ; DELAYCHAIN_X46_Y0_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                                        ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                                    ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                               ; CLKPHASESELECT_X48_Y0_N5   ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                                 ; DELAYCHAIN_X48_Y0_N14      ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                              ; CLKPHASESELECT_X48_Y0_N1   ; 12      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                                      ; DELAYCHAIN_X48_Y0_N19      ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                                   ; CLKPHASESELECT_X48_Y0_N6   ; 40      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                        ; DELAYCHAIN_X48_Y0_N64      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                        ; DELAYCHAIN_X48_Y0_N47      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                        ; DELAYCHAIN_X48_Y0_N81      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                        ; DELAYCHAIN_X50_Y0_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                        ; DELAYCHAIN_X51_Y0_N24      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                        ; DELAYCHAIN_X51_Y0_N7       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                        ; DELAYCHAIN_X51_Y0_N41      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                        ; DELAYCHAIN_X53_Y0_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                                        ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                                    ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                               ; CLKPHASESELECT_X55_Y0_N5   ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                                 ; DELAYCHAIN_X55_Y0_N14      ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                              ; CLKPHASESELECT_X55_Y0_N1   ; 12      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                                      ; DELAYCHAIN_X55_Y0_N19      ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                                   ; CLKPHASESELECT_X55_Y0_N6   ; 40      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                        ; DELAYCHAIN_X55_Y0_N64      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                        ; DELAYCHAIN_X55_Y0_N47      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                        ; DELAYCHAIN_X55_Y0_N81      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                        ; DELAYCHAIN_X57_Y0_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                        ; DELAYCHAIN_X59_Y0_N24      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                        ; DELAYCHAIN_X59_Y0_N7       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                        ; DELAYCHAIN_X59_Y0_N41      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                        ; DELAYCHAIN_X61_Y0_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk|reset_reg[15]                                                                                                                                                                                 ; FF_X42_Y2_N23              ; 62      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk|reset_reg[17]                                                                                                                                                                                 ; FF_X42_Y2_N14              ; 108     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                                                                                                  ; FF_X58_Y12_N17             ; 4       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                           ; FF_X51_Y13_N26             ; 1776    ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                                                                 ; FF_X55_Y7_N14              ; 270     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_seq_clk|reset_reg[14]                                                                                                                                                                                 ; FF_X42_Y2_N2               ; 17      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                                                                                                                                     ; LABCELL_X13_Y2_N12         ; 63      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk                                                                                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X68_Y3_N1 ; 3618    ; Clock                                               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                       ; PLLLVDSOUTPUT_X68_Y2_N2    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                                                                                                                      ; PLLLVDSOUTPUT_X68_Y2_N2    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                                                                                                                            ; PLLDLLOUTPUT_X68_Y7_N2     ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                           ; PLLLVDSOUTPUT_X68_Y1_N2    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X68_Y6_N1 ; 2163    ; Clock                                               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X68_Y5_N1 ; 380     ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_locked                                                                                                                                                                                                                                                                                                                                                              ; FRACTIONALPLL_X68_Y1_N0    ; 3       ; Async. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X55_Y22_N24       ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                                                                                                                                  ; FF_X54_Y24_N41             ; 63      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X55_Y23_N51       ; 55      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                                                                                              ; FF_X58_Y24_N26             ; 51      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X63_Y21_N45        ; 69      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                                                                                           ; FF_X65_Y23_N23             ; 63      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[23]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y22_N42        ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                                                                                                              ; FF_X56_Y26_N20             ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X67_Y22_N33        ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X63_Y21_N27        ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X61_Y20_N51        ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X56_Y23_N45        ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X59_Y20_N24        ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X59_Y20_N30        ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                                                                                                       ; FF_X61_Y21_N50             ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                                                                                            ; LABCELL_X61_Y23_N33        ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                                                                                                              ; FF_X56_Y26_N2              ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                                                                                                  ; FF_X58_Y24_N53             ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[4]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y23_N6         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y23_N51        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X53_Y23_N57        ; 16      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X56_Y23_N57        ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                                                                                                       ; FF_X60_Y13_N19             ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                        ; FF_X60_Y13_N38             ; 1811    ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                      ; MLABCELL_X55_Y26_N51       ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X54_Y23_N18        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                       ; LABCELL_X54_Y26_N0         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                      ; MLABCELL_X55_Y25_N0        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                        ; LABCELL_X54_Y23_N3         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                       ; LABCELL_X56_Y25_N45        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                 ; MLABCELL_X55_Y26_N15       ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                                                                                                            ; LABCELL_X54_Y28_N18        ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|m0_read~1                                                                                                                                                                                                                             ; LABCELL_X53_Y26_N51        ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|av_readdata_pre[11]~0                                                                                                                                                                                                     ; LABCELL_X48_Y34_N57        ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                              ; LABCELL_X54_Y24_N33        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|nios2_system_v0_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                           ; LABCELL_X58_Y29_N0         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|afi_rdata_valid_r                                                                                                                                                                                                                                                   ; FF_X43_Y9_N53              ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_readdata[7]~0                                                                                                                                                                                                                                                   ; LABCELL_X48_Y16_N57        ; 31      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_clear_read_datapath                                                                                                                                                                                                                                             ; LABCELL_X53_Y16_N27        ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_set_cs_mask                                                                                                                                                                                                                                                     ; LABCELL_X48_Y13_N54        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|loopback_mode~0                                                                                                                                                                                                                                                     ; LABCELL_X53_Y16_N39        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|decode_5ka:wr_decode|eq_node[0]~1                                                                                                                         ; LABCELL_X51_Y16_N42        ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|decode_5ka:wr_decode|eq_node[1]~0                                                                                                                         ; LABCELL_X51_Y16_N39        ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|mux_2gb:rd_mux|l2_w18_n0_mux_dataout~0                                                                                                                ; LABCELL_X54_Y9_N15         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][0]~1                                                                                                                                                                                                                       ; MLABCELL_X55_Y14_N24       ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][4]~10                                                                                                                                                                                                                      ; LABCELL_X54_Y13_N30        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][7]~19                                                                                                                                                                                                                      ; LABCELL_X53_Y15_N54        ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][1]~28                                                                                                                                                                                                                      ; LABCELL_X51_Y13_N54        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][7]~0                                                                                                                                                                                                                ; LABCELL_X53_Y14_N51        ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][7]~1                                                                                                                                                                                                                ; LABCELL_X53_Y14_N54        ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][7]~2                                                                                                                                                                                                                ; LABCELL_X53_Y14_N18        ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][0]~3                                                                                                                                                                                                                ; LABCELL_X53_Y14_N57        ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][6]~0                                                                                                                                                                                                              ; MLABCELL_X50_Y14_N24       ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][6]~1                                                                                                                                                                                                              ; LABCELL_X53_Y14_N9         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][6]~2                                                                                                                                                                                                              ; MLABCELL_X50_Y14_N6        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][6]~3                                                                                                                                                                                                              ; LABCELL_X53_Y14_N48        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|dm_lfsr_step                                                                                                                                                                                                               ; LABCELL_X51_Y12_N51        ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|do_lfsr_step                                                                                                                                                                                                               ; LABCELL_X51_Y10_N27        ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[4]~1                                                                                                                                                                                                          ; LABCELL_X56_Y11_N3         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[0]~1                                                                                                                                                                                                          ; LABCELL_X54_Y9_N45         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                                                     ; LABCELL_X51_Y13_N21        ; 296     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DM_lfsr_step                                                                                                                                                                                                                                                  ; LABCELL_X54_Y9_N0          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DO_lfsr_step                                                                                                                                                                                                                                                  ; LABCELL_X54_Y9_N57         ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector3~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X54_Y26_N21        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector9~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X58_Y25_N24        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[4]~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X58_Y25_N36        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X55_Y5_N18        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                                                                                                                        ; FF_X42_Y7_N47              ; 198     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_fifo_reset[0]~1                                                                                                                                                                                                                                                                                                           ; MLABCELL_X55_Y5_N6         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[0][0]~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X58_Y25_N51        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[1][0]~4                                                                                                                                                                                                                                                                                                                      ; LABCELL_X58_Y25_N3         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[2][0]~3                                                                                                                                                                                                                                                                                                                      ; LABCELL_X58_Y25_N21        ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[3][1]~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X58_Y25_N0         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_IDLE                                                                                                                                                                                                                                                                                                      ; FF_X54_Y26_N56             ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                                                                                                                          ; LABCELL_X54_Y6_N6          ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~2                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X60_Y27_N24       ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~3                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y24_N48        ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~4                                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y21_N36        ; 23      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~5                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y22_N48        ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X59_Y24_N27        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y17_N45        ; 96      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always9~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y17_N33        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X67_Y26_N54        ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][7]~6                                                                                                                                                                                                                                                                                                             ; MLABCELL_X60_Y24_N54       ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][7]~22                                                                                                                                                                                                                                                                                                            ; LABCELL_X64_Y21_N42        ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]~15                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y24_N42        ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][13]~29                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y22_N45        ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[16]~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X54_Y6_N18         ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[3][10]~26                                                                                                                                                                                                                                                                                                       ; LABCELL_X61_Y18_N18        ; 96      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~3                                                                                                                                                                                                                                                                                                               ; LABCELL_X61_Y17_N51        ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~5                                                                                                                                                                                                                                                                                                               ; LABCELL_X61_Y17_N0         ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~7                                                                                                                                                                                                                                                                                                               ; LABCELL_X61_Y17_N21        ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~9                                                                                                                                                                                                                                                                                                               ; LABCELL_X61_Y17_N24        ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[3]~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X61_Y18_N27        ; 33      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_next[20]~4                                                                                                                                                                                                                                                                                                              ; LABCELL_X61_Y18_N0         ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                                                                                                                         ; LABCELL_X59_Y24_N48        ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                                                                                                                         ; LABCELL_X61_Y25_N30        ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal10~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y30_N18        ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal9~2                                                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y30_N15        ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr24                                                                                                                                                                                                                                                                                                                           ; LABCELL_X58_Y30_N42        ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr29~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X58_Y30_N18        ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_seq_busy[0]                                                                                                                                                                                                                                                                                                                    ; LABCELL_X65_Y30_N51        ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|always3~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y34_N54        ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X61_Y30_N54        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_IDLE                                                                                                                                                                                                                                                                                                       ; FF_X51_Y34_N26             ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_UPDATE                                                                                                                                                                                                                                                                                                     ; FF_X56_Y27_N41             ; 47      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_DELAY                                                                                                                                                                                                                                                                                                   ; FF_X53_Y29_N59             ; 79      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_PHASE                                                                                                                                                                                                                                                                                                   ; FF_X53_Y28_N53             ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X58_Y30_N30        ; 46      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]~4                                                                                                                                                                                                                                                                                                                        ; LABCELL_X59_Y30_N36        ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[31]~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X50_Y27_N51       ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[4]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X63_Y29_N45        ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[31]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y30_N36        ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[31]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y29_N3         ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[23]~14                                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y29_N48        ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[23]~18                                                                                                                                                                                                                                                                                                                ; MLABCELL_X50_Y25_N33       ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[19]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y30_N15        ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~2                                                                                                                                                                                                                                                                                                                         ; LABCELL_X54_Y30_N30        ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~22                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y30_N0         ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~25                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X50_Y31_N27       ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~28                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y30_N18        ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~41                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y31_N3         ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~42                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y31_N57        ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~43                                                                                                                                                                                                                                                                                                                        ; LABCELL_X54_Y33_N54        ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~45                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X55_Y31_N51       ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~46                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y32_N12        ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~47                                                                                                                                                                                                                                                                                                                        ; LABCELL_X54_Y32_N33        ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~48                                                                                                                                                                                                                                                                                                                        ; LABCELL_X54_Y31_N18        ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~49                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y30_N36        ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|sample[31]~0                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X50_Y29_N21       ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[2]~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X51_Y32_N54        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trfc[4]~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y30_N54        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[20]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y25_N12        ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_0_avs_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y5_N57        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_0_avs_s0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                                                                                                         ; FF_X21_Y5_N35              ; 29      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y8_N3          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_out_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y11_N18        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y5_N15         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y5_N45         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y3_N12         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y3_N42         ; 11      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y3_N45         ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X49_Y7_N42         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y7_N36         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y6_N51         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X50_Y6_N51        ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X50_Y5_N3         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X49_Y5_N0          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X49_Y5_N54         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y5_N18         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y3_N30         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y5_N27         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y6_N12         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y5_N45         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y3_N39         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y3_N48         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y3_N18         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y3_N21         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y7_N57         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y7_N27         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y9_N51         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y10_N45        ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y10_N3         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y6_N9          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y10_N12        ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X42_Y3_N39        ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y7_N36         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y7_N12         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y8_N18         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y7_N6          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X42_Y3_N12        ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y7_N51         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X49_Y7_N51         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y10_N35             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N56             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N17             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N20             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N38             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N53             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N11             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N23             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N8              ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N44             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                    ; FF_X43_Y10_N53             ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X42_Y10_N27       ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N41             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N50             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N59             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N5              ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N35             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y10_N32             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y10_N47             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y10_N44             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y10_N41             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y10_N2              ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                                                    ; FF_X43_Y10_N20             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y10_N17             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y10_N26             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                                                    ; FF_X43_Y10_N8              ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                                                    ; FF_X43_Y10_N59             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                                                                    ; FF_X43_Y10_N32             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                                                                    ; FF_X42_Y10_N26             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                                                    ; FF_X42_Y10_N47             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                                                    ; FF_X42_Y10_N2              ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                                                                                                    ; FF_X42_Y10_N14             ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rsp_fifo|write~1                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X38_Y10_N54        ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X19_Y6_N3         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_cnt_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y9_N36        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_bit_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y10_N51       ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y6_N21         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y5_N45         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y6_N33        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y11_N36       ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y10_N33        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X42_Y3_N36        ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X42_Y3_N18        ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X37_Y12_N6        ; 113     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y9_N57         ; 68      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_0_avs_s0_agent|comb~0                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y5_N24        ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_0_avs_s0_agent|rp_valid                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y5_N39        ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_0_avs_s0_translator|av_readdata_pre[2]~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y4_N30         ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X15_Y8_N39         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_0_avs_s0_cmd_width_adapter|count~1                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y7_N36         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_0_avs_s0_cmd_width_adapter|data_reg[1]~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y9_N54         ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_0_avs_s0_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                                                   ; FF_X28_Y7_N41              ; 58      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:convolution_0_avs_s0_rsp_width_adapter|always10~1                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y7_N51        ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_lpddr2_emif_0_avl_cmd_width_adapter|always10~0                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X37_Y10_N57       ; 113     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y7_N0          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y7_N33         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X19_Y6_N36        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|nios2_system_v0_mm_interconnect_0_cmd_mux_004:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X19_Y6_N12        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_onchip_mem:onchip_mem|wren~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X19_Y6_N54        ; 32      ; Read enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X28_Y3_N37              ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X28_Y3_N14              ; 942     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                              ; FF_X37_Y6_N38              ; 844     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y5_N54         ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y5_N27         ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y5_N30         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y5_N9          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y5_N51         ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_sys_clk_timer:sys_clk_timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y5_N6          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_regs:the_nios2_system_v0_uart_0_regs|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y4_N3          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_regs:the_nios2_system_v0_uart_0_regs|tx_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y4_N18         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|got_new_char                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y6_N48         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_rx:the_nios2_system_v0_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y6_N51         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx|always4~0                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y3_N21         ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx|do_load_shifter                                                                                                                                                                                                                                                                                                                                                                            ; FF_X30_Y4_N47              ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_uart_0:uart_0|nios2_system_v0_uart_0_tx:the_nios2_system_v0_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y4_N21         ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_buffer[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X46_Y25_N0         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_index[0]~7                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X46_Y25_N36        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; periphery_ctrl:pc|i2c_master:i2c|i2c:i2c_cmp|s_q[7]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y26_N3         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; periphery_ctrl:pc|i2c_master:i2c|s_buffer[1]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y26_N3         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; periphery_ctrl:pc|i2c_master:i2c|s_data~0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X42_Y26_N54       ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; periphery_ctrl:pc|i2c_master:i2c|s_wait_counter[5]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y26_N18        ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; periphery_ctrl:pc|s_counter~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y24_N0         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; periphery_ctrl:pc|s_div[9]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y24_N15        ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; periphery_ctrl:pc|s_update~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X41_Y24_N0         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y17_N48        ; 20      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X17_Y21_N41             ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X17_Y20_N59             ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X17_Y20_N50             ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X14_Y18_N44             ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X13_Y18_N8              ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X13_Y18_N50             ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X14_Y18_N38             ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X10_Y17_N17             ; 23      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                                                                                                                  ; FF_X11_Y17_N38             ; 21      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y21_N39        ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X6_Y2_N57         ; 10      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y2_N54         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X10_Y2_N26              ; 2       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X10_Y2_N59              ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X6_Y2_N0          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X10_Y2_N33         ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y2_N24         ; 4       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y2_N27         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y2_N36         ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_AB24                   ; 155     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                ; FF_X2_Y2_N53               ; 79      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4                                                                                                                                                                   ; MLABCELL_X6_Y1_N36         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                                     ; LABCELL_X2_Y3_N36          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                                                        ; LABCELL_X2_Y3_N0           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                                                                                                                                                        ; LABCELL_X1_Y3_N3           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12                                                                                                                                                                       ; LABCELL_X1_Y3_N0           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~17                                                                                                                                                                       ; LABCELL_X2_Y3_N27          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                                                                                                                                                                          ; LABCELL_X2_Y3_N21          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                                                                                                                                                                          ; MLABCELL_X3_Y1_N6          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                                                                                                                           ; MLABCELL_X6_Y1_N6          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1                                                                                                                                                                             ; LABCELL_X1_Y1_N24          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                                                   ; LABCELL_X2_Y1_N45          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                                                                                                                                                                 ; LABCELL_X1_Y1_N12          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7                                                                                                                                                                 ; LABCELL_X1_Y1_N42          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~11                                                                                                                                                                ; LABCELL_X1_Y1_N45          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                                                                                                                   ; MLABCELL_X6_Y1_N42         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~0                                                                                                                                              ; MLABCELL_X6_Y1_N45         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                     ; FF_X3_Y6_N17               ; 16      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                    ; FF_X3_Y6_N44               ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                     ; FF_X1_Y1_N53               ; 59      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                     ; FF_X2_Y1_N17               ; 126     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                              ; MLABCELL_X3_Y6_N24         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                    ; FF_X3_Y6_N32               ; 114     ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y1_N39         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                             ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; clk_clk                                                                                                                                          ; PIN_R20                    ; 2915    ; Global Clock         ; GCLK11           ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk      ; PLLOUTPUTCOUNTER_X68_Y3_N1 ; 3618    ; Global Clock         ; GCLK8            ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|fbout            ; FRACTIONALPLL_X68_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_addr_cmd_clk ; PLLOUTPUTCOUNTER_X68_Y7_N1 ; 1       ; Global Clock         ; GCLK7            ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk      ; PLLOUTPUTCOUNTER_X68_Y6_N1 ; 2163    ; Global Clock         ; GCLK6            ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk   ; PLLOUTPUTCOUNTER_X68_Y5_N1 ; 380     ; Global Clock         ; GCLK4            ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk      ; PLLOUTPUTCOUNTER_X68_Y2_N1 ; 2       ; Global Clock         ; GCLK9            ; --                        ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_write_clk    ; PLLOUTPUTCOUNTER_X68_Y1_N1 ; 2       ; Global Clock         ; GCLK10           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                          ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                              ; 1811    ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15] ; 1776    ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                  ; 1206    ;
; nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                        ; 942     ;
; nios2_system_v0:NIOS_2|nios2_system_v0_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                    ; 844     ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                        ; 801     ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:data_out|data_out[0]                                                                                                                                                                                                                                                          ; 601     ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:data_out|data_out[7]                                                                                                                                                                                                                                                          ; 601     ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:data_out|data_out[6]                                                                                                                                                                                                                                                          ; 601     ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:data_out|data_out[5]                                                                                                                                                                                                                                                          ; 601     ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:data_out|data_out[4]                                                                                                                                                                                                                                                          ; 601     ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:data_out|data_out[3]                                                                                                                                                                                                                                                          ; 601     ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:data_out|data_out[2]                                                                                                                                                                                                                                                          ; 601     ;
; nios2_system_v0:NIOS_2|nios2_system_v0_Data_out:data_out|data_out[1]                                                                                                                                                                                                                                                          ; 601     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                       ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; RAM_0:RAM_0|altsyncram:altsyncram_component|altsyncram_q5v3:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 307200       ; 8            ; 307200       ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2457600 ; 307200                      ; 8                           ; 307200                      ; 8                           ; 2457600             ; 300         ; 0     ; None                                                      ; M10K_X5_Y53_N0, M10K_X20_Y55_N0, M10K_X62_Y40_N0, M10K_X29_Y48_N0, M10K_X29_Y56_N0, M10K_X57_Y29_N0, M10K_X62_Y34_N0, M10K_X12_Y24_N0, M10K_X29_Y54_N0, M10K_X39_Y43_N0, M10K_X39_Y19_N0, M10K_X20_Y33_N0, M10K_X29_Y17_N0, M10K_X12_Y32_N0, M10K_X44_Y40_N0, M10K_X12_Y36_N0, M10K_X57_Y45_N0, M10K_X20_Y48_N0, M10K_X62_Y43_N0, M10K_X39_Y49_N0, M10K_X20_Y28_N0, M10K_X20_Y36_N0, M10K_X20_Y32_N0, M10K_X57_Y55_N0, M10K_X44_Y14_N0, M10K_X39_Y40_N0, M10K_X20_Y25_N0, M10K_X62_Y36_N0, M10K_X12_Y23_N0, M10K_X29_Y49_N0, M10K_X12_Y17_N0, M10K_X5_Y32_N0, M10K_X44_Y35_N0, M10K_X20_Y22_N0, M10K_X20_Y29_N0, M10K_X57_Y36_N0, M10K_X12_Y56_N0, M10K_X29_Y30_N0, M10K_X12_Y55_N0, M10K_X57_Y54_N0, M10K_X57_Y46_N0, M10K_X29_Y40_N0, M10K_X57_Y56_N0, M10K_X62_Y47_N0, M10K_X44_Y38_N0, M10K_X20_Y26_N0, M10K_X12_Y50_N0, M10K_X44_Y56_N0, M10K_X39_Y13_N0, M10K_X29_Y28_N0, M10K_X62_Y28_N0, M10K_X12_Y26_N0, M10K_X57_Y48_N0, M10K_X39_Y37_N0, M10K_X29_Y52_N0, M10K_X62_Y53_N0, M10K_X20_Y43_N0, M10K_X44_Y57_N0, M10K_X20_Y39_N0, M10K_X29_Y27_N0, M10K_X12_Y39_N0, M10K_X20_Y57_N0, M10K_X44_Y25_N0, M10K_X39_Y51_N0, M10K_X20_Y19_N0, M10K_X57_Y27_N0, M10K_X39_Y15_N0, M10K_X62_Y45_N0, M10K_X29_Y15_N0, M10K_X12_Y47_N0, M10K_X39_Y20_N0, M10K_X39_Y24_N0, M10K_X44_Y43_N0, M10K_X62_Y51_N0, M10K_X39_Y39_N0, M10K_X12_Y51_N0, M10K_X29_Y55_N0, M10K_X39_Y41_N0, M10K_X44_Y59_N0, M10K_X20_Y56_N0, M10K_X44_Y41_N0, M10K_X57_Y42_N0, M10K_X12_Y29_N0, M10K_X12_Y45_N0, M10K_X39_Y57_N0, M10K_X44_Y13_N0, M10K_X20_Y21_N0, M10K_X62_Y41_N0, M10K_X20_Y38_N0, M10K_X20_Y49_N0, M10K_X44_Y45_N0, M10K_X12_Y53_N0, M10K_X62_Y49_N0, M10K_X20_Y41_N0, M10K_X29_Y57_N0, M10K_X12_Y43_N0, M10K_X44_Y29_N0, M10K_X29_Y46_N0, M10K_X29_Y59_N0, M10K_X39_Y21_N0, M10K_X62_Y33_N0, M10K_X20_Y17_N0, M10K_X62_Y29_N0, M10K_X29_Y25_N0, M10K_X62_Y37_N0, M10K_X12_Y20_N0, M10K_X20_Y45_N0, M10K_X39_Y36_N0, M10K_X29_Y22_N0, M10K_X12_Y34_N0, M10K_X57_Y38_N0, M10K_X62_Y58_N0, M10K_X12_Y38_N0, M10K_X12_Y54_N0, M10K_X44_Y53_N0, M10K_X57_Y43_N0, M10K_X44_Y50_N0, M10K_X57_Y44_N0, M10K_X44_Y46_N0, M10K_X57_Y30_N0, M10K_X57_Y32_N0, M10K_X39_Y46_N0, M10K_X20_Y47_N0, M10K_X44_Y30_N0, M10K_X39_Y31_N0, M10K_X39_Y35_N0, M10K_X29_Y33_N0, M10K_X12_Y33_N0, M10K_X12_Y37_N0, M10K_X20_Y51_N0, M10K_X20_Y53_N0, M10K_X39_Y44_N0, M10K_X29_Y53_N0, M10K_X29_Y39_N0, M10K_X44_Y26_N0, M10K_X29_Y41_N0, M10K_X39_Y53_N0, M10K_X44_Y15_N0, M10K_X39_Y52_N0, M10K_X39_Y25_N0, M10K_X29_Y38_N0, M10K_X29_Y13_N0, M10K_X57_Y35_N0, M10K_X12_Y21_N0, M10K_X5_Y34_N0, M10K_X29_Y23_N0, M10K_X39_Y32_N0, M10K_X39_Y48_N0, M10K_X29_Y50_N0, M10K_X29_Y29_N0, M10K_X12_Y44_N0, M10K_X62_Y48_N0, M10K_X62_Y46_N0, M10K_X39_Y50_N0, M10K_X44_Y47_N0, M10K_X62_Y38_N0, M10K_X62_Y32_N0, M10K_X44_Y33_N0, M10K_X20_Y40_N0, M10K_X12_Y49_N0, M10K_X57_Y11_N0, M10K_X39_Y23_N0, M10K_X44_Y28_N0, M10K_X39_Y33_N0, M10K_X57_Y49_N0, M10K_X20_Y37_N0, M10K_X12_Y48_N0, M10K_X12_Y28_N0, M10K_X39_Y11_N0, M10K_X12_Y15_N0, M10K_X20_Y50_N0, M10K_X20_Y35_N0, M10K_X57_Y33_N0, M10K_X44_Y49_N0, M10K_X29_Y42_N0, M10K_X29_Y32_N0, M10K_X20_Y18_N0, M10K_X12_Y30_N0, M10K_X44_Y39_N0, M10K_X20_Y46_N0, M10K_X62_Y31_N0, M10K_X39_Y47_N0, M10K_X44_Y34_N0, M10K_X20_Y20_N0, M10K_X29_Y21_N0, M10K_X57_Y37_N0, M10K_X12_Y40_N0, M10K_X20_Y30_N0, M10K_X5_Y54_N0, M10K_X62_Y52_N0, M10K_X57_Y60_N0, M10K_X39_Y58_N0, M10K_X62_Y55_N0, M10K_X44_Y37_N0, M10K_X57_Y31_N0, M10K_X12_Y27_N0, M10K_X39_Y55_N0, M10K_X29_Y51_N0, M10K_X39_Y12_N0, M10K_X12_Y25_N0, M10K_X39_Y28_N0, M10K_X12_Y35_N0, M10K_X5_Y31_N0, M10K_X29_Y44_N0, M10K_X44_Y52_N0, M10K_X44_Y51_N0, M10K_X20_Y44_N0, M10K_X29_Y58_N0, M10K_X29_Y43_N0, M10K_X39_Y27_N0, M10K_X12_Y41_N0, M10K_X20_Y58_N0, M10K_X29_Y14_N0, M10K_X57_Y51_N0, M10K_X20_Y16_N0, M10K_X29_Y37_N0, M10K_X29_Y12_N0, M10K_X57_Y39_N0, M10K_X12_Y19_N0, M10K_X5_Y33_N0, M10K_X39_Y30_N0, M10K_X20_Y23_N0, M10K_X57_Y59_N0, M10K_X57_Y57_N0, M10K_X12_Y31_N0, M10K_X12_Y42_N0, M10K_X57_Y53_N0, M10K_X39_Y60_N0, M10K_X44_Y60_N0, M10K_X39_Y56_N0, M10K_X57_Y47_N0, M10K_X39_Y42_N0, M10K_X29_Y24_N0, M10K_X39_Y54_N0, M10K_X12_Y57_N0, M10K_X44_Y12_N0, M10K_X29_Y18_N0, M10K_X57_Y12_N0, M10K_X39_Y16_N0, M10K_X44_Y32_N0, M10K_X39_Y45_N0, M10K_X20_Y52_N0, M10K_X12_Y58_N0, M10K_X20_Y42_N0, M10K_X44_Y55_N0, M10K_X20_Y27_N0, M10K_X44_Y27_N0, M10K_X29_Y34_N0, M10K_X20_Y59_N0, M10K_X44_Y11_N0, M10K_X57_Y52_N0, M10K_X39_Y17_N0, M10K_X44_Y31_N0, M10K_X29_Y26_N0, M10K_X29_Y35_N0, M10K_X29_Y19_N0, M10K_X29_Y47_N0, M10K_X39_Y38_N0, M10K_X12_Y22_N0, M10K_X29_Y20_N0, M10K_X39_Y59_N0, M10K_X44_Y58_N0, M10K_X39_Y34_N0, M10K_X20_Y54_N0, M10K_X62_Y56_N0, M10K_X62_Y39_N0, M10K_X44_Y54_N0, M10K_X62_Y54_N0, M10K_X62_Y42_N0, M10K_X62_Y35_N0, M10K_X57_Y34_N0, M10K_X12_Y46_N0, M10K_X29_Y45_N0, M10K_X39_Y26_N0, M10K_X20_Y15_N0, M10K_X62_Y14_N0, M10K_X39_Y18_N0, M10K_X57_Y28_N0, M10K_X57_Y41_N0, M10K_X12_Y52_N0, M10K_X44_Y48_N0, M10K_X62_Y44_N0, M10K_X44_Y44_N0, M10K_X29_Y36_N0, M10K_X20_Y31_N0, M10K_X20_Y34_N0, M10K_X57_Y58_N0, M10K_X39_Y14_N0, M10K_X62_Y50_N0, M10K_X29_Y16_N0, M10K_X62_Y30_N0, M10K_X12_Y16_N0, M10K_X57_Y50_N0, M10K_X12_Y18_N0, M10K_X44_Y42_N0, M10K_X29_Y31_N0, M10K_X20_Y24_N0, M10K_X44_Y36_N0, M10K_X57_Y40_N0, M10K_X39_Y29_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None                                                      ; M10K_X12_Y12_N0, M10K_X12_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 26           ; 64           ; 26           ; yes                    ; no                      ; yes                    ; no                      ; 1664    ; 64                          ; 26                          ; 64                          ; 26                          ; 1664                ; 1           ; 0     ; None                                                      ; M10K_X12_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                                                      ; M10K_X12_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                      ; M10K_X20_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                      ; M10K_X20_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                      ; M10K_X12_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                      ; M10K_X12_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_t2s1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 129          ; 128          ; 129          ; yes                    ; no                      ; yes                    ; no                      ; 16512   ; 128                         ; 128                         ; 128                         ; 128                         ; 16384               ; 4           ; 0     ; None                                                      ; M10K_X44_Y2_N0, M10K_X57_Y1_N0, M10K_X44_Y1_N0, M10K_X44_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_ngn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 176     ; 16                          ; 3                           ; 16                          ; 3                           ; 48                  ; 1           ; 0     ; None                                                      ; M10K_X39_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_3hn1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 44           ; 16           ; 44           ; yes                    ; no                      ; yes                    ; yes                     ; 704     ; 16                          ; 7                           ; 16                          ; 7                           ; 112                 ; 1           ; 0     ; None                                                      ; M10K_X39_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0     ; None                                                      ; M10K_X29_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0     ; None                                                      ; M10K_X29_Y9_N0, M10K_X29_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0     ; None                                                      ; M10K_X29_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0     ; None                                                      ; M10K_X29_Y9_N0, M10K_X29_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0     ; None                                                      ; M10K_X29_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0     ; None                                                      ; M10K_X29_Y8_N0, M10K_X29_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0     ; None                                                      ; M10K_X29_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0     ; None                                                      ; M10K_X29_Y8_N0, M10K_X29_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                                      ; M10K_X44_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                      ; M10K_X62_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                      ; M10K_X62_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_a3m1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                               ; AUTO ; Single Port      ; Single Clock ; 6144         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 196608  ; 6144                        ; 32                          ; --                          ; --                          ; 196608              ; 32          ; 0     ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_sequencer_mem.hex ; M10K_X62_Y18_N0, M10K_X57_Y17_N0, M10K_X62_Y25_N0, M10K_X57_Y16_N0, M10K_X62_Y24_N0, M10K_X57_Y25_N0, M10K_X57_Y24_N0, M10K_X57_Y26_N0, M10K_X57_Y15_N0, M10K_X44_Y17_N0, M10K_X57_Y19_N0, M10K_X62_Y16_N0, M10K_X62_Y17_N0, M10K_X57_Y20_N0, M10K_X62_Y15_N0, M10K_X57_Y22_N0, M10K_X62_Y19_N0, M10K_X57_Y18_N0, M10K_X44_Y18_N0, M10K_X44_Y22_N0, M10K_X57_Y13_N0, M10K_X44_Y19_N0, M10K_X62_Y21_N0, M10K_X57_Y21_N0, M10K_X44_Y21_N0, M10K_X39_Y22_N0, M10K_X57_Y14_N0, M10K_X44_Y20_N0, M10K_X57_Y23_N0, M10K_X44_Y24_N0, M10K_X62_Y20_N0, M10K_X44_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qt02:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                         ; MLAB ; Simple Dual Port ; Single Clock ; 40           ; 32           ; 40           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1280    ; 40                          ; 28                          ; 40                          ; 28                          ; 1120                ; 0           ; 4     ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_AC_ROM.hex        ; LAB_X47_Y15_N0, LAB_X50_Y15_N0, LAB_X47_Y16_N0, LAB_X50_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                             ; MLAB ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; no                      ; 128     ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 2     ; None                                                      ; LAB_X50_Y12_N0, LAB_X47_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                     ; MLAB ; Simple Dual Port ; No clocks.   ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; no                     ; no                      ; 2560    ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 0           ; 4     ; nios2_system_v0_mem_if_lpddr2_emif_0_s0_inst_ROM.hex      ; LAB_X55_Y13_N0, LAB_X55_Y12_N0, LAB_X55_Y9_N0, LAB_X55_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 9            ; 32           ; 9            ; yes                    ; no                      ; no                     ; no                      ; 288     ; 32                          ; 9                           ; 32                          ; 9                           ; 288                 ; 0           ; 1     ; None                                                      ; LAB_X55_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                 ; MLAB ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512     ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 2     ; None                                                      ; LAB_X50_Y22_N0, LAB_X50_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                         ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216    ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 2     ; None                                                      ; LAB_X60_Y26_N0, LAB_X60_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                      ;                 ;                 ;          ;                        ;                                             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 64                          ; 128                         ; 64                          ; 128                         ; 8192                ; 4           ; 0     ; None                                                      ; M10K_X39_Y4_N0, M10K_X39_Y1_N0, M10K_X44_Y3_N0, M10K_X39_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_v0:NIOS_2|nios2_system_v0_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_cjn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Single Port      ; Single Clock ; 8192         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262144  ; 8192                        ; 32                          ; --                          ; --                          ; 262144              ; 32          ; 0     ; nios2_system_v0_onchip_mem.hex                            ; M10K_X20_Y6_N0, M10K_X20_Y11_N0, M10K_X29_Y4_N0, M10K_X12_Y8_N0, M10K_X20_Y12_N0, M10K_X5_Y5_N0, M10K_X5_Y6_N0, M10K_X5_Y7_N0, M10K_X20_Y10_N0, M10K_X12_Y4_N0, M10K_X12_Y5_N0, M10K_X29_Y7_N0, M10K_X12_Y6_N0, M10K_X12_Y10_N0, M10K_X29_Y6_N0, M10K_X29_Y5_N0, M10K_X20_Y8_N0, M10K_X20_Y4_N0, M10K_X29_Y2_N0, M10K_X29_Y3_N0, M10K_X12_Y2_N0, M10K_X20_Y1_N0, M10K_X20_Y7_N0, M10K_X20_Y2_N0, M10K_X20_Y3_N0, M10K_X5_Y10_N0, M10K_X12_Y9_N0, M10K_X5_Y8_N0, M10K_X5_Y9_N0, M10K_X20_Y5_N0, M10K_X20_Y9_N0, M10K_X5_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Fitter DSP Block Usage Summary                         ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 9x9                          ; 1           ;
; Two Independent 18x18                    ; 3           ;
; Sum of two 18x18                         ; 4           ;
; Total number of DSP blocks               ; 8           ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 9           ;
; Fixed Point Unsigned Multiplier          ; 3           ;
; Fixed Point Dedicated Output Adder Chain ; 2           ;
+------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                  ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X24_Y15_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|MULTIPLYER_ARRAY:MULTIPLYER_ARRAY|Multi:\MULTIPLYER_ARRAY:8:Multiplyer|lpm_mult:lpm_mult_component|mult_bum:auto_generated|Mult0~mac                                                                                                                                 ; Independent 9x9       ; DSP_X16_Y9_N0  ; Mixed               ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:1:Adder3|Add0~mac                                                                                                                                                                    ; Sum of two 18x18      ; DSP_X16_Y5_N0  ; Signed              ; yes                    ; --                     ; --                     ; yes                    ; yes                    ; --                     ; no              ; yes                            ; no                  ; no                            ; yes                          ; no                           ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:3:Adder3|Add0~mac                                                                                                                                                                    ; Sum of two 18x18      ; DSP_X16_Y1_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X24_Y17_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:0:Adder3|Add0~mac                                                                                                                                                                    ; Sum of two 18x18      ; DSP_X16_Y7_N0  ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; --                     ; --                     ; no              ; yes                            ; no                  ; no                            ; no                           ; no                           ;
; nios2_system_v0:NIOS_2|Convolution:convolution_0|ADDER_TREE:ADDER_TREE|Adder3:\ADDER_TREE:0:First_collum:ADDER_TREE_COLLUM_START:2:Adder3|Add0~mac                                                                                                                                                                    ; Sum of two 18x18      ; DSP_X16_Y3_N0  ; Signed              ; yes                    ; --                     ; --                     ; yes                    ; --                     ; --                     ; no              ; yes                            ; no                  ; no                            ; no                           ; no                           ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X24_Y13_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 34,001 / 217,884 ( 16 % ) ;
; C12 interconnects            ; 772 / 10,080 ( 8 % )      ;
; C2 interconnects             ; 10,587 / 87,208 ( 12 % )  ;
; C4 interconnects             ; 6,572 / 41,360 ( 16 % )   ;
; DQS bus muxes                ; 4 / 21 ( 19 % )           ;
; DQS-18 I/O buses             ; 0 / 21 ( 0 % )            ;
; DQS-9 I/O buses              ; 4 / 21 ( 19 % )           ;
; Direct links                 ; 2,422 / 217,884 ( 1 % )   ;
; Global clocks                ; 7 / 16 ( 44 % )           ;
; Horizontal periphery clocks  ; 0 / 12 ( 0 % )            ;
; Local interconnects          ; 4,966 / 58,160 ( 9 % )    ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 1,102 / 9,228 ( 12 % )    ;
; R14/C12 interconnect drivers ; 1,525 / 15,096 ( 10 % )   ;
; R3 interconnects             ; 13,389 / 94,896 ( 14 % )  ;
; R6 interconnects             ; 20,986 / 194,640 ( 11 % ) ;
; Spine clocks                 ; 24 / 180 ( 13 % )         ;
; Wire stub REs                ; 0 / 11,606 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                                                  ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                                                 ; 111          ; 0            ; 111          ; 0            ; 32           ; 129       ; 111          ; 0            ; 129       ; 129       ; 0            ; 82           ; 0            ; 0            ; 0            ; 0            ; 82           ; 0            ; 0            ; 0            ; 2            ; 82           ; 0            ; 0            ; 0            ; 0            ; 0            ; 65           ;
; Total Unchecked                                            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable                                         ; 18           ; 129          ; 18           ; 129          ; 97           ; 0         ; 18           ; 129          ; 0         ; 0         ; 129          ; 47           ; 129          ; 129          ; 129          ; 129          ; 47           ; 129          ; 129          ; 129          ; 127          ; 47           ; 129          ; 129          ; 129          ; 129          ; 129          ; 64           ;
; Total Fail                                                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; led_pio_external_connection_export[0]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[1]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[2]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[3]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[4]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[5]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[6]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio_external_connection_export[7]                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_status_local_cal_success              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_status_local_cal_fail                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dm[0]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[1]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[2]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[3]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_if_lpddr2_emif_0_status_local_init_done                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ck[0]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ck_n[0]                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_clk               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_locked                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_write_clk_pre_phy_clk ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_addr_cmd_clk          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_clk               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_config_clk            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_mem_phy_clk           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_afi_phy_clk               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_sharing_pll_avl_phy_clk           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_CLK                                                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ca[0]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[1]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[2]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[3]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[4]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[5]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[6]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[7]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[8]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ca[9]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cke[0]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cs_n[0]                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[5]                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[6]                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[7]                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[8]                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[9]                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[10]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[11]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[12]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[13]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[14]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[15]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[16]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[17]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[18]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[19]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[20]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[21]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[22]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[23]                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_DE                                                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_HS                                                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_VS                                                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; uart_0_external_connection_txd                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[0]                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[1]                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[2]                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[3]                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dq[0]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[1]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[2]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[3]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[4]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[5]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[6]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[7]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[8]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[9]                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[10]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[11]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[12]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[13]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[14]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[15]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[16]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[17]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[18]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[19]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[20]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[21]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[22]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[23]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[24]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[25]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[26]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[27]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[28]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[29]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[30]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[31]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dqs[0]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[1]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[2]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[3]                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[0]                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[1]                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[2]                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[3]                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; I2C_SCL                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; I2C_SDA                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oct_rzqin                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_clk                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_reset_n                                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT                                                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[0]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[1]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[2]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[3]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[4]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[5]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[6]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_pio_external_connection_export[7]                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; uart_0_external_connection_rxd                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms                                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck                                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi                                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo                                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_if_lpddr2_emif_0_pll_ref_clk_clk(n)                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                     ;
+----------------------------------------------+------------------------------------------------+-------------------+
; Source Clock(s)                              ; Destination Clock(s)                           ; Delay Added in ns ;
+----------------------------------------------+------------------------------------------------+-------------------+
; NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk ; NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk   ; 531.3             ;
; altera_reserved_tck                          ; altera_reserved_tck                            ; 493.7             ;
; clk_clk                                      ; clk_clk                                        ; 389.8             ;
; NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_avl_clk ; NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_avl_clk   ; 169.0             ;
; NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk ; NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_avl_clk   ; 134.5             ;
; NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk ; NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_write_clk ; 40.8              ;
+----------------------------------------------+------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                            ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                      ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_done                                                                                                                                                                              ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_DONE                                                                                                                                                                                                        ; 2.273             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[12]                                                                                                    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[20]                                                                                                                                                                                 ; 2.156             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset:ureset|nios2_system_v0_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_afi_clk|reset_reg[15]                                    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|lfifo~LFIFO_IN_READ_EN_DFF       ; 2.060             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[6]                                                                                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[20]                                                                                                                                                                                 ; 1.936             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_reset_mem_stable                                                                                                                                                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|vfifo~QVLD_IN_DFF                ; 1.914             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[3]                                                                                                                                                           ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|lfifo~RD_LATENCY_DFF_4           ; 1.881             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[0]                                                                                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[7]                                                                                                                                                                                  ; 1.851             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[2]                                                                                                                                                           ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|lfifo~RD_LATENCY_DFF_3           ; 1.814             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[0]                                                                                                                                                           ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|lfifo~RD_LATENCY_DFF_1           ; 1.759             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[7]                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[7]                                                                                                                                                                                  ; 1.751             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[5]                                                                                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[20]                                                                                                                                                                                 ; 1.744             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[1]                                                                                                                                                           ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|lfifo~RD_LATENCY_DFF_2           ; 1.680             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[4]                                                                                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[20]                                                                                                                                                                                 ; 1.674             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[7]                                                                  ; 1.635             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[11]                                                                                                    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[20]                                                                                                                                                                                 ; 1.629             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[10]                                                                                                    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[20]                                                                                                                                                                                 ; 1.616             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[0]                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[0]                                                                                                                                                                                  ; 1.604             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[1]                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[1]                                                                                                                                                                                  ; 1.604             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[9]                                                                                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[20]                                                                                                                                                                                 ; 1.598             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[2]                                                                                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[20]                                                                                                                                                                                 ; 1.588             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[7]                                                                                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[20]                                                                                                                                                                                 ; 1.581             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[3]                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[3]                                                                                                                                                                                  ; 1.571             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[2]                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[2]                                                                                                                                                                                  ; 1.559             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[5]                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[5]                                                                                                                                                                                  ; 1.555             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[1]                                                                                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[7]                                                                                                                                                                                  ; 1.548             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[6]                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[6]                                                                                                                                                                                  ; 1.531             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[4]                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[4]                                                                                                                                                                                  ; 1.519             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[0]                                                                                             ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[0]                                                                                                                                                                                  ; 1.514             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[1]                                                                                             ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[1]                                                                                                                                                                                  ; 1.514             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[1]                                                                                                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[1]                                                                                                                                                                                  ; 1.508             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state.RW_MGR_STATE_DONE                                                                                                ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|cmd_done_avl                                                                                                                                                                                           ; 1.498             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[3]                                                                                                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[3]                                                                                                                                                                                  ; 1.484             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                       ; 1.481             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[2]                                                                                                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[2]                                                                                                                                                                                  ; 1.470             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[4]                                                                                                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[4]                                                                                                                                                                                  ; 1.470             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[5]                                                                                                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[5]                                                                                                                                                                                  ; 1.457             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[0]                                                                                                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[0]                                                                                                                                                                                  ; 1.457             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[8]                                                                                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[20]                                                                                                                                                                                 ; 1.437             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_c0:c0|alt_mem_if_nextgen_lpddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_read_full_r          ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_to_fr_vfifo_qvld~DFFLO        ; 1.435             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[6]                                                                                                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[6]                                                                                                                                                                                  ; 1.387             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                    ; 1.384             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                        ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                             ; 1.289             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                             ; 1.268             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                            ; 1.204             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[3]                                                                                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|rw_manager_lpddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[20]                                                                                                                                                                                 ; 1.193             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[31]                  ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[30]                                                                 ; 1.192             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                      ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                            ; 1.188             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_increment_vfifo_fr_pre_combined[3]                                                                                                                                           ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0:p0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_memphy:umemphy|nios2_system_v0_mem_if_lpddr2_emif_0_p0_new_io_pads:uio_pads|nios2_system_v0_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev_lpddr2:altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr~DFFHI0 ; 1.177             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                       ; 1.166             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                   ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                  ; 1.162             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                                                  ; 1.157             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                         ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                    ; 1.156             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                                                  ; 1.154             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                                  ; 1.154             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                         ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                    ; 1.154             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                         ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                    ; 1.154             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                            ; 1.153             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                        ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                    ; 1.152             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                  ; 1.147             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[7]                                                                  ; 1.147             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                              ; 1.145             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                              ; 1.140             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                       ; 1.136             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                       ; 1.136             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                       ; 1.136             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                       ; 1.136             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                       ; 1.136             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                       ; 1.136             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                       ; 1.136             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                       ; 1.136             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                       ; 1.136             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                       ; 1.136             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                       ; 1.136             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                       ; 1.136             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                              ; 1.125             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1] ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                 ; 1.116             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                    ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                       ; 1.116             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                           ; 1.113             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[7]                   ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[6]                                                                  ; 1.103             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                           ; 1.102             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                             ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                         ; 1.101             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                     ; 1.099             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[35]                  ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[34]                                                                 ; 1.096             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                   ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                      ; 1.083             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                      ; 1.069             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                          ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                      ; 1.062             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                             ; nios2_system_v0:NIOS_2|nios2_system_v0_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                         ; 1.061             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[9]                   ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[8]                                                                  ; 1.060             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                  ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                 ; 1.058             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[22]                  ; nios2_system_v0:NIOS_2|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck|sr[21]                                                                 ; 1.058             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                       ; 1.057             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                  ; 1.056             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                     ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                            ; 1.056             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                      ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                            ; 1.056             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                      ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                            ; 1.056             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                      ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                            ; 1.056             ;
; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                      ; nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                            ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                       ; 1.050             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                       ; 1.050             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                       ; 1.050             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CGXFC5C6F27C7 for design "Kursa_Darbs"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 13 pins of 124 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184025): 1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "mem_if_lpddr2_emif_0_pll_ref_clk_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "mem_if_lpddr2_emif_0_pll_ref_clk_clk(n)". File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/TOP.vhd Line: 14
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL
Info (11178): Promoted 7 clocks (7 global)
    Info (11162): nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_clk~CLKENA0 with 2 fanout uses global clock CLKCTRL_G9
    Info (11162): nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_write_clk~CLKENA0 with 2 fanout uses global clock CLKCTRL_G10
    Info (11162): nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_addr_cmd_clk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7
    Info (11162): nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk~CLKENA0 with 2075 fanout uses global clock CLKCTRL_G6
    Info (11162): nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk~CLKENA0 with 373 fanout uses global clock CLKCTRL_G4
    Info (11162): nios2_system_v0:NIOS_2|nios2_system_v0_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_pll0:pll0|afi_phy_clk~CLKENA0 with 4257 fanout uses global clock CLKCTRL_G8
    Info (11162): clk_clk~inputCLKENA0 with 3375 fanout uses global clock CLKCTRL_G11
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:06
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'nios2_system_v0/synthesis/submodules/nios2_system_v0_mem_if_lpddr2_emif_0_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'nios2_system_v0.sdc'
Warning (332174): Ignored filter at nios2_system_v0.sdc(2): PLD_CLOCKINPUT could not be matched with a port File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc Line: 2
Warning (332049): Ignored create_clock at nios2_system_v0.sdc(2): Argument <targets> is an empty collection File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc Line: 2
    Info (332050): create_clock -name sopc_clk -period 20 [get_ports PLD_CLOCKINPUT] File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc Line: 2
Warning (332174): Ignored filter at nios2_system_v0.sdc(5): LEDG[*] could not be matched with a port File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc Line: 5
Warning (332049): Ignored set_false_path at nios2_system_v0.sdc(5): Argument <to> is an empty collection File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports LEDG[*]] File: C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/nios2_system_v0.sdc Line: 5
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332060): Node: COUNTER_GEN_1:CLK_DIVIDER|Counter[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register VGA_DRIVER:VGA_DRIVER|COUNTER_GEN_1:VSYNC_CLOCK|Counter[9] is being clocked by COUNTER_GEN_1:CLK_DIVIDER|Counter[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|pll0|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|pll0|pll2~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: NIOS_2|mem_if_lpddr2_emif_0|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 22 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):    8.000      clk_clk
    Info (332111):    3.333 memory_mem_ck[0]
    Info (332111):    3.333 memory_mem_ck_n[0]
    Info (332111):    3.333 memory_mem_dqs[0]_IN
    Info (332111):    3.333 memory_mem_dqs[0]_OUT
    Info (332111):    3.333 memory_mem_dqs[1]_IN
    Info (332111):    3.333 memory_mem_dqs[1]_OUT
    Info (332111):    3.333 memory_mem_dqs[2]_IN
    Info (332111):    3.333 memory_mem_dqs[2]_OUT
    Info (332111):    3.333 memory_mem_dqs[3]_IN
    Info (332111):    3.333 memory_mem_dqs[3]_OUT
    Info (332111):    3.333 memory_mem_dqs_n[0]_OUT
    Info (332111):    3.333 memory_mem_dqs_n[1]_OUT
    Info (332111):    3.333 memory_mem_dqs_n[2]_OUT
    Info (332111):    3.333 memory_mem_dqs_n[3]_OUT
    Info (332111):    3.333 NIOS_2|mem_if_lpddr2_emif_0|nios2_system_v0_mem_if_lpddr2_emif_0_p0_sampling_clock
    Info (332111):    6.666 NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_afi_clk
    Info (332111):   13.333 NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_avl_clk
    Info (332111):   40.000 NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_config_clk
    Info (332111):    3.333 NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk
    Info (332111):    3.333 NIOS_2|mem_if_lpddr2_emif_0|pll0|pll_write_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 288 registers into blocks of type Block RAM
    Extra Info (176218): Packed 224 registers into blocks of type DSP block
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
    Extra Info (176220): Created 96 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "seg_pio_0_external_connection_export[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_0_external_connection_export[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_0_external_connection_export[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_0_external_connection_export[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_0_external_connection_export[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_0_external_connection_export[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_0_external_connection_export[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_1_external_connection_export[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_1_external_connection_export[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_1_external_connection_export[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_1_external_connection_export[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_1_external_connection_export[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_1_external_connection_export[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_1_external_connection_export[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_2_external_connection_export[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_2_external_connection_export[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_2_external_connection_export[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_2_external_connection_export[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_2_external_connection_export[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_2_external_connection_export[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "seg_pio_2_external_connection_export[6]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:34
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:44
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:29
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 12% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:02
Info (11888): Total time spent on timing analysis during the Fitter is 51.92 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:52
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/output_files/Kursa_Darbs.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 7578 megabytes
    Info: Processing ended: Thu Jan 28 09:58:23 2021
    Info: Elapsed time: 00:05:12
    Info: Total CPU time (on all processors): 00:12:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/Kursa_Darbs/output_files/Kursa_Darbs.fit.smsg.


