{"Source Block": ["verilog-ethernet/rtl/udp_ip_tx.v@181:191@HdlIdDef", "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_demux_4.v@195:205", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@184:194", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@183:193", "reg error_invalid_checksum_reg = 0, error_invalid_checksum_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@149:159", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@184:194", "reg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\nassign output_ip_hdr_valid = output_ip_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@219:229", "reg [15:0] output_udp_checksum_reg = 0, output_udp_checksum_next;\n\n// internal datapath\nreg [7:0] output_udp_payload_tdata_int;\nreg       output_udp_payload_tvalid_int;\nreg       output_udp_payload_tready_int = 0;\nreg       output_udp_payload_tlast_int;\nreg       output_udp_payload_tuser_int;\nwire      output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@151:161", "reg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_demux_4.v@196:206", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@190:200", "reg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@192:202", "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0]  output_udp_payload_tdata_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@182:192", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@115:125", "reg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@180:190", "reg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@150:160", "\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@188:198", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@203:213", "reg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/ip_demux_4.v@198:208", "reg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\nassign output_0_ip_hdr_valid = output_0_ip_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@181:191", "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\nreg error_invalid_checksum_reg = 0, error_invalid_checksum_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@184:194", "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@113:123", "\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@179:189", "\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@206:216", "// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@202:212", "// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@153:163", "reg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@182:192", "\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@152:162", "// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@191:201", "reg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0]  output_udp_payload_tdata_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_mux_4.v@199:209", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@200:210", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@183:193", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@152:162", "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@188:198", "reg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\nassign output_ip_hdr_valid = output_ip_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@201:211", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@114:124", "reg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@189:199", "// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@183:193", "reg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@205:215", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@188:198", "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@151:161", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@225:235", "\n// internal datapath\nreg [63:0] output_udp_payload_tdata_int;\nreg [7:0]  output_udp_payload_tkeep_int;\nreg        output_udp_payload_tvalid_int;\nreg        output_udp_payload_tready_int = 0;\nreg        output_udp_payload_tlast_int;\nreg        output_udp_payload_tuser_int;\nwire       output_udp_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@147:157", "reg [31:0] output_ip_dest_ip_reg = 0, output_ip_dest_ip_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@197:207", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_ip_hdr_ready = input_ip_hdr_ready_reg;\nassign input_ip_payload_tready = input_ip_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@185:195", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@185:195", "\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@187:197", "reg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@186:196", "reg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_ip_hdr_valid = output_ip_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@148:158", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_0_ip_hdr_ready = input_0_ip_hdr_ready_reg;\nassign input_1_ip_hdr_ready = input_1_ip_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@186:196", "// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\nwire       output_ip_payload_tready_int_early;\n\nassign input_udp_hdr_ready = input_udp_hdr_ready_reg;\nassign input_udp_payload_tready = input_udp_payload_tready_reg;\n"]], "Diff Content": {"Delete": [[186, "reg       output_ip_payload_tready_int = 0;\n"]], "Add": [[186, "reg       output_ip_payload_tready_int_reg = 1'b0;\n"]]}}