Info: Using uarch 'gowin' for device 'GW1NR-LV9QN88PC6/I5'

Info: Reading constraints...
Info: Create constant nets...
Info: Modify LUTs...
Info: Pack IOBs...
Info: Pack diff IOBs...
Info: Pack IO logic...
Info: Pack DESER16 logic...
Info: Pack GSR...
Info: Pack HCLK cells...
Info: Pack wide LUTs...
Info: Packed MUX2_LUT8:0, MUX2_LU7:0, MUX2_LUT6:0, MUX2_LUT5:0
Info: Pack ALUs...
Info: Pack PLL...
Info: Pack RAMs...
Info: Pack BSRAMs...
Info: Pack DSP...
Info: Pack INV...
Info: Pack buffered nets...
Info: Checksum: 0x0cb4c0d0

Info: Device utilisation:
Info: 	                 VCC:       1/      1   100%
Info: 	                 IOB:      20/    274     7%
Info: 	                LUT4:    1206/   8640    13%
Info: 	              OSER16:       0/     80     0%
Info: 	              IDES16:       0/     80     0%
Info: 	            IOLOGICI:       0/    276     0%
Info: 	            IOLOGICO:       0/    276     0%
Info: 	           MUX2_LUT5:       0/   4320     0%
Info: 	           MUX2_LUT6:       0/   2160     0%
Info: 	           MUX2_LUT7:       0/   1080     0%
Info: 	           MUX2_LUT8:       0/   1080     0%
Info: 	                 ALU:       0/   6480     0%
Info: 	                 GND:       1/      1   100%
Info: 	                 DFF:     920/   6480    14%
Info: 	           RAM16SDP4:       0/    270     0%
Info: 	               BSRAM:       0/     26     0%
Info: 	              ALU54D:       0/     10     0%
Info: 	     MULTADDALU18X18:       0/     10     0%
Info: 	        MULTALU18X18:       0/     10     0%
Info: 	        MULTALU36X18:       0/     10     0%
Info: 	           MULT36X36:       0/      5     0%
Info: 	           MULT18X18:       0/     20     0%
Info: 	             MULT9X9:       0/     40     0%
Info: 	              PADD18:       0/     20     0%
Info: 	               PADD9:       0/     40     0%
Info: 	                 GSR:       1/      1   100%
Info: 	                 OSC:       0/      1     0%
Info: 	                rPLL:       0/      2     0%
Info: 	                BUFG:       0/     22     0%
Info: 	                DQCE:       0/     24     0%
Info: 	                 DCS:       0/      8     0%
Info: 	              CLKDIV:       0/      8     0%
Info: 	             CLKDIV2:       0/     16     0%

Info: Running custom HCLK placer...
Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 2129 cells, random placement wirelen = 68956.
Info:     at initial placer iter 0, wirelen = 635
Info:     at initial placer iter 1, wirelen = 661
Info:     at initial placer iter 2, wirelen = 658
Info:     at initial placer iter 3, wirelen = 657
Info: Running main analytical placer, max placement attempts per cell = 577275.
Info:     at iteration #1, type GSR: wirelen solved = 657, spread = 657, legal = 657; time = 0.01s
Info:     at iteration #1, type VCC: wirelen solved = 657, spread = 657, legal = 657; time = 0.01s
Info:     at iteration #1, type LUT4: wirelen solved = 2068, spread = 13311, legal = 13311; time = 0.02s
Info:     at iteration #1, type DFF: wirelen solved = 6561, spread = 7834, legal = 10882; time = 0.10s
Info:     at iteration #1, type GND: wirelen solved = 10882, spread = 10882, legal = 10922; time = 0.01s
Info:     at iteration #1, type ALL: wirelen solved = 651, spread = 7962, legal = 13250; time = 0.18s
Info:     at iteration #2, type GSR: wirelen solved = 13250, spread = 13250, legal = 13250; time = 0.01s
Info:     at iteration #2, type VCC: wirelen solved = 13250, spread = 13250, legal = 13250; time = 0.01s
Info:     at iteration #2, type LUT4: wirelen solved = 6696, spread = 10569, legal = 11129; time = 0.02s
Info:     at iteration #2, type DFF: wirelen solved = 5899, spread = 6495, legal = 7468; time = 0.03s
Info:     at iteration #2, type GND: wirelen solved = 7430, spread = 7430, legal = 7468; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 1058, spread = 4863, legal = 9280; time = 0.10s
Info:     at iteration #3, type GSR: wirelen solved = 9280, spread = 9280, legal = 9280; time = 0.01s
Info:     at iteration #3, type VCC: wirelen solved = 9280, spread = 9280, legal = 9280; time = 0.01s
Info:     at iteration #3, type LUT4: wirelen solved = 5234, spread = 8716, legal = 9395; time = 0.02s
Info:     at iteration #3, type DFF: wirelen solved = 5406, spread = 6349, legal = 7141; time = 0.03s
Info:     at iteration #3, type GND: wirelen solved = 7109, spread = 7109, legal = 7141; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 1411, spread = 5882, legal = 8399; time = 0.07s
Info:     at iteration #4, type GSR: wirelen solved = 8399, spread = 8399, legal = 8399; time = 0.01s
Info:     at iteration #4, type VCC: wirelen solved = 8399, spread = 8399, legal = 8399; time = 0.01s
Info:     at iteration #4, type LUT4: wirelen solved = 5041, spread = 8414, legal = 8951; time = 0.02s
Info:     at iteration #4, type DFF: wirelen solved = 5309, spread = 6371, legal = 6953; time = 0.03s
Info:     at iteration #4, type GND: wirelen solved = 6922, spread = 6922, legal = 6953; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 1564, spread = 5337, legal = 8411; time = 0.10s
Info:     at iteration #5, type GSR: wirelen solved = 8411, spread = 8411, legal = 8411; time = 0.01s
Info:     at iteration #5, type VCC: wirelen solved = 8411, spread = 8411, legal = 8411; time = 0.01s
Info:     at iteration #5, type LUT4: wirelen solved = 5307, spread = 8846, legal = 9122; time = 0.02s
Info:     at iteration #5, type DFF: wirelen solved = 5089, spread = 7266, legal = 7517; time = 0.02s
Info:     at iteration #5, type GND: wirelen solved = 7491, spread = 7491, legal = 7517; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 1764, spread = 4988, legal = 7603; time = 0.07s
Info:     at iteration #6, type GSR: wirelen solved = 7603, spread = 7603, legal = 7603; time = 0.01s
Info:     at iteration #6, type VCC: wirelen solved = 7603, spread = 7603, legal = 7603; time = 0.01s
Info:     at iteration #6, type LUT4: wirelen solved = 4716, spread = 7768, legal = 8482; time = 0.02s
Info:     at iteration #6, type DFF: wirelen solved = 5427, spread = 6405, legal = 6664; time = 0.02s
Info:     at iteration #6, type GND: wirelen solved = 6642, spread = 6642, legal = 6664; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 1920, spread = 5304, legal = 8076; time = 0.09s
Info:     at iteration #7, type GSR: wirelen solved = 8076, spread = 8076, legal = 8076; time = 0.02s
Info:     at iteration #7, type VCC: wirelen solved = 8076, spread = 8076, legal = 8076; time = 0.01s
Info:     at iteration #7, type LUT4: wirelen solved = 4818, spread = 6620, legal = 7273; time = 0.02s
Info:     at iteration #7, type DFF: wirelen solved = 5053, spread = 5524, legal = 6072; time = 0.02s
Info:     at iteration #7, type GND: wirelen solved = 6070, spread = 6070, legal = 6072; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 2174, spread = 6840, legal = 8182; time = 0.06s
Info:     at iteration #8, type GSR: wirelen solved = 8182, spread = 8182, legal = 8182; time = 0.01s
Info:     at iteration #8, type VCC: wirelen solved = 8182, spread = 8182, legal = 8182; time = 0.01s
Info:     at iteration #8, type LUT4: wirelen solved = 5720, spread = 7777, legal = 8871; time = 0.02s
Info:     at iteration #8, type DFF: wirelen solved = 5643, spread = 6138, legal = 6624; time = 0.02s
Info:     at iteration #8, type GND: wirelen solved = 6622, spread = 6622, legal = 6624; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 2375, spread = 5500, legal = 6667; time = 0.05s
Info:     at iteration #9, type GSR: wirelen solved = 6667, spread = 6667, legal = 6667; time = 0.01s
Info:     at iteration #9, type VCC: wirelen solved = 6667, spread = 6667, legal = 6667; time = 0.01s
Info:     at iteration #9, type LUT4: wirelen solved = 4893, spread = 6128, legal = 7008; time = 0.02s
Info:     at iteration #9, type DFF: wirelen solved = 5111, spread = 5601, legal = 6228; time = 0.02s
Info:     at iteration #9, type GND: wirelen solved = 6226, spread = 6226, legal = 6228; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 2395, spread = 5299, legal = 6505; time = 0.05s
Info:     at iteration #10, type GSR: wirelen solved = 6505, spread = 6505, legal = 6505; time = 0.01s
Info:     at iteration #10, type VCC: wirelen solved = 6505, spread = 6505, legal = 6505; time = 0.01s
Info:     at iteration #10, type LUT4: wirelen solved = 5056, spread = 6275, legal = 6787; time = 0.02s
Info:     at iteration #10, type DFF: wirelen solved = 4532, spread = 5813, legal = 6208; time = 0.02s
Info:     at iteration #10, type GND: wirelen solved = 6206, spread = 6206, legal = 6208; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 2553, spread = 4401, legal = 5291; time = 0.04s
Info:     at iteration #11, type GSR: wirelen solved = 5291, spread = 5291, legal = 5291; time = 0.01s
Info:     at iteration #11, type VCC: wirelen solved = 5291, spread = 5291, legal = 5291; time = 0.01s
Info:     at iteration #11, type LUT4: wirelen solved = 4292, spread = 5728, legal = 6218; time = 0.02s
Info:     at iteration #11, type DFF: wirelen solved = 4373, spread = 4727, legal = 5329; time = 0.02s
Info:     at iteration #11, type GND: wirelen solved = 5327, spread = 5327, legal = 5329; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 2427, spread = 4874, legal = 5482; time = 0.04s
Info:     at iteration #12, type GSR: wirelen solved = 5482, spread = 5482, legal = 5482; time = 0.01s
Info:     at iteration #12, type VCC: wirelen solved = 5482, spread = 5482, legal = 5482; time = 0.01s
Info:     at iteration #12, type LUT4: wirelen solved = 4203, spread = 5518, legal = 5733; time = 0.02s
Info:     at iteration #12, type DFF: wirelen solved = 4316, spread = 4598, legal = 5863; time = 0.03s
Info:     at iteration #12, type GND: wirelen solved = 5862, spread = 5862, legal = 5863; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 2670, spread = 4579, legal = 5530; time = 0.04s
Info:     at iteration #13, type GSR: wirelen solved = 5530, spread = 5530, legal = 5530; time = 0.01s
Info:     at iteration #13, type VCC: wirelen solved = 5530, spread = 5530, legal = 5530; time = 0.01s
Info:     at iteration #13, type LUT4: wirelen solved = 4610, spread = 5285, legal = 6085; time = 0.02s
Info:     at iteration #13, type DFF: wirelen solved = 4671, spread = 5320, legal = 5873; time = 0.03s
Info:     at iteration #13, type GND: wirelen solved = 5873, spread = 5873, legal = 5873; time = 0.01s
Info:     at iteration #13, type ALL: wirelen solved = 2679, spread = 4393, legal = 5520; time = 0.05s
Info:     at iteration #14, type GSR: wirelen solved = 5520, spread = 5520, legal = 5520; time = 0.01s
Info:     at iteration #14, type VCC: wirelen solved = 5520, spread = 5520, legal = 5520; time = 0.02s
Info:     at iteration #14, type LUT4: wirelen solved = 4732, spread = 5366, legal = 5995; time = 0.03s
Info:     at iteration #14, type DFF: wirelen solved = 4448, spread = 7152, legal = 7387; time = 0.02s
Info:     at iteration #14, type GND: wirelen solved = 7387, spread = 7387, legal = 7387; time = 0.01s
Info:     at iteration #14, type ALL: wirelen solved = 2708, spread = 4912, legal = 6744; time = 0.06s
Info:     at iteration #15, type GSR: wirelen solved = 6744, spread = 6744, legal = 6744; time = 0.01s
Info:     at iteration #15, type VCC: wirelen solved = 6744, spread = 6744, legal = 6744; time = 0.01s
Info:     at iteration #15, type LUT4: wirelen solved = 5675, spread = 7221, legal = 7834; time = 0.02s
Info:     at iteration #15, type DFF: wirelen solved = 4866, spread = 6278, legal = 7103; time = 0.03s
Info:     at iteration #15, type GND: wirelen solved = 7103, spread = 7103, legal = 7103; time = 0.01s
Info:     at iteration #15, type ALL: wirelen solved = 2856, spread = 4294, legal = 6587; time = 0.06s
Info: HeAP Placer Time: 2.76s
Info:   of which solving equations: 1.59s
Info:   of which spreading cells: 0.16s
Info:   of which strict legalisation: 0.82s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 29, wirelen = 5291
Info:   at iteration #5: temp = 0.000000, timing cost = 13, wirelen = 4424
Info:   at iteration #10: temp = 0.000000, timing cost = 13, wirelen = 3918
Info:   at iteration #15: temp = 0.000000, timing cost = 12, wirelen = 3685
Info:   at iteration #20: temp = 0.000000, timing cost = 12, wirelen = 3527
Info:   at iteration #25: temp = 0.000000, timing cost = 12, wirelen = 3394
Info:   at iteration #30: temp = 0.000000, timing cost = 11, wirelen = 3217
Info:   at iteration #35: temp = 0.000000, timing cost = 11, wirelen = 3108
Info:   at iteration #40: temp = 0.000000, timing cost = 11, wirelen = 3043
Info:   at iteration #45: temp = 0.000000, timing cost = 11, wirelen = 3013
Info:   at iteration #50: temp = 0.000000, timing cost = 11, wirelen = 2998
Info:   at iteration #51: temp = 0.000000, timing cost = 11, wirelen = 2997 
Info: SA placement time 3.77s

Info: Max frequency for clock 'sysclk': 105.24 MHz (PASS at 27.00 MHz)

Info: Slack histogram:
Info:  legend: * represents 5 endpoint(s)
Info:          + represents [1,5) endpoint(s)
Info: [ 27535,  27976) |**+
Info: [ 27976,  28417) |+
Info: [ 28417,  28858) |+
Info: [ 28858,  29299) |+
Info: [ 29299,  29740) |**+
Info: [ 29740,  30181) |***+
Info: [ 30181,  30622) |***+
Info: [ 30622,  31063) |**+
Info: [ 31063,  31504) |***+
Info: [ 31504,  31945) |+
Info: [ 31945,  32386) |*+
Info: [ 32386,  32827) |+
Info: [ 32827,  33268) |****+
Info: [ 33268,  33709) |****+
Info: [ 33709,  34150) |************+
Info: [ 34150,  34591) |***********+
Info: [ 34591,  35032) |****************************+
Info: [ 35032,  35473) |***************+
Info: [ 35473,  35914) |******+
Info: [ 35914,  36355) |************************************************************ 
Info: Checksum: 0xa4a86489
Info: Routing globals...
Info:     'sysclk' net was routed  using global resources only.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5575 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      243        756 |  243   756 |      4825|       1.29       1.29|
Info:       2000 |      365       1634 |  122   878 |      4104|       1.27       2.57|
Info:       3000 |      524       2475 |  159   841 |      3306|       0.75       3.31|
Info:       4000 |      658       3341 |  134   866 |      2458|       1.21       4.52|
Info:       5000 |      878       4121 |  220   780 |      1735|       1.46       5.98|
Info:       6000 |     1113       4886 |  235   765 |      1047|       1.54       7.52|
Info:       7000 |     1401       5598 |  288   712 |       475|       1.37       8.90|
Info:       7871 |     1693       6178 |  292   580 |         0|       1.39      10.29|
Info: Routing complete.
Info: Router1 time 10.29s
Info: Checksum: 0x682d6082

Info: Critical path report for clock 'sysclk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source spi0.byte_data_received_DFFE_Q_67.Q
Info:  0.5  0.9    Net VAROUT32_STEPDIR4_VELOCITY[4] (22,11) -> (22,11)
Info:                Sink stepdir4.velocityAbs_DFF_Q_24_D_LUT4_F_I2_LUT4_F.I1
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1  2.0  Source stepdir4.velocityAbs_DFF_Q_24_D_LUT4_F_I2_LUT4_F.F
Info:  0.5  2.5    Net stepdir4.velocityAbs_DFF_Q_24_D_LUT4_F_I2[3] (22,11) -> (22,11)
Info:                Sink stepdir4.velocityAbs_DFF_Q_21_D_LUT4_F_I2_LUT4_F.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6  3.1  Source stepdir4.velocityAbs_DFF_Q_21_D_LUT4_F_I2_LUT4_F.F
Info:  0.5  3.6    Net stepdir4.velocityAbs_DFF_Q_21_D_LUT4_F_I2[3] (22,11) -> (23,11)
Info:                Sink stepdir4.velocityAbs_DFF_Q_18_D_LUT4_F_I2_LUT4_F.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6  4.2  Source stepdir4.velocityAbs_DFF_Q_18_D_LUT4_F_I2_LUT4_F.F
Info:  0.9  5.1    Net stepdir4.velocityAbs_DFF_Q_18_D_LUT4_F_I2[3] (23,11) -> (24,11)
Info:                Sink stepdir4.velocityAbs_DFF_Q_15_D_LUT4_F_I2_LUT4_F.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6  5.8  Source stepdir4.velocityAbs_DFF_Q_15_D_LUT4_F_I2_LUT4_F.F
Info:  0.4  6.2    Net stepdir4.velocityAbs_DFF_Q_15_D_LUT4_F_I2[3] (24,11) -> (25,11)
Info:                Sink stepdir4.velocityAbs_DFF_Q_11_D_LUT4_F_I2_LUT4_F.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6  6.8  Source stepdir4.velocityAbs_DFF_Q_11_D_LUT4_F_I2_LUT4_F.F
Info:  0.8  7.6    Net stepdir4.velocityAbs_DFF_Q_11_D_LUT4_F_I2[3] (25,11) -> (27,11)
Info:                Sink stepdir4.velocityAbs_DFF_Q_8_D_LUT4_F_I2_LUT4_F.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6  8.2  Source stepdir4.velocityAbs_DFF_Q_8_D_LUT4_F_I2_LUT4_F.F
Info:  0.8  9.0    Net stepdir4.velocityAbs_DFF_Q_8_D_LUT4_F_I2[3] (27,11) -> (27,13)
Info:                Sink stepdir4.velocityAbs_DFF_Q_5_D_LUT4_F_I2_LUT4_F.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6  9.7  Source stepdir4.velocityAbs_DFF_Q_5_D_LUT4_F_I2_LUT4_F.F
Info:  0.3 10.0    Net stepdir4.velocityAbs_DFF_Q_5_D_LUT4_F_I2[3] (27,13) -> (27,13)
Info:                Sink stepdir4.velocityAbs_DFF_Q_3_D_LUT3_F_I1_LUT4_F.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6 10.6  Source stepdir4.velocityAbs_DFF_Q_3_D_LUT3_F_I1_LUT4_F.F
Info:  0.4 11.0    Net stepdir4.velocityAbs_DFF_Q_3_D_LUT3_F_I1[3] (27,13) -> (27,14)
Info:                Sink stepdir4.velocityAbs_DFF_Q_3_D_LUT3_F_I1_LUT4_I3.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6 11.6  Source stepdir4.velocityAbs_DFF_Q_3_D_LUT3_F_I1_LUT4_I3.F
Info:  0.9 12.5    Net stepdir4.positionMem_DFFE_Q_10_D_LUT4_F_I2_LUT4_I3_F_LUT4_I2_F[2] (27,14) -> (28,15)
Info:                Sink stepdir4.positionMem_DFFE_Q_4_D_LUT4_F_I2_LUT4_F.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6 13.2  Source stepdir4.positionMem_DFFE_Q_4_D_LUT4_F_I2_LUT4_F.F
Info:  0.5 13.6    Net stepdir4.positionMem_DFFE_Q_4_D_LUT4_F_I2[3] (28,15) -> (28,15)
Info:                Sink stepdir4.positionMem_DFFE_Q_4_D_LUT4_F.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6 14.3  Source stepdir4.positionMem_DFFE_Q_4_D_LUT4_F.F
Info:  0.0 14.3    Net stepdir4.positionMem_DFFE_Q_4_D (28,15) -> (28,15)
Info:                Sink stepdir4.positionMem_DFFE_Q_4.D
Info:  0.4 14.7  Setup stepdir4.positionMem_DFFE_Q_4.D
Info: 8.2 ns logic, 6.5 ns routing

Info: Max frequency for clock 'sysclk': 68.20 MHz (PASS at 27.00 MHz)

Info: Slack histogram:
Info:  legend: * represents 5 endpoint(s)
Info:          + represents [1,5) endpoint(s)
Info: [ 22374,  23049) |+
Info: [ 23049,  23724) |*+
Info: [ 23724,  24399) |+
Info: [ 24399,  25074) |+
Info: [ 25074,  25749) |+
Info: [ 25749,  26424) |**+
Info: [ 26424,  27099) |****+
Info: [ 27099,  27774) |***+
Info: [ 27774,  28449) |*+
Info: [ 28449,  29124) |***+
Info: [ 29124,  29799) |*+
Info: [ 29799,  30474) |+
Info: [ 30474,  31149) |*+
Info: [ 31149,  31824) |*****+
Info: [ 31824,  32499) |*********************+
Info: [ 32499,  33174) |*********+
Info: [ 33174,  33849) |******+
Info: [ 33849,  34524) |*************+
Info: [ 34524,  35199) |****************+
Info: [ 35199,  35874) |************************************************************ 

Info: Program finished normally.
