OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/alu/runs/RUN_2025.05.25_10.15.59/tmp/routing/23-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   alu
Die area:                 ( 0 0 ) ( 82865 93585 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     701
Number of terminals:      29
Number of snets:          2
Number of nets:           215

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 124.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 8057.
[INFO DRT-0033] mcon shape region query size = 3984.
[INFO DRT-0033] met1 shape region query size = 1537.
[INFO DRT-0033] via shape region query size = 540.
[INFO DRT-0033] met2 shape region query size = 332.
[INFO DRT-0033] via2 shape region query size = 432.
[INFO DRT-0033] met3 shape region query size = 343.
[INFO DRT-0033] via3 shape region query size = 432.
[INFO DRT-0033] met4 shape region query size = 156.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 399 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 106 unique inst patterns.
[INFO DRT-0084]   Complete 122 groups.
#scanned instances     = 701
#unique  instances     = 124
#stdCellGenAp          = 2952
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2353
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 696
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 121.91 (MB), peak = 121.91 (MB)

Number of guides:     1350

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 12 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 13 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 501.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 347.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 173.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 21.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 674 vertical wires in 1 frboxes and 368 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 76 vertical wires in 1 frboxes and 99 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 125.18 (MB), peak = 125.18 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 125.18 (MB), peak = 125.18 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 133.16 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:01, memory = 145.06 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:02, memory = 145.06 (MB).
    Completing 40% with 58 violations.
    elapsed time = 00:00:02, memory = 145.06 (MB).
[INFO DRT-0199]   Number of violations = 101.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        2      9      1      6
Recheck              0     29     14      0
Short                0     39      1      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 487.41 (MB), peak = 487.41 (MB)
Total wire length = 4056 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2161 um.
Total wire length on LAYER met2 = 1790 um.
Total wire length on LAYER met3 = 103 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1391.
Up-via summary (total 1391):

-----------------------
 FR_MASTERSLICE       0
            li1     697
           met1     665
           met2      29
           met3       0
           met4       0
-----------------------
                   1391


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 101 violations.
    elapsed time = 00:00:00, memory = 487.41 (MB).
    Completing 20% with 101 violations.
    elapsed time = 00:00:00, memory = 487.41 (MB).
    Completing 30% with 92 violations.
    elapsed time = 00:00:00, memory = 487.41 (MB).
    Completing 40% with 96 violations.
    elapsed time = 00:00:00, memory = 487.92 (MB).
    Completing 50% with 96 violations.
    elapsed time = 00:00:01, memory = 487.92 (MB).
    Completing 60% with 60 violations.
    elapsed time = 00:00:01, memory = 487.92 (MB).
[INFO DRT-0199]   Number of violations = 37.
Viol/Layer        met1   met2   met3
Metal Spacing        8      1      5
Short               23      0      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 491.11 (MB), peak = 491.11 (MB)
Total wire length = 3976 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2129 um.
Total wire length on LAYER met2 = 1754 um.
Total wire length on LAYER met3 = 92 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1388.
Up-via summary (total 1388):

-----------------------
 FR_MASTERSLICE       0
            li1     697
           met1     667
           met2      24
           met3       0
           met4       0
-----------------------
                   1388


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 37 violations.
    elapsed time = 00:00:00, memory = 491.11 (MB).
    Completing 20% with 37 violations.
    elapsed time = 00:00:00, memory = 491.11 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:00, memory = 491.11 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:00, memory = 491.11 (MB).
    Completing 50% with 36 violations.
    elapsed time = 00:00:00, memory = 491.11 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:00, memory = 491.11 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:00, memory = 491.11 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:00, memory = 500.84 (MB).
    Completing 90% with 33 violations.
    elapsed time = 00:00:02, memory = 517.72 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:02, memory = 517.72 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Metal Spacing        2
Short               16
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 517.72 (MB), peak = 536.14 (MB)
Total wire length = 3989 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2201 um.
Total wire length on LAYER met2 = 1690 um.
Total wire length on LAYER met3 = 96 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1385.
Up-via summary (total 1385):

-----------------------
 FR_MASTERSLICE       0
            li1     697
           met1     662
           met2      26
           met3       0
           met4       0
-----------------------
                   1385


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 517.72 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 517.72 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 517.72 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 517.72 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        1
Short                2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 517.72 (MB), peak = 536.14 (MB)
Total wire length = 3980 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2173 um.
Total wire length on LAYER met2 = 1688 um.
Total wire length on LAYER met3 = 117 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1399.
Up-via summary (total 1399):

-----------------------
 FR_MASTERSLICE       0
            li1     697
           met1     667
           met2      35
           met3       0
           met4       0
-----------------------
                   1399


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 517.72 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 517.72 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 517.72 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 517.72 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 517.72 (MB), peak = 536.14 (MB)
Total wire length = 3979 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2168 um.
Total wire length on LAYER met2 = 1692 um.
Total wire length on LAYER met3 = 117 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1400.
Up-via summary (total 1400):

-----------------------
 FR_MASTERSLICE       0
            li1     697
           met1     668
           met2      35
           met3       0
           met4       0
-----------------------
                   1400


[INFO DRT-0198] Complete detail routing.
Total wire length = 3979 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2168 um.
Total wire length on LAYER met2 = 1692 um.
Total wire length on LAYER met3 = 117 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1400.
Up-via summary (total 1400):

-----------------------
 FR_MASTERSLICE       0
            li1     697
           met1     668
           met2      35
           met3       0
           met4       0
-----------------------
                   1400


[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:08, memory = 517.72 (MB), peak = 536.14 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/alu/runs/RUN_2025.05.25_10.15.59/results/routing/alu.odb'…
Writing netlist to '/openlane/designs/alu/runs/RUN_2025.05.25_10.15.59/results/routing/alu.nl.v'…
Writing powered netlist to '/openlane/designs/alu/runs/RUN_2025.05.25_10.15.59/results/routing/alu.pnl.v'…
Writing layout to '/openlane/designs/alu/runs/RUN_2025.05.25_10.15.59/results/routing/alu.def'…
