Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Thu Dec 12 02:08:28 2019

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+------------------------------------------------------------------------------------+
| Topcell | COREABC_C0                                                                         |
| Format  | Verilog                                                                            |
| Source  | C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\COREABC_C0.vm |
+---------+------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 4    | 12084 | 0.03       |
| DFF                       | 5    | 12084 | 0.04       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 36   | 84    | 42.86      |
| -- Single-ended I/O       | 36   | 84    | 42.86      |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 1    | 8     | 12.50      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 4    | 5   |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 4    | 5   |
+--------------------------+------+-----+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 3            | 0           | 0               |
| Output I/O                    | 33           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  3    |  33    |  0            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  0    | 0.00%      |
| Placed   |  0    | 0.00%      |
| UnPlaced |  36   | 100.00%    |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+-----------------------------------+
| Fanout | Type    | Name                              |
+--------+---------+-----------------------------------+
| 5      | INT_NET | Net   : PCLK_c                    |
|        |         | Driver: PCLK_ibuf_RNIFTKA/U0_RGB1 |
|        |         | Source: NETLIST                   |
+--------+---------+-----------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------------------------+
| Fanout | Type    | Name                                |
+--------+---------+-------------------------------------+
| 4      | INT_NET | Net   : PRESETN_c                   |
|        |         | Driver: COREABC_C0_0/RSTSYNC2       |
| 3      | INT_NET | Net   : PSEL_M_c                    |
|        |         | Driver: COREABC_C0_0/PSELI          |
| 3      | INT_NET | Net   : COREABC_C0_0/ICYCLE[1]      |
|        |         | Driver: COREABC_C0_0/ICYCLE[1]      |
| 3      | INT_NET | Net   : COREABC_C0_0/ICYCLE[0]      |
|        |         | Driver: COREABC_C0_0/ICYCLE[0]      |
| 2      | INT_NET | Net   : NSYSRESET_c                 |
|        |         | Driver: NSYSRESET_ibuf              |
| 2      | INT_NET | Net   : COREABC_C0_0/un3_pready_m_i |
|        |         | Driver: COREABC_C0_0/un3_pready_m   |
| 1      | INT_NET | Net   : PCLK_ibuf_RNIFTKA/U0_YNn    |
|        |         | Driver: PCLK_ibuf_RNIFTKA           |
| 1      | INT_NET | Net   : PREADY_M_c                  |
|        |         | Driver: PREADY_M_ibuf               |
| 1      | INT_NET | Net   : PCLK_ibuf_Z                 |
|        |         | Driver: PCLK_ibuf                   |
| 1      | INT_NET | Net   : COREABC_C0_0/ICYCLE_ns[0]   |
|        |         | Driver: COREABC_C0_0/ICYCLE_ns_0[0] |
+--------+---------+-------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------------------+
| Fanout | Type    | Name                                |
+--------+---------+-------------------------------------+
| 4      | INT_NET | Net   : PRESETN_c                   |
|        |         | Driver: COREABC_C0_0/RSTSYNC2       |
| 3      | INT_NET | Net   : PSEL_M_c                    |
|        |         | Driver: COREABC_C0_0/PSELI          |
| 3      | INT_NET | Net   : COREABC_C0_0/ICYCLE[1]      |
|        |         | Driver: COREABC_C0_0/ICYCLE[1]      |
| 3      | INT_NET | Net   : COREABC_C0_0/ICYCLE[0]      |
|        |         | Driver: COREABC_C0_0/ICYCLE[0]      |
| 2      | INT_NET | Net   : NSYSRESET_c                 |
|        |         | Driver: NSYSRESET_ibuf              |
| 2      | INT_NET | Net   : COREABC_C0_0/un3_pready_m_i |
|        |         | Driver: COREABC_C0_0/un3_pready_m   |
| 1      | INT_NET | Net   : PCLK_ibuf_RNIFTKA/U0_YNn    |
|        |         | Driver: PCLK_ibuf_RNIFTKA           |
| 1      | INT_NET | Net   : PREADY_M_c                  |
|        |         | Driver: PREADY_M_ibuf               |
| 1      | INT_NET | Net   : PCLK_ibuf_Z                 |
|        |         | Driver: PCLK_ibuf                   |
| 1      | INT_NET | Net   : COREABC_C0_0/ICYCLE_ns[0]   |
|        |         | Driver: COREABC_C0_0/ICYCLE_ns_0[0] |
+--------+---------+-------------------------------------+

