[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of OPA2170AIDR production of TEXAS INSTRUMENTS from the text:Package□Footprint□Comparison□(to□Scale)\nPackage□Height (to□Scale) Comparison\nD□(SO-8) DBV□(SOT23-5) DRL□(SOT553)\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018\nOPAx170 36-V,Single-Supply, SOT553, Low-Power Operational Amplifiers ValueLine\nSeries\n11Features\n1•Supply Range: 2.7Vto36V,±1.35 Vto±18V\n•Low Noise: 19nV/√Hz\n•RFIFiltered Inputs\n•Input Range Includes theNegative Supply\n•Input Range Operates toPositive Supply\n•Rail-to-Rail Output\n•Gain Bandwidth: 1.2MHz\n•Low Quiescent Current: 110µAperAmplifier\n•High Common-Mode Rejection: 120dB\n•Low Bias Current: 15pA(Maximum)\n•Industry-Standard Packages andmicro Packages\nAvailable\n•Create aCustom Design Using theOPAx170 With\ntheWEBENCH®Power Designer\n2Applications\n•Tracking Amplifier inPower Modules\n•Merchant Power Supplies\n•Transducer Amplifiers\n•Bridge Amplifiers\n•Temperature Measurements\n•Strain Gauge Amplifiers\n•Precision Integrators\n•Battery-Powered Instruments\n•Test Equipment3Description\nThe OPA170, OPA2170, and OPA4170 devices\n(OPAx170) areafamily of36-V, single-supply, low-\nnoise operational amplifiers (opamps) that feature\nmicro packages with theability tooperate onsupplies\nranging from 2.7V(±1.35 V)to36V(±18V).They\noffer good offset, drift, and bandwidth with low\nquiescent current. The single, dual, and quad\nversions allhave identical specifications formaximum\ndesign flexibility.\nUnlike most opamps, which arespecified atonly one\nsupply voltage, theOPAx170 family ofopamps is\nspecified from 2.7Vto36V.Input signals beyond the\nsupply rails donot cause phase reversal. The\nOPAx170 family isstable with capacitive loads upto\n300 pF.The input can operate 100 mVbelow the\nnegative railand within 2Vofthepositive railfor\nnormal operation. Note that these devices can\noperate with fullrail-to-rail input 100 mVbeyond the\npositive rail,butwith reduced performance within 2V\nofthe positive rail. The OPAx170 opamps are\nspecified from –40°Cto+125 °C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nOPA170SOIC (8) 4.90 mm×3.91 mm\nSOT (5) 1.60 mm×1.20 mm\nSOT-23 (5) 2.90 mm×1.60 mm\nOPA2170SOIC (8) 4.90 mm×3.91 mm\nVSSOP (8) 3.00 mm×3.00 mm\nVSSOP (8),micro size 2.30 mm×2.00 mm\nWSON (8) 2.00 mm×2.00 mm\nOPA4170SOIC (14) 8.65 mm×3.91 mm\nTSSOP (14) 5.00 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSmallest Packaging for36-V Operational Amplifiers\n2OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 3\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 7\n7.1 Absolute Maximum Ratings ...................................... 7\n7.2 ESD Ratings .............................................................. 7\n7.3 Recommended Operating Conditions ....................... 7\n7.4 Thermal Information: OPA170 .................................. 8\n7.5 Thermal Information: OPA2170 ................................ 8\n7.6 Thermal Information: OPA4170 ................................ 8\n7.7 Electrical Characteristics ........................................... 9\n7.8 Typical Characteristics ............................................ 11\n8Detailed Description ............................................ 18\n8.1 Overview ................................................................. 18\n8.2 Functional Block Diagram ...................................... 18\n8.3 Feature Description ................................................. 188.4 Device Functional Modes ........................................ 22\n9Application andImplementation ........................ 23\n9.1 Application Information ............................................ 23\n9.2 Typical Application .................................................. 23\n10Power Supply Recommendations ..................... 26\n11Layout ................................................................... 26\n11.1 Layout Guidelines ................................................. 26\n11.2 Layout Example .................................................... 26\n12Device andDocumentation Support ................. 28\n12.1 Device Support ...................................................... 28\n12.2 Documentation Support ........................................ 29\n12.3 Related Links ........................................................ 29\n12.4 Receiving Notification ofDocumentation Updates 29\n12.5 Community Resources .......................................... 29\n12.6 Trademarks ........................................................... 30\n12.7 Electrostatic Discharge Caution ............................ 30\n12.8 Glossary ................................................................ 30\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 30\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision D(December 2017) toRevision E Page\n•Changed minimum supply voltage from –20Vto0VinAbsolute Maximum Ratings table .................................................. 7\n•Changed maximum supply voltage from 20Vto40VinAbsolute Maximum Ratings table ................................................ 7\nChanges from Revision C(March 2016) toRevision D Page\n•Added WEBENCH links andsections andReceiving Notification ofDocumentation Updates .............................................. 1\n•Added 8-Pin DSG (WSON) package ...................................................................................................................................... 1\n•Changed values inEquivalent Internal ESD Circuitry Relative toaTypical Circuit Application from: 250Ωto:2.5Ω........ 20\nChanges from Revision B(September 2012) toRevision C Page\n•Added current package designators toFeatures listandfinal paragraph ofDescription section .......................................... 1\n•Added PinFunctions table, ESD Ratings table, Recommended Operating Conditions table, Detailed Description\nsection, Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section ............................... 1\nChanges from Revision A(September 2011) toRevision B Page\n•Added "Value Line Series "todocument title.......................................................................................................................... 1\n3OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated5Device Comparison Table\nDEVICENOOF\nCHANNELSPACKAGE-LEAD\nSOT SOT23-5 D DSG VSSOPVSSOP\n(micro size)TSSOP\nOPA170 1 5 5 8 — — — —\nOPA2170 2 — — 8 8 8 8 —\nOPA4170 4 — — 14 — — — 14\n1\n2\n3\n48\n7\n6\n5NC(1)\nV+\nOUT\nNC(1)NC(1)\n/c45IN\n+IN\nV/c45\n1\n2\n35\n4V+\n/c45INOUT\nV/c45\n+IN\n1\n2\n35\n4V+\nOUTIN+\nV/c45\nIN/c45\n4OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated6PinConfiguration andFunctions\nOPA170 DRL Package\n5-Pin SOT\nTopViewOPA170 DBV Package\n5-Pin SOT-23\nTopView\nOPA170 DPackage\n8-Pin SOIC\nTopView\n(1) NCindicates nointernal connection.PinFunctions: OPA170\nPIN\nI/O DESCRIPTION\nNAME SOT SOT-23 D\nIN–(–IN) 3 4 2 I Negative (inverting) input\nIN+(+IN) 1 3 3 I Positive (noninverting) input\nNC(1)— — 1,5,8 — Nointernal connection (can beleftfloating)\nOUT 4 1 6 O Output\nV+ 5 5 7 — Positive (highest) power supply\nV– 2 2 4 — Negative (lowest) power supply\n1 OUT A 8  V+\n2 ±IN A 7  OUT B\n3 +IN A 6  ±IN B\n4 V± 5  +IN BThermal\nPad\n1\n2\n3\n48\n7\n6\n5V+\nOUT□B\n/c45IN□B\n+IN□BOUT□A\n/c45IN□A\n+IN□A\nV/c45\n5OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedOPA2170 D,DGK, andDCU Packages\n8-Pin VSSOP, SOIC, andVSSOP (micro size)\nTopView\nOPA2170 DSG Package\n8-Pin WSON\nTopView\nPinFunctions: OPA2170\nPIN\nI/O DESCRIPTION\nNAME SOIC VSSOPVSSOP\n(micro\nsize)WSON\n–INA 2 2 2 2 I Inverting input, channel A\n–INB 6 6 6 6 I Inverting input, channel B\n+INA 3 3 3 3 I Noninverting input, channel A\n+INB 5 5 5 5 I Noninverting input, channel B\nOUT A 1 1 1 1 O Output, channel A\nOUT B 7 7 7 7 O Output, channel B\nV– 4 4 4 4 — Negative (lowest) power supply\nV+ 8 8 8 8 — Positive (highest) power supply\n1\n2\n3\n414\n13\n12\n11OUT□D\n/c45IN□D\n+IN□D\nV/c45OUT□A\n/c45IN□A\n+IN□A\nV+\n5\n6\n710\n9\n8+IN□C\n/c45IN□C\nOUT□C+IN□B\n/c45IN□B\nOUT□B\n6OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedOPA4170 DandPWPackages\n14-Pin SOIC andTSSOP\nTopView\nPinFunctions: OPA4170\nPIN\nI/O DESCRIPTION\nNAME SOIC TSSOP\n–INA 2 2 I Inverting input, channel A\n–INB 6 6 I Inverting input, channel B\n–INC 9 9 I Inverting input, channel C\n–IND 13 13 I Inverting input, channel D\n+INA 3 3 I Noninverting input, channel A\n+INB 5 5 I Noninverting input, channel B\n+INC 10 10 I Noninverting input, channel C\n+IND 12 12 I Noninverting input, channel D\nOUT A 1 1 O Output, channel A\nOUT B 7 7 O Output, channel B\nOUT C 8 8 O Output, channel C\nOUT D 14 14 O Output, channel D\nV– 11 11 — Negative (lowest) power supply\nV+ 4 4 — Positive (highest) power supply\n7OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Short-circuit toground, oneamplifier perpackage.7Specifications\n7.1 Absolute Maximum Ratings\nOver operating free-air temperature range, unless otherwise noted.(1)\nMIN MAX UNIT\nSupply voltage 0 40 V\nSingle supply voltage 40 V\nSignal input pinvoltage (V–)–0.5 (V+) +0.5 V\nSignal input pincurrent –10 10 mA\nOutput short-circuit current(2)Continuous\nOperating ambient temperature, TA –55 150 °C\nJunction temperature, TJ 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±4000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±750\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVS Supply voltage (V+–V–) 2.7 36 V\nTA Operating temperature –40 125 °C\n8OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information: OPA170\nTHERMAL METRIC(1)OPA170\nUNIT D(SOIC) DBV (SOT-23) DRL (SOT)\n8PINS 5PINS 5PINS\nRθJA Junction-to-ambient thermal resistance 149.5 245.8 208.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 97.9 133.9 0.1 °C/W\nRθJB Junction-to-board thermal resistance 87.7 83.6 42.4 °C/W\nψJT Junction-to-top characterization parameter 35.5 18.2 0.5 °C/W\nψJB Junction-to-board characterization parameter 89.5 83.1 42.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance — — — °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.5 Thermal Information: OPA2170\nTHERMAL METRIC(1)OPA2170\nUNIT D(SOIC)DCU (VSSOP,\nmicro size)DGK (VSSOP) DSG (WSON)\n8PINS 8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 134.3 175.2 180 71.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 72.1 74.9 55 89.1 °C/W\nRθJB Junction-to-board thermal resistance 60.6 22.2 130 38.8 °C/W\nψJT Junction-to-top characterization parameter 18.2 1.6 5.3 3.8 °C/W\nψJB Junction-to-board characterization parameter 53.8 22.8 120 38.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance — — — 13 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.6 Thermal Information: OPA4170\nTHERMAL METRIC(1)OPA4170\nUNIT D(SOIC) PW(TSSOP)\n14PINS 14PINS\nRθJA Junction-to-ambient thermal resistance 93.2 106.9 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 51.8 24.4 °C/W\nRθJB Junction-to-board thermal resistance 49.4 59.3 °C/W\nψJT Junction-to-top characterization parameter 13.5 0.6 °C/W\nψJB Junction-to-board characterization parameter 42.2 54.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance — — °C/W\n9OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated(1) Theinput range canbeextended beyond (V+) –2VuptoV+.See theTypical Characteristics andApplication andImplementation\nsections foradditional information.7.7 Electrical Characteristics\natTA=25°C,VCM=VOUT=VS/2,andRL=10kΩconnected toVS/2(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOFFSET VOLTAGE\nVOS Input offset voltageTA=25°C 0.25 ±1.8 mV\nTA=–40°Cto+125 °C ±2 mV\ndVOS/dT Input offset voltage drift TA=–40°Cto+125 °C ±0.3 ±2 µV/°C\nPSRR Input offset voltage vspower supply VS=4Vto36V,TA=–40°Cto+125 °C 1 ±5 µV/V\nChannel separation, dc 5 µV/V\nINPUT BIAS CURRENT\nIB Input bias currentTA=25°C ±8 ±15 pA\nTA=–40°Cto+125 °C ±3.5 nA\nIOS Input offset currentTA=25°C ±4 ±15 pA\nTA=–40°Cto+125 °C ±3.5 nA\nNOISE\nInput voltage noise ƒ=0.1Hzto10Hz 2 µVPP\nen Input voltage noise densityƒ=100Hz 22 nV/√Hz\nƒ=1kHz 19 nV/√Hz\nINPUT VOLTAGE\nVCM Common-mode voltage range(1)(V–)–0.1 (V+) –2 V\nCMRR Common-mode rejection ratioVS=±2V,(V–)-0.1V<VCM<(V+) -2V,\nTA=–40°Cto+125 °C90 104 dB\nVS=±18V,(V–)-0.1V<VCM<(V+) -2V,\nTA=–40°Cto+125 °C104 120 dB\nINPUT IMPEDANCE\nDifferential 100||3 MΩ||pF\nCommon-mode 6||3 1012Ω||pF\nOPEN-LOOP GAIN\nAOL Open-loop voltage gainVS=4Vto36V,\n(V–)+0.35 V<VO<(V+) -0.35 V,\nTA=–40°Cto+125 °C110 130 dB\nFREQUENCY RESPONSE\nGBP Gain bandwidth product 1.2 MHz\nSR Slew rate G=+1 0.4 V/µs\ntS Settling timeTo0.1%, VS=±18V,G=+1,10-V step 20 µs\nTo0.01% (12-bit), VS=±18V,G=+1,\n10-V step28 µs\nOverload recovery time VIN×Gain >VS 2 µs\nTHD+N Total harmonic distortion +noise G=+1,ƒ=1kHz, VO=3VRMS 0.0002%\n10OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\natTA=25°C,VCM=VOUT=VS/2,andRL=10kΩconnected toVS/2(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOUTPUT\nVO Voltage output swing from positive railIL=0mA, VS=4Vto36V 10 mV\nILsourcing 1mA, VS=4Vto36V 115 mV\nVO Voltage output swing from negative railIL=0mA, VS=4Vto36V 8 mV\nILsinking 1mA, VS=4Vto36V 70 mV\nVO Voltage output swing from railVS=5V,RL=10kΩ;TA=–40°Cto+125 °C (V–)+0.03 (V+) –0.05 V\nRL=10kΩ,AOL≥110dB,\nTA=–40°Cto+125 °C(V–)+0.35 (V+) –0.35 V\nISC Short-circuit current –20 17 mA\nCLOAD Capacitive load drive See Typical Characteristics pF\nRO Open-loop output resistance ƒ=1MHz, IO=0A 900 Ω\nPOWER SUPPLY\nVS Specified voltage range 2.7 36 V\nIQ Quiescent current peramplifierIO=0A;TA=25°C 110 145 µA\nIO=0A;TA=–40°Cto+125 °C 155 µA\nTEMPERATURE\nSpecified range –40 125 °C\nOperating range –55 150 °C\n11OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated7.8 Typical Characteristics\nVS=±18V,VCM=VS/2,RLOAD =10kΩconnected toVS/2,andCL=100pF,(unless otherwise noted)\nTable 1.Characteristic Performance Measurements\nDESCRIPTION FIGURE\nOffset Voltage Production Distribution Figure 1\nOffset Voltage Drift Distribution Figure 2\nOffset Voltage vsTemperature Figure 3\nOffset Voltage vsCommon-Mode Voltage Figure 4\nOffset Voltage vsCommon-Mode Voltage (Upper Stage) Figure 5\nOffset Voltage vsPower Supply Figure 6\nIBandIOSvsCommon-Mode Voltage Figure 7\nInput Bias Current vsTemperature Figure 8\nOutput Voltage Swing vsOutput Current (Maximum Supply) Figure 9\nCMRR andPSRR vsFrequency (Referred-to-Input) Figure 10\nCMRR vsTemperature Figure 11\nPSRR vsTemperature Figure 12\n0.1-Hz to10-Hz Noise Figure 13\nInput Voltage Noise Spectral Density vsFrequency Figure 14\nTHD+N Ratio vsFrequency Figure 15\nTHD+N vsOutput Amplitude Figure 16\nQuiescent Current vsTemperature Figure 17\nQuiescent Current vsSupply Voltage Figure 18\nOpen-Loop Gain andPhase vsFrequency Figure 19\nClosed-Loop Gain vsFrequency Figure 20\nOpen-Loop Gain vsTemperature Figure 21\nOpen-Loop Output Impedance vsFrequency Figure 22\nSmall-Signal Overshoot vsCapacitive Load (100-mV Output Step) Figure 23,Figure 24\nNoPhase Reversal Figure 25\nPositive Overload Recovery Figure 26\nNegative Overload Recovery Figure 27\nSmall-Signal Step Response (100 mV) Figure 28,Figure 29\nLarge-Signal Step Response Figure 30,Figure 31\nLarge-Signal Settling Time (10-V Positive Step) Figure 32\nLarge-Signal Settling Time (10-V Negative Step) Figure 33\nShort-Circuit Current vsTemperature Figure 34\nMaximum Output Voltage vsFrequency Figure 35\nEMIRR IN+vsFrequency Figure 36\nOffset Voltage ( V)/c109\nNormal\nOperation\nCommon-Mode Voltage (V)5 T ypical Units Shown\n−500−300−100100300500\n0 2 4 6 8 10 12 14 16 18 20\nVSUPPLY (V)Offset Voltage (µV)VSUPPLY = ±1.35V to ± 18V\n5 Typical Units Shown\nG006 \nV = 18.1VCM /c45Offset Voltage ( V)/c109\nCommon-Mode Voltage (V)\n−1000−800−600−400−20002004006008001000\n−50 −25 0 25 50 75 100 125 150\nTemperature (°C)Offset Voltage (µV)5 Typical Units Shown\nG003 \n−1200\n−1100\n−1000−900\n−800\n−700\n−600\n−500\n−400\n−300\n−200\n−1000\n100\n200\n300\n400\n500\n600\n700\n800\n9001000\n1100\n1200−1200\n−1100\n−1000−900\n−800\n−700\n−600\n−500\n−400\n−300\n−200\n−1000\n100\n200\n300\n400\n500\n600\n700\n800\n9001000\n1100\n120002468101214161820\nOffset Voltage (µV)Percentage of Amplifiers (%)Distribution T aken From 400 Amplifiers\nG001\n0\n0.1\n0.2\n0.3\n0.4\n0.5\n0.6\n0.7\n0.8\n0.91\n1.1\n1.2\n1.3\n1.4\n1.5\n1.6\n1.7\n1.8\n1.920\n0.1\n0.2\n0.3\n0.4\n0.5\n0.6\n0.7\n0.8\n0.91\n1.1\n1.2\n1.3\n1.4\n1.5\n1.6\n1.7\n1.8\n1.920510152025\nOffset Voltage Drift (µV/°C)Percentage of Amplifiers (%)Distribution T aken From 104 Amplifiers\nG002\n12OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedFigure 1.Offset Voltage Production Distribution Figure 2.Offset Voltage Drift Distribution\nFigure 3.Offset Voltage vsTemperature Figure 4.Offset Voltage vsCommon-Mode Voltage\nFigure 5.Offset Voltage vsCommon-Mode Voltage\n(Upper Stage)Figure 6.Offset Voltage vsPower Supply\n−3−2−10123\n−75 −50 −25 0 25 50 75 100 125 150\nTemperature (°C)Power−Supply Rejection Ratio (µV/V)VS = 2.7V to 36V\nVS = 4V to 36V\nG012 \n30\n25\n20\n15\n10\n5\n0Common-Mode□Rejection□Ratio□( V/V)/c109\n/c4575 /c4550 /c4525 0 25 150\nT emperature□( C) /c17650 125 100 75V = 1.35V /c177S\nV = 2VS/c177\nV = 18VS/c177\n18\nOutput□Voltage□(V)\n0 1 2 3 4 10\nOutput□Current□(mA)5 6 717\n16\n15\n14.5\n/c4514.5\n/c4515\n/c4516\n/c4517\n/c4518\n8 9/c45 /c17640 C\n+25 C/c176\n+125 C /c176\n140\n120\n100\n80\n60\n40\n20\n0Common-Mode Rejection Ratio (dB),Power-Supply Rejection Ratio (dB)\n1 10 100 1k 10k 1M\nFrequency (Hz)100k+PSRR\n/c45PSRR\nCMRR\n/c4520 20\nV (V)CM12\n10\n8\n6\n4\n2\n0I and I (pA)B OS\n/c4515 /c4510 /c455 0 5 10 15IOS+IB\n/c45IB\nV = 18.1V /c45CMV = 16.1VCM\nIB+\nIB/c45\nIOS2000\n1500\n1000\n500\n0\n500\n1000/c45\n/c45Input□Bias□Current□(pA)\n/c4575 /c4550 /c4525 0 25 150\nT emperature□( C) /c17650 125 100 75\n13OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedFigure 7.IBandIOSvsCommon-Mode Voltage Figure 8.Input Bias Current vsTemperature\nFigure 9.Output Voltage Swing vsOutput Current\n(Maximum Supply)Figure 10.CMRR andPSRR vsFrequency\n(Referred-to Input)\nFigure 11.CMRR vsTemperature Figure 12.PSRR vsTemperature\nTemperature ( qC)IQ (PA)\n-50-250255075100125 15060708090100110120130140\nVS = ±18V\nVS = ±1.35V\nG017\nI (µA)Q\n0.01\n0.001\n0.0001\n0.00001Total□Harmonic□Distortion□+□Noise□(%)\n10 100 1k 10k 100k\nFrequency□(Hz)Total□Harmonic□Distortion□+□Noise□(dB)V =□3V\nBW□=□80kHzOUT RMS\nG□=□+1\nR =□10kL /c87/c4580\n/c45100\n/c45120\n/c45140\n0.1\n0.01\n0.001\n0.0001\n0.00001Total□Harmonic□Distortion□+□Noise□(%)\n0.01 0.1 1 10 20\nOutput□Amplitude□(V )RMS/c4560Total□Harmonic□Distortion□+□Noise□(dB)BW□=□80kHz\nG□=□+1\nR =□10kL /c87\n/c4580\n/c45100\n/c45140/c45120\n1101001000\n1 10 100 1k 10k 100k 1M\nFrequency (Hz)Voltage Noise Density (nV/ Hz)\nG014 \n1 V/div/c109\n14OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedFigure 13.0.1-Hz to10-Hz Noise Figure 14.Input Voltage Noise Spectral Density vs\nFrequency\nFigure 15.THD+N Ratio vsFrequency Figure 16.THD+N vsOutput Amplitude\nFigure 17.Quiescent Current vsTemperature Figure 18.Quiescent Current vsSupply Voltage\n/c87\n/c87\n/c87\n/c87+18V\n/c4518VROUT\nCLOPA170\nRLG□=□+1\n/c87\n/c87\n/c87\n/c87OPA170R =I10k/c87\nROUT\nCLRF=□10k /c87\n+18V\n/c4518VG□= 1 /c45\n3\n2.5\n2\n1.5\n1\n0.5\n0A ( V/V)/c109\nOL\n/c4575 /c4550 /c4525 0 25 150\nT emperature□( C) /c17650 125 100 75V =□2.7VS\nV =□4VS\nV =□36VS\n10k\n1k\n100\n10\n1\n1mZ ( )/c87\nO\n1 10 100 1k 10k 10M\nFrequency□(Hz)100k 1M\n−20−1001020304050\n1k 10k 100k 1M 10M 100M\nFrequency (Hz)Gain (dB)\nG = −1\nG = 1\nG = 100\nG020\n140\n120\n100\n80\n60\n40\n20\n0\n20\n40/c45\n/c45Gain□(dB)\n0.1 10 100 1k 10k 10M\nFrequency□(Hz)1M 100kPhaseGainPhase□( ) /c176\n1135\n90\n45\n0\n45\n90\n135\n180\n225\n270/c45\n/c45\n/c45\n/c45\n/c45\n/c45\n15OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedFigure 19.Open-Loop Gain andPhase vsFrequency Figure 20.Closed-Loop Gain vsFrequency\nFigure 21.Open-Loop Gain vsTemperature Figure 22.Open-Loop Output Impedance vsFrequency\n100-mV output step\nFigure 23.Small-Signal Overshoot vsCapacitive Load100-mV output step\nFigure 24.Small-Signal Overshoot vsCapacitive Load\n20mV/div\nTime□(5 s/div) /c109R =□10k\nC =□10pF/c87L\nL\n+18V\n/c4518VRF=2k/c87 RI=2k/c87\nCLOPA170\nG□= 1 /c45\n2V/div\nTime□(50 s/div) /c109G□=□+1\nR =□10k\nC =□10pFL /c87\nL\n5V/div\nTime□(10 s/div) /c1092k/c8720k/c87\nVINVOUT OPA170\nG□= 10 /c45+18V\n/c4518V\n20mV/div\nTime□(5 s/div) /c109+18V\n/c4518V CL RLOPA170G□=□+1R =□10k\nC =□10pF/c87L\nL\n5V/div\nTime□(10 s/div) /c1092k/c8720k/c87\nVINVOUT OPA170\nG□= 10 /c45+18V\n/c4518V\n5V/div\nTime□(100 s/div) /c109+18V\n/c4518V\n37VPP\nSine□Wave\n( 18.5V)/c177OPA170\n16OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedFigure 25.NoPhase Reversal Figure 26.Positive Overload Recovery\nFigure 27.Negative Overload Recovery Figure 28.Small-Signal Step Response (100 mV)\nFigure 29.Small-Signal Step Response (100 mV) Figure 30.Large-Signal Step Response\n02.557.51012.515\n1k 10k 100k 1M 10M\nFrequency (Hz)Output Voltage (V PP )\nVS = ±5 V\nVS = ±1.35 VVS = ±15 V\nMaximum output range without \nslew−rate induced distortion\nG035 \n140\n120\n100\n80\n60\n40\n20\n0EMIRR□IN+□(dB)\n10M 10G\nFrequency□(Hz)100MP = 10dBm\nV = 18V\nV =□0V/c45\n/c177RP\nS\nCM\n1G\n−30−25−20−15−10−5051015202530\n−50 −25 0 25 50 75 100 125 150\nTemperature (°C)ISC (mA)ISC, Source\nISC, Sink\nG034 \n10\n8\n6\n4\n2\n0\n2\n4\n6\n8\n10/c45\n/c45\n/c45\n/c45\n/c45/c68From Final Value (mV)\n0 60\nTime ( s) /c10950 40 30 20 1012-Bit Settling\n( 1/2LSB = 0.012%)/c177 /c177G = 1 /c45\n2V/div\nTime□(50 s/div) /c109G□= 1\nR =□10k\nC =□10pF/c45\n/c87L\nL\n10\n8\n6\n4\n2\n0\n2\n4\n6\n8\n10/c45\n/c45\n/c45\n/c45\n/c45/c68From Final Value (mV)\n0 100\nTime ( s) /c10912-Bit Settling\n( 1/2LSB = 0.012%)/c177 /c177\n90 80 70 60 50 40 30 20 10\n17OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedFigure 31.Large-Signal Step Response10-V positive step\nFigure 32.Large-Signal Settling Time\n10-V negative step\nFigure 33.Large-Signal Settling Time Figure 34.Short-Circuit Current vsTemperature\nFigure 35.Maximum Output Voltage vsFrequency Figure 36.EMIRR IN+vsFrequency\nNCH\nInput StagePCH\nInput Stage2nd StageOutput\nStage+IN\n-INCa\nCbPCH\nFF Stage\nOUT\n18OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe OPAx170 family ofoperational amplifiers provides high overall performance, making them ideal formany\ngeneral-purpose applications. The excellent offset driftofonly 2μV/°Cprovides excellent stability over theentire\ntemperature range. Inaddition, thedevice offers very good overall performance with high CMRR, PSRR, and\nAOL.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Operating Characteristics\nThe OPAx170 family ofamplifiers isspecified foroperation from 2.7Vto36V(±1.35 Vto±18V).Many ofthe\nspecifications apply from –40°Cto+125 °C.Parameters that can exhibit significant variance with regard to\noperating voltage ortemperature arepresented intheTypical Characteristics .\n5V/div\nTime□(100 s/div) /c109+18V\n/c4518V\n37VPP\nSine□Wave\n( 18.5V)/c177OPA170\n19OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedFeature Description (continued)\n8.3.2 Phase-Reversal Protection\nThe OPAx170 family has aninternal phase-reversal protection. Many operational amplifiers exhibit aphase\nreversal when the input isdriven beyond itslinear common-mode range. This condition ismost often\nencountered innoninverting circuits when theinput isdriven beyond thespecified common-mode voltage range,\ncausing theoutput toreverse into theopposite rail. The input oftheOPAx170 prevents phase reversal with\nexcessive common-mode voltage. Instead, theoutput limits intotheappropriate rail.This performance isshown\ninFigure 37.\nFigure 37.NoPhase Reversal\n8.3.3 Electrical Overstress\nDesigners often askquestions about thecapability ofanoperational amplifier towithstand electrical overstress.\nThese questions tend tofocus onthedevice inputs, butcaninvolve thesupply voltage pins oreven theoutput\npin. Each ofthese different pinfunctions have electrical stress limits determined bythevoltage breakdown\ncharacteristics oftheparticular semiconductor fabrication process and specific circuits connected tothepin.\nAdditionally, internal electrostatic discharge (ESD) protection isbuilt into these circuits toprotect them from\naccidental ESD events both before andduring product assembly.\nAgood understanding ofthisbasic ESD circuitry and itsrelevance toanelectrical overstress event ishelpful.\nFigure 38illustrates theESD circuits contained intheOPAx170 (indicated bythedashed linearea). The ESD\nprotection circuitry involves several current-steering diodes connected from theinput andoutput pins androuted\nback totheinternal power-supply lines, where thediodes meet atanabsorption device internal totheoperational\namplifier. This protection circuitry isintended toremain inactive during normal circuit operation.\nPower-Supply\nESD Cell2.5 N\x9f\x03\n2.5 N\x9f\x03IN±\nIN+R1\nRSRF\nTVSRL\nVIN\n±VSID\n+\n±TVS\n+VS+\n±\n++\n±\n20OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 38.Equivalent Internal ESD Circuitry Relative toaTypical Circuit Application\nAnESD event produces ashort-duration, high-voltage pulse that istransformed into ashort-duration, high-\ncurrent pulse when discharging through asemiconductor device. The ESD protection circuits aredesigned to\nprovide acurrent path around theoperational amplifier core toprevent damage. The energy absorbed bythe\nprotection circuitry isthen dissipated asheat.\nWhen anESD voltage develops across twoormore amplifier device pins, current flows through one ormore\nsteering diodes. Depending onthepath thatthecurrent takes, theabsorption device canactivate. Theabsorption\ndevice hasatrigger, orthreshold voltage, thatisabove thenormal operating voltage oftheOPAx170 butbelow\nthedevice breakdown voltage level. When thisthreshold isexceeded, theabsorption device quickly activates\nandclamps thevoltage across thesupply rails toasafe level.\nWhen theoperational amplifier connects intoacircuit (refer toFigure 38),theESD protection components are\nintended toremain inactive and donot become involved inthe application circuit operation. However,\ncircumstances may arise where anapplied voltage exceeds theoperating voltage range ofagiven pin.Ifthis\ncondition occurs, there isariskthatsome internal ESD protection circuits canturn onandconduct current. Any\nsuch current flow occurs through steering-diode paths andrarely involves theabsorption device.\nFigure 38shows aspecific example where theinput voltage (VIN)exceeds thepositive supply voltage (V+) by\n500mVormore. Much ofwhat happens inthecircuit depends onthesupply characteristics. IfV+cansink the\ncurrent, one oftheupper input steering diodes conducts and directs current toV+.Excessively high current\nlevels can flow with increasingly higher VIN.Asaresult, thedata sheet specifications recommend that\napplications limit theinput current to10mA.\nIfthesupply isnotcapable ofsinking thecurrent, VINcanbegin sourcing current totheoperational amplifier and\nthen take over asthesource ofpositive supply voltage. The danger inthiscase isthat thevoltage canriseto\nlevels thatexceed theoperational amplifier absolute maximum ratings.\n/c87\n/c87\n/c87\n/c87OPA170R =I10k/c87\nROUT\nCLRF=□10k /c87\n+18V\n/c4518VG□= 1 /c45\n/c87\n/c87\n/c87\n/c87+18V\n/c4518VROUT\nCLOPA170\nRLG□=□+1\n21OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedFeature Description (continued)\nAnother common question involves what happens totheamplifier ifaninput signal isapplied totheinput when\nthepower supplies (V+orV–)areat0V.Again, thisquestion depends onthesupply characteristic when at0V,\noratalevel below theinput signal amplitude. Ifthesupplies appear ashigh impedance, then theinput source\nsupplies theoperational amplifier current through thecurrent-steering diodes. This state isnotanormal bias\ncondition; most likely, theamplifier does notoperate normally. Ifthesupplies arelowimpedance, then thecurrent\nthrough thesteering diodes canbecome quite high. The current level depends ontheability oftheinput source\ntodeliver current, andanyresistance intheinput path.\nIfthere isanyuncertainty about theability ofthesupply toabsorb thiscurrent, addexternal Zener diodes tothe\nsupply pins; seeFigure 38.Select theZener voltage sothatthediode does notturn onduring normal operation.\nHowever, theZener voltage must belowenough sothattheZener diode conducts ifthesupply pinbegins torise\nabove thesafe-operating, supply-voltage level.\nThe OPAx170 input pins are protected from excessive differential voltage with back-to-back diodes; see\nFigure 38.Inmost circuit applications, theinput protection circuitry hasnoeffect. However, inlow-gain orG=1\ncircuits, fast-ramping input signals can forward-bias these diodes because theoutput oftheamplifier cannot\nrespond rapidly enough totheinput ramp. Iftheinput signal isfastenough tocreate thisforward-bias condition,\nlimit theinput signal current to10mAorless. Iftheinput signal current isnotinherently limited, aninput series\nresistor can beused tolimit theinput signal current. This input series resistor degrades thelow-noise\nperformance oftheOPAx170. Figure 38illustrates anexample configuration that implements acurrent-limiting\nfeedback resistor.\n8.3.4 Capacitive Load andStability\nThe dynamic characteristics oftheOPAx170 have been optimized forcommon operating conditions. The\ncombination oflowclosed-loop gain andhigh capacitive loads decreases thephase margin oftheamplifier and\ncanlead togain peaking oroscillations. Asaresult, heavier capacitive loads must beisolated from theoutput.\nThe simplest way toachieve thisisolation istoaddasmall resistor (forexample, ROUTequal to50Ω)inseries\nwith theoutput. Refer toFigure 39and Figure 40illustrate graphs ofsmall-signal overshoot versus capacitive\nload forseveral values ofROUT.Also, refer toapplications bulletin AB-028, Feedback Plots Define OpAmp AC\nPerformance ,fordetails ofanalysis techniques andapplication circuits.\n100-mV Output Step G=1\nFigure 39.Small-Signal Overshoot vsCapacitive Load100-mV Output Step G=–1\nFigure 40.Small-Signal Overshoot vsCapacitive Load\n22OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated8.4 Device Functional Modes\n8.4.1 Common-Mode Voltage Range\nThe input common-mode voltage range oftheOPAx170 series extends 100 mVbelow thenegative railand\nwithin 2Vofthetoprailfornormal operation.\nThis device canoperate with fullrail-to-rail input 100mVbeyond thetoprail,butwith reduced performance within\n2Vofthetoprail.Thetypical performance inthisrange issummarized inTable 2.\nTable 2.Typical Performance forCommon-Mode Voltages Within 2VofthePositive Supply\nPARAMETER MIN TYP MAX UNIT\nInput common-mode voltage (V+) –2 (V+) +0.1 V\nOffset voltage7 mV\nvstemperature 12 µV/°C\nCommon-mode rejection 65 dB\nOpen-loop gain 60 dB\nGain-bandwidth product 0.3 MHz\nSlew rate 0.3 V/µs\n8.4.2 Overload Recovery\nOverload recovery isdefined asthetime required fortheoperational amplifier output torecover from the\nsaturated state tothelinear state. The output devices oftheoperational amplifier enter thesaturation region\nwhen theoutput voltage exceeds therated operating voltage, either resulting from thehigh input voltage orthe\nhigh gain. After thedevice enters thesaturation region, thecharge carriers intheoutput devices need time to\nreturn back tothenormal state. After thecharge carriers return back totheequilibrium state, thedevice begins to\nslew atthenormal slew rate. Thus, thepropagation delay incase ofanoverload condition isthesum ofthe\noverload recovery time andtheslew time. Theoverload recovery time fortheOPAx170 isapproximately 2µs.\n+\nCLOAD +\n±VINVOUT+VS\nRISO\n-VS\n23OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe OPAx170 family ofoperational amplifiers provides high overall performance inalarge number ofgeneral-\npurpose applications. Aswith allamplifiers, applications with noisy orhigh-impedance power supplies require\ndecoupling capacitors placed close tothedevice pins. Inmost cases, 0.1-µFcapacitors areadequate. Follow the\nadditional recommendations inLayout Guidelines inorder toachieve themaximum performance from thisdevice.\nMany applications may introduce capacitive loading totheoutput oftheamplifier (potentially causing instability).\nOne method ofstabilizing theamplifier insuch applications istoaddanisolation resistor between theamplifier\noutput andthecapacitive load. Thedesign process forselecting thisresistor isgiven inTypical Application .\n9.2 Typical Application\nThis circuit canbeused todrive capacitive loads such ascable shields, reference buffers, MOSFET gates, and\ndiodes. The circuit uses anisolation resistor (Riso) tostabilize theoutput ofanoperational amplifier. Riso\nmodifies theopen-loop gain ofthesystem toensure thecircuit hassufficient phase margin.\nFigure 41.Unity-Gain Buffer With RISOStability Compensation\n9.2.1 Design Requirements\nThedesign requirements are:\n•Supply voltage: 30V(±15V)\n•Capacitive loads: 100pF,1000 pF,0.01 µF,0.1µF,and1µF\n•Phase margin: 45°and60°\n9.2.2 Detailed Design Procedure\n9.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theOPAx170 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\nGain (dB)\n0AOL\n1/\x15\x0320406080\n10 100 1k 10k 100k 1M100120\n10M100M\nFrequency (Hz)20 dBROCdec 40 dB\n1 decz\nISO LOAD1\nf\n2 R C\x8c \nu u u\x0b \x0cp\nISO o LOAD1\nf\n2 R R C\x8c \nu u \x0e u\n\x0b \x0cLOAD ISO\no ISO LOAD1 + C  × R  × sT(s) = 1 + R  + R  × C  × s\n24OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedTypical Application (continued)\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n9.2.2.2 Unity-Gain Buffer\nFigure 41shows aunity-gain buffer driving acapacitive load. Equation 1shows thetransfer function forthe\ncircuit inFigure 41.Notshown inFigure 41istheopen-loop output resistance oftheoperational amplifier, Ro.\n(1)\nThe transfer function inEquation 1hasapole andazero. The frequency ofthepole (fp)isdetermined by(Ro+\nRISO)and CLOAD.Components RISOand CLOAD determine thefrequency ofthezero (fz).Astable system is\nobtained byselecting RISOsuch thattherate ofclosure (ROC) between theopen-loop gain (AOL)and1/βis20\ndB/decade. Figure 42depicts theconcept. The1/βcurve foraunity-gain buffer is0dB.\nFigure 42.Unity-Gain Amplifier With RISOCompensation\nROC stability analysis istypically simulated. The validity oftheanalysis depends onmultiple factors, especially\nthe accurate modeling ofRo.Inaddition tosimulating the ROC, arobust stability analysis includes a\nmeasurement ofovershoot percentage and acgain peaking ofthe circuit using afunction generator,\noscilloscope, andgain andphase analyzer. Phase margin isthen calculated from these measurements. Table 3\nshows theovershoot percentage and acgain peaking that correspond tophase margins of45°and 60°.For\nmore details onthisdesign and other alternative devices that can beused inplace oftheOPA170, see the\nPrecision Design, Capacitive Load Drive Solution Using anIsolation Resistor .\nTable 3.Phase Margin versus Overshoot andACGain\nPeaking\nPHASE\nMARGINOVERSHOOT ACGAIN PEAKING\n45° 23.3% 2.35 dB\n60° 8.8% 0.28 dB\n10100100010000\n0.1 1 10 100 1000Isolation Resistor (RISO, \r) \nCapacitive Load (nF) 45° Phase Margin\n60° Phase Margin\nC002 \n25OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated9.2.3 Application Curve\nUsing thedescribed methodology, thevalues ofRISOthat yield phase margins of45ºand 60ºforvarious\ncapacitive loads were determined. Theresults areshown inFigure 43.\nFigure 43.Isolation Resistor Required forVarious Capacitive Loads toAchieve aTarget Phase Margin\n+ VIN\nVOUTRG\nRF\n26OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated10Power Supply Recommendations\nThe OPAx170 isspecified foroperation from 2.7Vto36V(±1.35 Vto±18V);many specifications apply from\n–40°Cto85°C.Parameters thatcanexhibit significant variance with regard tooperating voltage ortemperature\narepresented intheTypical Characteristics .\nCAUTION\nSupply voltages larger than 40Vcan permanently damage thedevice; see the\nAbsolute Maximum Ratings .\nPlace 0.1-μFbypass capacitors close tothepower-supply pins toreduce errors coupling infrom noisy orhigh-\nimpedance power supplies. For more detailed information onbypass capacitor placement, see theLayout\nsection.\n11Layout\n11.1 Layout Guidelines\nForbest operational performance ofthedevice, usegood printed-circuit board (PCB) layout practices, including:\n•Noise can propagate into analog circuitry through thepower pins ofthecircuit asawhole and the\noperational amplifier itself. Bypass capacitors areused toreduce thecoupled noise byproviding low-\nimpedance power sources local totheanalog circuitry.\n–Connect low-ESR, 0.1-µFceramic bypass capacitors between each supply pinandground, placed as\nclose tothedevice aspossible. Asingle bypass capacitor from V+toground isapplicable forsingle-\nsupply applications.\n•Separate grounding foranalog and digital portions ofcircuitry isone ofthesimplest and most-effective\nmethods ofnoise suppression. One ormore layers onmultilayer PCBs areusually devoted toground\nplanes. Aground plane helps distribute heat and reduces EMI noise pickup. Make sure tophysically\nseparate digital andanalog grounds, paying attention totheflow oftheground current. Formore detailed\ninformation, seeapplication report SLOA089 ,Circuit Board Layout Techniques .\n•Inorder toreduce parasitic coupling, runtheinput traces asfaraway from thesupply oroutput traces as\npossible. Ifthese traces cannot bekept separate, crossing thesensitive trace perpendicularly ismuch\nbetter than inparallel with thenoisy trace.\n•Place theexternal components asclose tothedevice aspossible. Asillustrated inFigure 45,keeping RF\nandRGclose totheinverting input minimizes parasitic capacitance.\n•Keep thelength ofinput traces asshort aspossible. Always remember thattheinput traces arethemost\nsensitive partofthecircuit.\n•Consider adriven, low-impedance guard ring around thecritical traces. Aguard ring can significantly\nreduce leakage currents from nearby traces thatareatdifferent potentials.\n11.2 Layout Example\nFigure 44.Schematic Representation\nNC\n±IN\n+IN\nV±V+\nOUTPUTNC\nNCVS+\nVS± GND\nGround (GND) plane on another layer VOUTVINGNDRun the input traces\nas far away from\nthe supply lines\nas possible RF\nRGPlace components close \nto device and to each \nother to reduce parasitic \nerrors   \nUse low-ESR, \nceramic bypass \ncapacitorGNDUse a low-ESR,\nceramic bypass\ncapacitor\n27OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedLayout Example (continued)\nFigure 45.Operational Amplifier Board Layout foraNoninverting Configuration\n28OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n12.1.2 Development Support\n12.1.2.1 TINA-TI ™(Free Software Download)\nTINA ™isasimple, powerful, andeasy-to-use circuit simulation program based onaSPICE engine. TINA-TI ™is\nafree, fully-functional version oftheTINA software, preloaded with alibrary ofmacro models inaddition toa\nrange ofboth passive and active models. TINA-TI provides alltheconventional dc,transient, and frequency\ndomain analysis ofSPICE, aswellasadditional design capabilities.\nAvailable asafree download from theAnalog eLab Design Center, TINA-TI offers extensive post-processing\ncapability that allows users toformat results inavariety ofways. Virtual instruments offer theability toselect\ninput waveforms andprobe circuit nodes, voltages, andwaveforms, creating adynamic quick-start tool.\nNOTE\nThese files require thateither theTINA software (from DesignSoft ™)orTINA-TI software\nbeinstalled. Download thefreeTINA-TI software from theTINA-TI folder .\n12.1.2.2 DIPAdapter EVM\nThe DIPAdapter EVM toolprovides aneasy, low-cost way toprototype small surface mount ICs. The evaluation\ntool these TIpackages: DorU(SOIC-8), PW (TSSOP-8), DGK (MSOP-8), DBV (SOT23-6, SOT23-5 and\nSOT23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6). The DIP Adapter EVM may also beused with\nterminal strips ormay bewired directly toexisting circuits.\n12.1.2.3 Universal Operational Amplifier EVM\nThe Universal OpAmp EVM isaseries ofgeneral-purpose, blank circuit boards thatsimplify prototyping circuits\nforavariety ofICpackage types. The evaluation module board design allows many different circuits tobe\nconstructed easily and quickly. Five models areoffered, with each model intended foraspecific package type.\nPDIP, SOIC, MSOP, TSSOP andSOT23 packages areallsupported.\nNOTE\nThese boards areunpopulated, sousers must provide their own ICs. TIrecommends\nrequesting several opamp device samples when ordering theUniversal OpAmp EVM.\n12.1.2.4 TIPrecision Designs\nTIPrecision Designs areanalog solutions created byTI’sprecision analog applications experts and offer the\ntheory ofoperation, component selection, simulation, complete PCB schematic andlayout, billofmaterials, and\nmeasured performance ofmany useful circuits. TIPrecision Designs are available online at\nhttp://www.ti.com/ww/en/analog/precision-designs/ .\n29OPA170 ,OPA2170 ,OPA4170\nwww.ti.com SBOS557E –AUGUST 2011 –REVISED APRIL 2018\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedDevice Support (continued)\n12.1.2.5 WEBENCH®Filter Designer\nWEBENCH ®Filter Designer isasimple, powerful, andeasy-to-use active filter design program. The WEBENCH\nFilter Designer letsyoucreate optimized filter designs using aselection ofTIoperational amplifiers andpassive\ncomponents from TI\'svendor partners.\nAvailable asaweb-based toolfrom theWEBENCH ®Design Center, WEBENCH ®Filter Designer allows youto\ndesign, optimize, andsimulate complete multistage active filter solutions within minutes.\n12.1.2.6 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theOPAx170 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n12.2 Documentation Support\n12.2.1 Related Documentation\nForrelated documentation, seethefollowing (available fordownload from www.ti.com ):\n•Feedback Plots Define OpAmp ACPerformance\n•Capacitive Load Drive Solution Using anIsolation Resistor\n•Circuit Board Layout Techniques\n12.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access toorder now.\nTable 4.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nOPA170 Click here Click here Click here Click here Click here\nOPA2170 Click here Click here Click here Click here Click here\nOPA4170 Click here Click here Click here Click here Click here\n12.4 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.5 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\n30OPA170 ,OPA2170 ,OPA4170\nSBOS557E –AUGUST 2011 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: OPA170 OPA2170 OPA4170Submit Documentation Feedback Copyright ©2011 –2018, Texas Instruments IncorporatedCommunity Resources (continued)\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.6 Trademarks\nTINA-TI, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nTINA, DesignSoft aretrademarks ofDesignSoft, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n12.7 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.8 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nOPA170AID ACTIVE SOIC D875RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 O170A\nOPA170AIDBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OSVI\nOPA170AIDBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OSVI\nOPA170AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 O170A\nOPA170AIDRLR ACTIVE SOT-5X3 DRL 54000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 DAQ\nOPA170AIDRLT ACTIVE SOT-5X3 DRL 5250RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 DAQ\nOPA2170AID ACTIVE SOIC D875RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 2170A\nOPA2170AIDCUR ACTIVE VSSOP DCU 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 OPQC\nOPA2170AIDCUT ACTIVE VSSOP DCU 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 OPQC\nOPA2170AIDGK ACTIVE VSSOP DGK 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 OPNI\nOPA2170AIDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 OPNI\nOPA2170AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 2170A\nOPA2170AIDSGR ACTIVE WSON DSG 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1D4U\nOPA2170AIDSGT ACTIVE WSON DSG 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1D4U\nOPA4170AID ACTIVE SOIC D1450RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 OPA4170\nOPA4170AIDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 OPA4170\nOPA4170AIPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA4170\nOPA4170AIPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 OPA4170\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Sep-2021\nAddendum-Page 2NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF OPA170, OPA2170, OPA4170 :\n•Automotive : OPA170-Q1 , OPA2170-Q1 , OPA4170-Q1\n•Enhanced Product : OPA170-EP\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Sep-2021\nAddendum-Page 3•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nOPA170AIDBVR SOT-23 DBV 53000 180.0 8.43.233.171.374.08.0 Q3\nOPA170AIDBVR SOT-23 DBV 53000 179.0 8.43.23.21.44.08.0 Q3\nOPA170AIDBVT SOT-23 DBV 5250 179.0 8.43.23.21.44.08.0 Q3\nOPA170AIDBVT SOT-23 DBV 5250 180.0 8.43.233.171.374.08.0 Q3\nOPA170AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nOPA170AIDRLR SOT-5X3 DRL 54000 180.0 8.41.981.780.694.08.0 Q3\nOPA170AIDRLT SOT-5X3 DRL 5250 180.0 8.41.981.780.694.08.0 Q3\nOPA2170AIDCUR VSSOP DCU 83000 180.0 8.42.253.351.054.08.0 Q3\nOPA2170AIDCUT VSSOP DCU 8250 180.0 8.42.253.351.054.08.0 Q3\nOPA2170AIDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nOPA2170AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nOPA2170AIDSGR WSON DSG 83000 180.0 8.42.32.31.154.08.0 Q2\nOPA2170AIDSGT WSON DSG 8250 180.0 8.42.32.31.154.08.0 Q2\nOPA4170AIDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nOPA4170AIPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nOPA170AIDBVR SOT-23 DBV 53000 223.0 270.0 35.0\nOPA170AIDBVR SOT-23 DBV 53000 213.0 191.0 35.0\nOPA170AIDBVT SOT-23 DBV 5250 213.0 191.0 35.0\nOPA170AIDBVT SOT-23 DBV 5250 202.0 201.0 28.0\nOPA170AIDR SOIC D 82500 356.0 356.0 35.0\nOPA170AIDRLR SOT-5X3 DRL 54000 202.0 201.0 28.0\nOPA170AIDRLT SOT-5X3 DRL 5250 202.0 201.0 28.0\nOPA2170AIDCUR VSSOP DCU 83000 202.0 201.0 28.0\nOPA2170AIDCUT VSSOP DCU 8250 202.0 201.0 28.0\nOPA2170AIDGKR VSSOP DGK 82500 366.0 364.0 50.0\nOPA2170AIDR SOIC D 82500 356.0 356.0 35.0\nOPA2170AIDSGR WSON DSG 83000 210.0 185.0 35.0\nOPA2170AIDSGT WSON DSG 8250 210.0 185.0 35.0\nOPA4170AIDR SOIC D 142500 356.0 356.0 35.0\nOPA4170AIPWR TSSOP PW 142000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nOPA170AID D SOIC 8 75 506.6 8 3940 4.32\nOPA2170AID D SOIC 8 75 506.6 8 3940 4.32\nOPA2170AIDGK DGK VSSOP 8 80 330 6.55 500 2.88\nOPA4170AID D SOIC 14 50 506.6 8 3940 4.32\nOPA4170AIPW PW TSSOP 14 90 530 10.2 3600 3.5\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9(0.1)\n(0.15)A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.5. Support pin may differ or may not be present.0.2 C A B1\n345\n2INDEX AREAPIN 1\n NOTE 5\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/G   03/2023SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/G   03/2023\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nwww.ti.comPACKAGE OUTLINE\nC1.7\n1.5\n2X 0.5\n2X 1\n5X 0.30.1\n0.6 MAX\n5X 0.180.08\n5X 0.40.20.050.00 TYP\n5X 0.270.15B1.31.1A\n1.71.5\nNOTE 3SOT - 0.6 mm max height DRL0005A\nPLASTIC SMALL OUTLINE\n4220753/B   12/2020\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MO-293 Variation UAAD-115PIN 1ID AREA\n34\nSEATING PLANE\n0.05 CSCALE  8.000\n0.1 C A B\n0.05SYMM\nSYMM\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nAROUND0.05 MIN\nAROUND5X (0.67)\n5X (0.3)\n(1.48)2X (0.5)\n(R0.05) TYP(1)\n4220753/B   12/2020SOT - 0.6 mm max height DRL0005A\nPLASTIC SMALL OUTLINE\nNOTES: (continued)\n 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nSCALE:30XSYMM\n1\n3 45\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDERMASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n(1.48)2X (0.5)5X (0.67)\n5X (0.3)\n(R0.05) TYP(1)SOT - 0.6 mm max height DRL0005A\nPLASTIC SMALL OUTLINE\n4220753/B   12/2020\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 8. Board assembly site may have different recommendations for stencil design.SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:30XSYMMSYMM\n1\n345\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.WSON - 0.8 mm max height DSG 8\nPLASTIC SMALL OUTLINE - NO LEAD 2 x 2, 0.5 mm pitch\n4224783/A\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.32\n0.181.6 0.12X\n1.50.9 0.1\n6X 0.5\n8X 0.40.20.050.000.80.7A2.11.9 B\n2.11.90.320.18\n0.40.2\n(DIM A) TYPWSON - 0.8 mm max height DSG0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218900/E   08/2022SIDE WALL \nMETAL THICKNESS\nDIM A\nOPTION 1\nOPTION 2\n0.1 0.2PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n145\n8\nX 0.25)(45PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n9\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nALTERNATIVE TERMINAL SHAPE\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.25)\n(1.6)\n(1.9)6X (0.5)(0.9) (0.2) VIA\nTYP\n(0.55)8X (0.5)\n(R0.05) TYPWSON - 0.8 mm max height DSG0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218900/E   08/2022SYMM1\n458\nLAND PATTERN EXAMPLE\nSCALE:20XSYMM 9\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.25)8X (0.5)\n(0.9)(0.7)\n(1.9)(0.45)\n6X (0.5)WSON - 0.8 mm max height DSG0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218900/E   08/2022\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 9:\n 87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM\n1\n458METAL\nSYMM\n9\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.5\n2X\n1.5\n8X 0.25\n0.173.23.0 TYP\nSEATINGPLANE\n0.10.00.12\nGAGE PLANE\n0-60.90.6B2.42.2\nNOTE 3A\n2.11.9\nNOTE 3\n0.350.20(0.13) TYPVSSOP - 0.9 mm max height DCU0008A\nSMALL OUTLINE PACKAGE\n4225266/A   09/20141\n458\n0.08 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. Reference JEDEC registration MO-187 variation CA. A  30DETAIL A\nTYPICALSCALE  6.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (0.85)\n8X (0.3)\n6X (0.5)\n(3.1)(R0.05) TYPVSSOP - 0.9 mm max height DCU0008A\nSMALL OUTLINE PACKAGE\n4225266/A   09/2014\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 25XSYMMSYMM\n1\n4 58SEE SOLDER MASKDETAILS\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (0.85)\n8X (0.3)\n6X (0.5)\n(3.1)(R0.05) TYPVSSOP - 0.9 mm max height DCU0008A\nSMALL OUTLINE PACKAGE\n4225266/A   09/2014\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 25XSYMM\nSYMM1\n4 58\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: OPA2170AIDR (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage: 2.7V to 36V (±1.35V to ±18V)
- **Current Ratings**: 
  - Quiescent Current: 110 µA per amplifier (typical)
- **Power Consumption**: 
  - Low power consumption with a quiescent current of 110 µA.
- **Operating Temperature Range**: 
  - -40°C to +125°C
- **Package Type**: 
  - Available in multiple packages including SOIC (8), VSSOP (8), and WSON (8).
- **Special Features**: 
  - Rail-to-rail output
  - Low noise: 19 nV/√Hz
  - High common-mode rejection: 120 dB
  - Low bias current: 15 pA (maximum)
  - Input range includes negative supply and operates to positive supply.
- **Moisture Sensitive Level (MSL)**: 
  - Level 2 (260°C, 1 year) for SOIC and VSSOP packages; Level 1 (260°C, unlimited) for WSON package.

#### Description:
The OPA2170AIDR is a low-power, low-noise operational amplifier from Texas Instruments, part of the OPAx170 family. It is designed for high-performance applications requiring precision signal amplification. The device features a wide supply voltage range and is capable of rail-to-rail output, making it suitable for various applications where signal integrity is critical.

#### Typical Applications:
- **Power Management**: Used in tracking amplifiers for power modules and merchant power supplies.
- **Signal Conditioning**: Ideal for transducer amplifiers, bridge amplifiers, and temperature measurements.
- **Instrumentation**: Suitable for precision integrators and battery-powered instruments.
- **Test Equipment**: Commonly used in test and measurement devices due to its high accuracy and stability.

This operational amplifier is particularly beneficial in applications where low noise and low power consumption are essential, making it a versatile choice for engineers designing analog circuits.