<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_top_u250_behav.wdb" id="1">
         <top_modules>
            <top_module name="arch_package" />
            <top_module name="glbl" />
            <top_module name="proj_package" />
            <top_module name="sim_top_u250" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000 us"></ZoomStartTime>
      <ZoomEndTime time="53.300001 us"></ZoomEndTime>
      <Cursor1Time time="13.150000 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="205"></NameColumnWidth>
      <ValueColumnWidth column_width="298"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="9" />
   <wvobject type="logic" fp_name="/sim_top_u250/u_top_u250/c0_ddr4_ui_clk">
      <obj_property name="ElementShortName">c0_ddr4_ui_clk</obj_property>
      <obj_property name="ObjectShortName">c0_ddr4_ui_clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top_u250/u_top_u250/sys_rst">
      <obj_property name="ElementShortName">sys_rst</obj_property>
      <obj_property name="ObjectShortName">sys_rst</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top_u250/u_top_u250/clk_counter">
      <obj_property name="ElementShortName">clk_counter[63:0]</obj_property>
      <obj_property name="ObjectShortName">clk_counter[63:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="divider286" type="divider">
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top_u250/u_top_u250/memory_system_i/memory_system_i/DDR4_MIG/sys_rst">
      <obj_property name="ElementShortName">sys_rst</obj_property>
      <obj_property name="ObjectShortName">sys_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top_u250/u_top_u250/memory_system_i/memory_system_i/DDR4_MIG/c0_init_calib_complete">
      <obj_property name="ElementShortName">c0_init_calib_complete</obj_property>
      <obj_property name="ObjectShortName">c0_init_calib_complete</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top_u250/u_top_u250/memory_system_i/memory_system_i/DDR4_MIG/c0_ddr4_ui_clk">
      <obj_property name="ElementShortName">c0_ddr4_ui_clk</obj_property>
      <obj_property name="ObjectShortName">c0_ddr4_ui_clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top_u250/u_top_u250/memory_system_i/memory_system_i/DDR4_MIG/c0_ddr4_ui_clk_sync_rst">
      <obj_property name="ElementShortName">c0_ddr4_ui_clk_sync_rst</obj_property>
      <obj_property name="ObjectShortName">c0_ddr4_ui_clk_sync_rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top_u250/u_top_u250/memory_system_i/memory_system_i/DDR4_MIG/c0_ddr4_aresetn">
      <obj_property name="ElementShortName">c0_ddr4_aresetn</obj_property>
      <obj_property name="ObjectShortName">c0_ddr4_aresetn</obj_property>
   </wvobject>
</wave_config>
