{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736465100085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736465100085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 21:24:59 2025 " "Processing started: Thu Jan 09 21:24:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736465100085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465100085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegistradoraPratica -c RegistradoraPratica " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegistradoraPratica -c RegistradoraPratica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465100085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736465100395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736465100395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorapratica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorapratica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradoraPratica-Behavioral " "Found design unit 1: RegistradoraPratica-Behavioral" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465110467 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradoraPratica " "Found entity 1: RegistradoraPratica" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465110467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd_7seg-with_select_bcd7seg " "Found design unit 1: Bcd_7seg-with_select_bcd7seg" {  } { { "Bcd_7seg.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/Bcd_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465110467 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bcd_7seg " "Found entity 1: Bcd_7seg" {  } { { "Bcd_7seg.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/Bcd_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465110467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorapratica_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorapratica_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradoraPratica_tb-Behavioral " "Found design unit 1: RegistradoraPratica_tb-Behavioral" {  } { { "RegistradoraPratica_tb.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465110467 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradoraPratica_tb " "Found entity 1: RegistradoraPratica_tb" {  } { { "RegistradoraPratica_tb.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465110467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegistradoraPratica " "Elaborating entity \"RegistradoraPratica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_timer RegistradoraPratica.vhd(100) " "VHDL Process Statement warning at RegistradoraPratica.vhd(100): signal \"current_timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET RegistradoraPratica.vhd(122) " "VHDL Process Statement warning at RegistradoraPratica.vhd(122): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation RegistradoraPratica.vhd(130) " "VHDL Process Statement warning at RegistradoraPratica.vhd(130): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_operation RegistradoraPratica.vhd(130) " "VHDL Process Statement warning at RegistradoraPratica.vhd(130): signal \"last_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "last_valor RegistradoraPratica.vhd(130) " "VHDL Process Statement warning at RegistradoraPratica.vhd(130): signal \"last_valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation RegistradoraPratica.vhd(140) " "VHDL Process Statement warning at RegistradoraPratica.vhd(140): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total RegistradoraPratica.vhd(141) " "VHDL Process Statement warning at RegistradoraPratica.vhd(141): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation RegistradoraPratica.vhd(142) " "VHDL Process Statement warning at RegistradoraPratica.vhd(142): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total RegistradoraPratica.vhd(143) " "VHDL Process Statement warning at RegistradoraPratica.vhd(143): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation RegistradoraPratica.vhd(146) " "VHDL Process Statement warning at RegistradoraPratica.vhd(146): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_total RegistradoraPratica.vhd(116) " "VHDL Process Statement warning at RegistradoraPratica.vhd(116): inferring latch(es) for signal or variable \"reg_total\", which holds its previous value in one or more paths through the process" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE RegistradoraPratica.vhd(116) " "VHDL Process Statement warning at RegistradoraPratica.vhd(116): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_operation RegistradoraPratica.vhd(116) " "VHDL Process Statement warning at RegistradoraPratica.vhd(116): inferring latch(es) for signal or variable \"last_operation\", which holds its previous value in one or more paths through the process" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "last_valor RegistradoraPratica.vhd(116) " "VHDL Process Statement warning at RegistradoraPratica.vhd(116): inferring latch(es) for signal or variable \"last_valor\", which holds its previous value in one or more paths through the process" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_valor\[0\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_valor\[0\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_valor\[1\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_valor\[1\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_valor\[2\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_valor\[2\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_valor\[3\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_valor\[3\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_operation\[0\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_operation\[0\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_operation\[1\] RegistradoraPratica.vhd(116) " "Inferred latch for \"last_operation\[1\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.UPDATE_DISPLAY RegistradoraPratica.vhd(116) " "Inferred latch for \"NEXT_STATE.UPDATE_DISPLAY\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.PROCESS_INPUT RegistradoraPratica.vhd(116) " "Inferred latch for \"NEXT_STATE.PROCESS_INPUT\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.IDLE RegistradoraPratica.vhd(116) " "Inferred latch for \"NEXT_STATE.IDLE\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[0\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[0\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[1\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[1\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[2\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[2\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110514 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[3\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[3\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[4\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[4\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[5\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[5\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[6\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[6\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[7\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[7\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[8\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[8\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[9\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[9\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[10\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[10\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[11\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[11\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[12\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[12\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[13\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[13\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[14\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[14\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[15\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[15\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[16\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[16\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[17\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[17\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[18\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[18\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[19\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[19\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[20\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[20\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[21\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[21\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[22\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[22\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[23\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[23\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[24\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[24\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[25\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[25\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[26\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[26\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[27\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[27\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[28\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[28\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[29\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[29\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[30\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[30\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_total\[31\] RegistradoraPratica.vhd(116) " "Inferred latch for \"reg_total\[31\]\" at RegistradoraPratica.vhd(116)" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110530 "|RegistradoraPratica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bcd_7seg Bcd_7seg:inst_Bcd7seg1 " "Elaborating entity \"Bcd_7seg\" for hierarchy \"Bcd_7seg:inst_Bcd7seg1\"" {  } { { "RegistradoraPratica.vhd" "inst_Bcd7seg1" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736465110545 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "RegistradoraPratica.vhd" "Div0" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736465110857 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "RegistradoraPratica.vhd" "Div1" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736465110857 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "RegistradoraPratica.vhd" "Mod1" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 172 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736465110857 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "RegistradoraPratica.vhd" "Mod0" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736465110857 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "RegistradoraPratica.vhd" "Div2" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736465110857 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "RegistradoraPratica.vhd" "Mod2" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736465110857 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "RegistradoraPratica.vhd" "Div3" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736465110857 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "RegistradoraPratica.vhd" "Mod3" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 187 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736465110857 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736465110857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736465110888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465110888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465110888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465110888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465110888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465110888 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736465110888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbo " "Found entity 1: lpm_divide_hbo" {  } { { "db/lpm_divide_hbo.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_divide_hbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465110935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/abs_divider_mbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465110935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465110982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465110982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465111029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465111029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465111076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465111076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_abs_q99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465111076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465111076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465111076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465111076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736465111091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111091 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736465111091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465111122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465111122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465111138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465111138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465111169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465111169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465111185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465111185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736465111185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111185 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736465111185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465111232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465111232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465111232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465111232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736465111310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465111310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736465111341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736465111341 ""}  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736465111341 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "244 " "Ignored 244 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "244 " "Ignored 244 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1736465112714 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1736465112714 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_timer\[4\] current_timer\[4\]~_emulated current_timer\[4\]~1 " "Register \"current_timer\[4\]\" is converted into an equivalent circuit using register \"current_timer\[4\]~_emulated\" and latch \"current_timer\[4\]~1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1736465112792 "|RegistradoraPratica|current_timer[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_timer\[6\] current_timer\[6\]~_emulated current_timer\[4\]~1 " "Register \"current_timer\[6\]\" is converted into an equivalent circuit using register \"current_timer\[6\]~_emulated\" and latch \"current_timer\[4\]~1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1736465112792 "|RegistradoraPratica|current_timer[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_timer\[7\] current_timer\[7\]~_emulated current_timer\[4\]~1 " "Register \"current_timer\[7\]\" is converted into an equivalent circuit using register \"current_timer\[7\]~_emulated\" and latch \"current_timer\[4\]~1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1736465112792 "|RegistradoraPratica|current_timer[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_timer\[9\] current_timer\[9\]~_emulated current_timer\[4\]~1 " "Register \"current_timer\[9\]\" is converted into an equivalent circuit using register \"current_timer\[9\]~_emulated\" and latch \"current_timer\[4\]~1\"" {  } { { "RegistradoraPratica.vhd" "" { Text "C:/Users/Aluno/Downloads/Registradoras_L3_ACC/RegistradoraPratica/RegistradoraPratica.vhd" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1736465112792 "|RegistradoraPratica|current_timer[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1736465112792 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736465119236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736465122843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736465122843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8806 " "Implemented 8806 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736465123217 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736465123217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8732 " "Implemented 8732 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736465123217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736465123217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736465123249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 21:25:23 2025 " "Processing ended: Thu Jan 09 21:25:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736465123249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736465123249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736465123249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736465123249 ""}
