#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001017c50 .scope module, "core_testbench" "core_testbench" 2 2;
 .timescale -12 -12;
v00000000010b4b50_0 .var "clk", 0 0;
v00000000010b6ac0_0 .var "rst", 0 0;
S_000000000102bb70 .scope module, "core1" "core" 2 33, 3 2 0, S_0000000001017c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v00000000010b4970_0 .net "alu_in_A", 7 0, v00000000010b4470_0;  1 drivers
v00000000010b3cf0_0 .net "alu_in_B", 7 0, v00000000010b4330_0;  1 drivers
v00000000010b3d90_0 .net "alu_out", 7 0, v000000000101a520_0;  1 drivers
v00000000010b3e30_0 .net "clk", 0 0, v00000000010b4b50_0;  1 drivers
v00000000010b4830_0 .net "negative", 0 0, v00000000010b3750_0;  1 drivers
v00000000010b3ed0_0 .net "opcode", 3 0, v00000000010b4790_0;  1 drivers
v00000000010b3f70_0 .net "overflow", 0 0, v00000000010b4dd0_0;  1 drivers
v00000000010b4010_0 .net "ram_address", 3 0, v00000000010b34d0_0;  1 drivers
RS_000000000105d838 .resolv tri, L_00000000010b6d40, L_00000000010b6de0;
v00000000010b4c90_0 .net8 "ram_data", 7 0, RS_000000000105d838;  2 drivers
v00000000010b4a10_0 .net "ram_read_en", 0 0, v00000000010b3250_0;  1 drivers
v00000000010b40b0_0 .net "ram_write_en", 0 0, v00000000010b4290_0;  1 drivers
v00000000010b41f0_0 .net "rst", 0 0, v00000000010b6ac0_0;  1 drivers
v00000000010b4ab0_0 .net "zero", 0 0, v00000000010b4e70_0;  1 drivers
S_00000000010331e0 .scope module, "ALU" "alu" 3 13, 4 3 0, S_000000000102bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 8 "alu_in_A";
    .port_info 2 /INPUT 8 "alu_in_B";
    .port_info 3 /OUTPUT 8 "alu_out";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "negative";
P_0000000001033370 .param/l "ADD" 0 4 17, C4<1000>;
P_00000000010333a8 .param/l "HALT" 0 4 13, C4<0000>;
P_00000000010333e0 .param/l "JUMP" 0 4 19, C4<1010>;
P_0000000001033418 .param/l "JUMP_NEG" 0 4 20, C4<1011>;
P_0000000001033450 .param/l "LOAD_A" 0 4 14, C4<0010>;
P_0000000001033488 .param/l "LOAD_B" 0 4 15, C4<0001>;
P_00000000010334c0 .param/l "MSB" 0 4 22, +C4<000000000000000000000000000000111>;
P_00000000010334f8 .param/l "STORE_A" 0 4 16, C4<0100>;
P_0000000001033530 .param/l "SUB" 0 4 18, C4<1001>;
P_0000000001033568 .param/l "WIDTH" 0 4 21, +C4<00000000000000000000000000001000>;
v0000000001019c60_0 .net "alu_in_A", 7 0, v00000000010b4470_0;  alias, 1 drivers
v000000000101a480_0 .net "alu_in_B", 7 0, v00000000010b4330_0;  alias, 1 drivers
v000000000101a520_0 .var "alu_out", 7 0;
v00000000010b36b0_0 .var "extra", 0 0;
v00000000010b3750_0 .var "negative", 0 0;
v00000000010b3b10_0 .net "opcode", 3 0, v00000000010b4790_0;  alias, 1 drivers
v00000000010b4dd0_0 .var "overflow", 0 0;
v00000000010b4e70_0 .var "zero", 0 0;
E_0000000001045390/0 .event edge, v00000000010b3b10_0, v0000000001019c60_0, v000000000101a480_0, v00000000010b36b0_0;
E_0000000001045390/1 .event edge, v000000000101a520_0;
E_0000000001045390 .event/or E_0000000001045390/0, E_0000000001045390/1;
S_0000000001025670 .scope module, "CONTROL_UNIT" "control_unit" 3 20, 5 2 0, S_000000000102bb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INOUT 8 "ram_data";
    .port_info 3 /OUTPUT 1 "ram_read_en";
    .port_info 4 /OUTPUT 1 "ram_write_en";
    .port_info 5 /OUTPUT 4 "ram_address";
    .port_info 6 /OUTPUT 4 "opcode";
    .port_info 7 /OUTPUT 8 "alu_in_A";
    .port_info 8 /OUTPUT 8 "alu_in_B";
    .port_info 9 /INPUT 8 "alu_out";
    .port_info 10 /INPUT 1 "overflow";
    .port_info 11 /INPUT 1 "zero";
    .port_info 12 /INPUT 1 "negative";
P_00000000010287b0 .param/l "ADD" 0 5 39, C4<1000>;
P_00000000010287e8 .param/l "HALT" 0 5 35, C4<0000>;
P_0000000001028820 .param/l "JUMP" 0 5 41, C4<1010>;
P_0000000001028858 .param/l "JUMP_NEG" 0 5 42, C4<1011>;
P_0000000001028890 .param/l "LOAD_A" 0 5 36, C4<0010>;
P_00000000010288c8 .param/l "LOAD_B" 0 5 37, C4<0001>;
P_0000000001028900 .param/l "MSB" 0 5 44, +C4<000000000000000000000000000000111>;
P_0000000001028938 .param/l "S0" 0 5 47, C4<001>;
P_0000000001028970 .param/l "S1" 0 5 48, C4<010>;
P_00000000010289a8 .param/l "S2" 0 5 49, C4<100>;
P_00000000010289e0 .param/l "STORE_A" 0 5 38, C4<0100>;
P_0000000001028a18 .param/l "SUB" 0 5 40, C4<1001>;
P_0000000001028a50 .param/l "WIDTH" 0 5 43, +C4<00000000000000000000000000001000>;
v00000000010b4f10_0 .array/port v00000000010b4f10, 0;
L_000000000101b0a0 .functor BUFZ 8, v00000000010b4f10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000010b4f10_1 .array/port v00000000010b4f10, 1;
L_000000000101ba40 .functor BUFZ 8, v00000000010b4f10_1, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000010b4f10_2 .array/port v00000000010b4f10, 2;
L_000000000101b490 .functor BUFZ 8, v00000000010b4f10_2, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000010b4f10_3 .array/port v00000000010b4f10, 3;
L_000000000101b2d0 .functor BUFZ 8, v00000000010b4f10_3, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000010b4510_0 .var "PC", 3 0;
v00000000010b4f10 .array "Register", 3 0, 7 0;
o000000000105d7a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000010b3430_0 name=_s13
v00000000010b4470_0 .var "alu_in_A", 7 0;
v00000000010b4330_0 .var "alu_in_B", 7 0;
v00000000010b3930_0 .net "alu_out", 7 0, v000000000101a520_0;  alias, 1 drivers
v00000000010b3070_0 .net "clk", 0 0, v00000000010b4b50_0;  alias, 1 drivers
v00000000010b3110_0 .net "negative", 0 0, v00000000010b3750_0;  alias, 1 drivers
v00000000010b4790_0 .var "opcode", 3 0;
v00000000010b31b0_0 .net "overflow", 0 0, v00000000010b4dd0_0;  alias, 1 drivers
v00000000010b34d0_0 .var "ram_address", 3 0;
v00000000010b48d0_0 .net8 "ram_data", 7 0, RS_000000000105d838;  alias, 2 drivers
v00000000010b3250_0 .var "ram_read_en", 0 0;
v00000000010b4290_0 .var "ram_write_en", 0 0;
v00000000010b3570_0 .net "rst", 0 0, v00000000010b6ac0_0;  alias, 1 drivers
v00000000010b32f0_0 .var "state", 2 0;
v00000000010b45b0_0 .net "test_Register0", 7 0, L_000000000101b0a0;  1 drivers
v00000000010b4150_0 .net "test_Register1", 7 0, L_000000000101ba40;  1 drivers
v00000000010b3390_0 .net "test_Register2", 7 0, L_000000000101b490;  1 drivers
v00000000010b4650_0 .net "test_Register3", 7 0, L_000000000101b2d0;  1 drivers
v00000000010b3610_0 .net "zero", 0 0, v00000000010b4e70_0;  alias, 1 drivers
E_00000000010458d0 .event posedge, v00000000010b3070_0;
L_00000000010b6de0 .functor MUXZ 8, o000000000105d7a8, v00000000010b4f10_0, v00000000010b4290_0, C4<>;
S_0000000001025800 .scope module, "RAM" "ram" 3 16, 6 3 0, S_000000000102bb70;
 .timescale -9 -12;
    .port_info 0 /INOUT 8 "ram_data";
    .port_info 1 /INPUT 1 "ram_read_en";
    .port_info 2 /INPUT 1 "ram_write_en";
    .port_info 3 /INPUT 4 "ram_address";
v00000000010b4d30_13 .array/port v00000000010b4d30, 13;
L_000000000101b9d0 .functor BUFZ 8, v00000000010b4d30_13, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000010b43d0_0 .net *"_s3", 7 0, L_00000000010b54e0;  1 drivers
v00000000010b39d0_0 .net *"_s5", 5 0, L_00000000010b5300;  1 drivers
L_0000000001420088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010b3c50_0 .net *"_s8", 1 0, L_0000000001420088;  1 drivers
o000000000105dce8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000010b4bf0_0 name=_s9
v00000000010b4d30 .array "ram", 15 0, 7 0;
v00000000010b37f0_0 .net "ram_13", 7 0, L_000000000101b9d0;  1 drivers
v00000000010b46f0_0 .net "ram_address", 3 0, v00000000010b34d0_0;  alias, 1 drivers
v00000000010b3890_0 .net8 "ram_data", 7 0, RS_000000000105d838;  alias, 2 drivers
v00000000010b3a70_0 .net "ram_read_en", 0 0, v00000000010b3250_0;  alias, 1 drivers
v00000000010b3bb0_0 .net "ram_write_en", 0 0, v00000000010b4290_0;  alias, 1 drivers
E_00000000010453d0 .event edge, v00000000010b48d0_0, v00000000010b4290_0;
L_00000000010b54e0 .array/port v00000000010b4d30, L_00000000010b5300;
L_00000000010b5300 .concat [ 4 2 0 0], v00000000010b34d0_0, L_0000000001420088;
L_00000000010b6d40 .functor MUXZ 8, o000000000105dce8, L_00000000010b54e0, v00000000010b3250_0, C4<>;
    .scope S_00000000010331e0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000101a520_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b4dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b4e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b3750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b36b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000000010331e0;
T_1 ;
    %wait E_0000000001045390;
    %load/vec4 v00000000010b3b10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000000000101a520_0, 0, 8;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0000000001019c60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000000001019c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000101a480_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000000000101a480_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %split/vec4 8;
    %store/vec4 v000000000101a520_0, 0, 8;
    %store/vec4 v00000000010b36b0_0, 0, 1;
    %load/vec4 v00000000010b36b0_0;
    %load/vec4 v000000000101a520_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010b36b0_0;
    %load/vec4 v000000000101a520_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v00000000010b4dd0_0, 0, 1;
    %load/vec4 v000000000101a520_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %pad/s 1;
    %store/vec4 v00000000010b4e70_0, 0, 1;
    %load/vec4 v000000000101a520_0;
    %parti/s 1, 7, 4;
    %store/vec4 v00000000010b3750_0, 0, 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v000000000101a480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000000001019c60_0;
    %store/vec4 v000000000101a520_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b4dd0_0, 0, 1;
    %load/vec4 v000000000101a520_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %pad/s 1;
    %store/vec4 v00000000010b4e70_0, 0, 1;
    %load/vec4 v000000000101a520_0;
    %parti/s 1, 7, 4;
    %store/vec4 v00000000010b3750_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000000001019c60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000000001019c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000101a480_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000000000101a480_0;
    %concat/vec4; draw_concat_vec4
    %inv;
    %add;
    %addi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v000000000101a520_0, 0, 8;
    %store/vec4 v00000000010b36b0_0, 0, 1;
    %load/vec4 v00000000010b36b0_0;
    %load/vec4 v000000000101a520_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010b36b0_0;
    %load/vec4 v000000000101a520_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v00000000010b4dd0_0, 0, 1;
    %load/vec4 v000000000101a520_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %pad/s 1;
    %store/vec4 v00000000010b4e70_0, 0, 1;
    %load/vec4 v000000000101a520_0;
    %parti/s 1, 7, 4;
    %store/vec4 v00000000010b3750_0, 0, 1;
T_1.7 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001025800;
T_2 ;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 31, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 181, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 162, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 77, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4d30, 4, 0;
    %end;
    .thread T_2;
    .scope S_0000000001025800;
T_3 ;
    %wait E_00000000010453d0;
    %load/vec4 v00000000010b3bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000010b3890_0;
    %load/vec4 v00000000010b46f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010b4d30, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000001025670;
T_4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000010b32f0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000010b4510_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000010b34d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000010b4790_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000010b4470_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000010b4330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4f10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4f10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4f10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010b4f10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b3250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b4290_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000000001025670;
T_5 ;
    %wait E_00000000010458d0;
    %load/vec4 v00000000010b32f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b4290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010b34d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010b4790_0, 0;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000000010b4510_0;
    %assign/vec4 v00000000010b34d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b4290_0, 0;
    %load/vec4 v00000000010b48d0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v00000000010b4790_0, 0;
    %load/vec4 v00000000010b4790_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000010b3570_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.5, 9;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v00000000010b4510_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000010b4510_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
T_5.6 ;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000000010b4790_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000010b4790_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v00000000010b48d0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000000010b34d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b4290_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v00000000010b4790_0;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000010b4790_0;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v00000000010b48d0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000000010b4f10, 4;
    %assign/vec4 v00000000010b4330_0, 0;
    %load/vec4 v00000000010b48d0_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000000010b4f10, 4;
    %assign/vec4 v00000000010b4470_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v00000000010b4790_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_5.11, 4;
    %load/vec4 v00000000010b48d0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000000010b4510_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v00000000010b4790_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v00000000010b3110_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %load/vec4 v00000000010b48d0_0;
    %parti/s 4, 0, 2;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %load/vec4 v00000000010b4510_0;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %assign/vec4 v00000000010b4510_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v00000000010b4790_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v00000000010b48d0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000000010b34d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b3250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b4290_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
T_5.18 ;
T_5.14 ;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000000010b4790_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.27;
T_5.19 ;
    %load/vec4 v00000000010b48d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010b4f10, 0, 4;
    %load/vec4 v00000000010b4510_0;
    %assign/vec4 v00000000010b34d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.27;
T_5.20 ;
    %load/vec4 v00000000010b48d0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010b4f10, 0, 4;
    %load/vec4 v00000000010b4510_0;
    %assign/vec4 v00000000010b34d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.27;
T_5.21 ;
    %load/vec4 v00000000010b3930_0;
    %load/vec4 v00000000010b48d0_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010b4f10, 0, 4;
    %load/vec4 v00000000010b4510_0;
    %assign/vec4 v00000000010b34d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.27;
T_5.22 ;
    %load/vec4 v00000000010b3930_0;
    %load/vec4 v00000000010b48d0_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010b4f10, 0, 4;
    %load/vec4 v00000000010b4510_0;
    %assign/vec4 v00000000010b34d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.27;
T_5.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010b3250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b4290_0, 0;
    %load/vec4 v00000000010b4510_0;
    %assign/vec4 v00000000010b34d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.27;
T_5.24 ;
    %load/vec4 v00000000010b4510_0;
    %assign/vec4 v00000000010b34d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.27;
T_5.25 ;
    %load/vec4 v00000000010b4510_0;
    %assign/vec4 v00000000010b34d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010b32f0_0, 0;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001017c50;
T_6 ;
    %vpi_call 2 9 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000102bb70 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000001017c50;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010b4b50_0, 0;
    %delay 150, 0;
    %pushi/vec4 9999, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b4b50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b4b50_0, 0, 1;
    %delay 50, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b4b50_0, 0, 1;
    %delay 50, 0;
    %end;
    .thread T_7;
    .scope S_0000000001017c50;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b6ac0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b6ac0_0, 0, 1;
    %delay 9000, 0;
    %end;
    .thread T_8;
    .scope S_0000000001017c50;
T_9 ;
    %delay 1000000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "core_testbench.v";
    "core.v";
    "E:/code/Verilog/JMC/alu.v";
    "E:/code/Verilog/JMC/control_unit.v";
    "E:/code/Verilog/JMC/ram.v";
