\chapter{CÃ³digo fuente Verilog del procesador QR desarrollado}
\label{cap:apA}

\section{Fuente qr\_processor.v}

\lstinputlisting[language=Verilog]{../../../../projects/hardware/qr_processor/rtl/source/qr_processor.v}

\section{Fuente boudary\_cell.v}

\lstinputlisting[language=Verilog]{../../../../projects/hardware/qr_processor/rtl/source/boundary_cell.v}

\section{Fuente internal\_cell.v}

\lstinputlisting[language=Verilog]{../../../../projects/hardware/qr_processor/rtl/source/internal_cell.v}

\section{Fuente rotator.v}

\lstinputlisting[language=Verilog]{../../../../projects/hardware/qr_processor/rtl/source/rotator.v}

\section{Fuente iterative\_cordic.v}

\lstinputlisting[language=Verilog]{../../../../projects/hardware/qr_processor/rtl/source/iterative_cordic.v}

\section{Fuente preprocessor.v}

\lstinputlisting[language=Verilog]{../../../../projects/hardware/qr_processor/rtl/source/preprocessor.v}

\section{Fuente post\_multiplier.v}

\lstinputlisting[language=Verilog]{../../../../projects/hardware/qr_processor/rtl/source/post_multiplier.v}