-- -------------------------------------------------------------
-- 
-- File Name: D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\redocking_site\ur_ear_fpga_sim_redocking_site_calc_Tref.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ur_ear_fpga_sim_redocking_site_calc_Tref
-- Source Path: redocking_site/calc_Tref
-- Hierarchy Level: 6
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ur_ear_fpga_sim_redocking_site_calc_Tref IS
  PORT( trel_k                            :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        randData                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        tabs                              :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        Tref                              :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END ur_ear_fpga_sim_redocking_site_calc_Tref;


ARCHITECTURE rtl OF ur_ear_fpga_sim_redocking_site_calc_Tref IS

  -- Component Declarations
  COMPONENT ur_ear_fpga_sim_redocking_site_nfp_log10_single
    PORT( nfp_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_redocking_site_nfp_mul_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_redocking_site_nfp_sub_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ur_ear_fpga_sim_redocking_site_nfp_log10_single
    USE ENTITY work.ur_ear_fpga_sim_redocking_site_nfp_log10_single(rtl);

  FOR ALL : ur_ear_fpga_sim_redocking_site_nfp_mul_single
    USE ENTITY work.ur_ear_fpga_sim_redocking_site_nfp_mul_single(rtl);

  FOR ALL : ur_ear_fpga_sim_redocking_site_nfp_sub_single
    USE ENTITY work.ur_ear_fpga_sim_redocking_site_nfp_sub_single(rtl);

  -- Signals
  SIGNAL Log10_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product_out1                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Subtract_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  -- Line 618
  -- This was also taken out of the if statement since
  -- it is ready only when the 'variables' are recalculated

  u_nfp_log10_comp : ur_ear_fpga_sim_redocking_site_nfp_log10_single
    PORT MAP( nfp_in => randData,  -- ufix32
              nfp_out => Log10_out1  -- ufix32
              );

  u_nfp_mul_comp : ur_ear_fpga_sim_redocking_site_nfp_mul_single
    PORT MAP( nfp_in1 => trel_k,  -- ufix32
              nfp_in2 => Log10_out1,  -- ufix32
              nfp_out => Product_out1  -- ufix32
              );

  u_nfp_sub_comp : ur_ear_fpga_sim_redocking_site_nfp_sub_single
    PORT MAP( nfp_in1 => tabs,  -- ufix32
              nfp_in2 => Product_out1,  -- ufix32
              nfp_out => Subtract_out1  -- ufix32
              );

  Tref <= Subtract_out1;

END rtl;

