{"sha": "a8c171c16b6ea15ecb8a3083fcf5628205e2bf30", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YThjMTcxYzE2YjZlYTE1ZWNiOGEzMDgzZmNmNTYyODIwNWUyYmYzMA==", "commit": {"author": {"name": "Ramana Radhakrishnan", "email": "ramana.radhakrishnan@arm.com", "date": "2010-09-10T11:04:37Z"}, "committer": {"name": "Ramana Radhakrishnan", "email": "ramana@gcc.gnu.org", "date": "2010-09-10T11:04:37Z"}, "message": "neon-schedgen.ml (allCores): Add support for Cortex-A9.\n\n2010-09-10  Ramana Radhakrishnan  <ramana.radhakrishnan@arm.com>\n\n        * config/arm/neon-schedgen.ml (allCores): Add support for\n\tCortex-A9.\n        * config/arm/cortex-a9-neon.md: New and partially generated.\n        * config/arm/cortex-a9.md (cortex_a9_dp): Adjust for Neon.\n\nFrom-SVN: r164166", "tree": {"sha": "70465c914cad2248a48079bcc6d6177a105ecfcb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/70465c914cad2248a48079bcc6d6177a105ecfcb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30/comments", "author": null, "committer": null, "parents": [{"sha": "0d57c6f43f9948795a8bd7d35053fe229ea6bacd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0d57c6f43f9948795a8bd7d35053fe229ea6bacd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0d57c6f43f9948795a8bd7d35053fe229ea6bacd"}], "stats": {"total": 1251, "additions": 1248, "deletions": 3}, "files": [{"sha": "211bf9468026fa868fe164d27baf5ca2759e54d2", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a8c171c16b6ea15ecb8a3083fcf5628205e2bf30", "patch": "@@ -1,3 +1,10 @@\n+2010-09-10  Ramana Radhakrishnan  <ramana.radhakrishnan@arm.com>\n+\n+        * config/arm/neon-schedgen.ml (allCores): Add support for\n+\tCortex-A9.\n+        * config/arm/cortex-a9-neon.md: New and partially generated.\n+        * config/arm/cortex-a9.md (cortex_a9_dp): Adjust for Neon.\n+\n 2010-09-10  Richard Guenther  <rguenther@suse.de>\n \n \t* tree.h (build_index_2_type): Remove."}, {"sha": "2e8ec9b14c79fb06d0b62a35d3e24460640be9c5", "filename": "gcc/config/arm/cortex-a9-neon.md", "status": "added", "additions": 1237, "deletions": 0, "changes": 1237, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30/gcc%2Fconfig%2Farm%2Fcortex-a9-neon.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30/gcc%2Fconfig%2Farm%2Fcortex-a9-neon.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a9-neon.md?ref=a8c171c16b6ea15ecb8a3083fcf5628205e2bf30", "patch": "@@ -0,0 +1,1237 @@\n+;; ARM Cortex-A9 pipeline description\n+;; Copyright (C) 2010 Free Software Foundation, Inc.\n+;;\n+;; Neon pipeline description contributed by ARM Ltd.\n+;;\n+;; This file is part of GCC.\n+;;\n+;; GCC is free software; you can redistribute it and/or modify it\n+;; under the terms of the GNU General Public License as published by\n+;; the Free Software Foundation; either version 3, or (at your option)\n+;; any later version.\n+;;\n+;; GCC is distributed in the hope that it will be useful, but\n+;; WITHOUT ANY WARRANTY; without even the implied warranty of\n+;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU\n+;; General Public License for more details.\n+;;\n+;; You should have received a copy of the GNU General Public License\n+;; along with GCC; see the file COPYING3.  If not see\n+;; <http://www.gnu.org/licenses/>.\n+\n+\n+(define_automaton \"cortex_a9_neon\")\n+\n+;; Only one instruction can be issued per cycle.\n+(define_cpu_unit \"cortex_a9_neon_issue_perm\" \"cortex_a9_neon\")\n+\n+;; Only one data-processing instruction can be issued per cycle.\n+(define_cpu_unit \"cortex_a9_neon_issue_dp\" \"cortex_a9_neon\")\n+\n+;; We need a special mutual exclusion (to be used in addition to\n+;; cortex_a9_neon_issue_dp) for the case when an instruction such as\n+;; vmla.f is forwarded from E5 of the floating-point multiply pipeline to\n+;; E2 of the floating-point add pipeline.  On the cycle previous to that\n+;; forward we must prevent issue of any instruction to the floating-point\n+;; add pipeline, but still allow issue of a data-processing instruction\n+;; to any of the other pipelines.\n+(define_cpu_unit \"cortex_a9_neon_issue_fadd\" \"cortex_a9_neon\")\n+(define_cpu_unit \"cortex_a9_neon_mcr\" \"cortex_a9_neon\")\n+\n+\n+;; Patterns of reservation.\n+;; We model the NEON issue units as running in parallel with the core ones.\n+;; We assume that multi-cycle NEON instructions get decomposed into\n+;; micro-ops as they are issued into the NEON pipeline.\n+\n+(define_reservation \"cortex_a9_neon_dp\"\n+                    \"ca9_issue_vfp_neon + cortex_a9_neon_issue_dp\")\n+(define_reservation \"cortex_a9_neon_dp_2\"\n+                    \"ca9_issue_vfp_neon + cortex_a9_neon_issue_dp,\\\n+                     cortex_a9_neon_issue_dp\")\n+(define_reservation \"cortex_a9_neon_dp_4\"\n+                    \"ca9_issue_vfp_neon + cortex_a9_neon_issue_dp,\\\n+                     cortex_a9_neon_issue_dp + cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_dp + cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_dp\")\n+\n+(define_reservation \"cortex_a9_neon_fadd\"\n+                    \"ca9_issue_vfp_neon + cortex_a9_neon_issue_dp +  \\\n+                     cortex_a9_neon_issue_fadd\")\n+(define_reservation \"cortex_a9_neon_fadd_2\"\n+                    \"ca9_issue_vfp_neon + cortex_a9_neon_issue_dp,\\\n+                     cortex_a9_neon_issue_fadd,\\\n+                     cortex_a9_neon_issue_dp\")\n+\n+(define_reservation \"cortex_a9_neon_perm\"\n+                    \"ca9_issue_vfp_neon+cortex_a9_neon_issue_perm\")\n+(define_reservation \"cortex_a9_neon_perm_2\"\n+                    \"ca9_issue_vfp_neon+cortex_a9_neon_issue_perm,  \\\n+                     cortex_a9_neon_issue_perm\")\n+(define_reservation \"cortex_a9_neon_perm_3\"\n+                    \"ca9_issue_vfp_neon+cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_dp+cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_perm\")\n+\n+(define_reservation \"cortex_a9_neon_ls\"\n+                    \"ca9_issue_vfp_neon+cortex_a9_neon_issue_perm+cortex_a9_ls\")\n+(define_reservation \"cortex_a9_neon_ls_2\"\n+                    \"ca9_issue_vfp_neon+cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_perm\")\n+(define_reservation \"cortex_a9_neon_ls_3\"\n+                    \"ca9_issue_vfp_neon+cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_dp+cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_perm\")\n+(define_reservation \"cortex_a9_neon_ls_4\"\n+                    \"ca9_issue_vfp_neon+cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_dp+cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_dp+cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_perm\")\n+(define_reservation \"cortex_a9_neon_ls_5\"\n+                    \"ca9_issue_vfp_neon + cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_dp+cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_dp+cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_dp+cortex_a9_neon_issue_perm,\\\n+                     cortex_a9_neon_issue_perm\")\n+\n+(define_reservation \"cortex_a9_neon_fmul_then_fadd\"\n+                    \"ca9_issue_vfp_neon + cortex_a9_neon_issue_dp,\\\n+\t\t     nothing*3,\\\n+\t\t     cortex_a9_neon_issue_fadd\")\n+(define_reservation \"cortex_a9_neon_fmul_then_fadd_2\"\n+                    \"ca9_issue_vfp_neon + cortex_a9_neon_issue_dp,\\\n+\t\t     cortex_a9_neon_issue_dp,\\\n+\t\t     nothing*2,\\\n+\t\t     cortex_a9_neon_issue_fadd,\\\n+\t\t     cortex_a9_neon_issue_fadd\")\n+\n+\n+;; NEON -> core transfers.\n+(define_insn_reservation \"ca9_neon_mrc\" 1\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mrc\"))\n+  \"ca9_issue_vfp_neon + cortex_a9_neon_mcr\")\n+\n+(define_insn_reservation \"ca9_neon_mrrc\" 1\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mrrc\"))\n+  \"ca9_issue_vfp_neon + cortex_a9_neon_mcr\")\n+\n+;; The remainder of this file is auto-generated by neon-schedgen.\n+\n+;; Instructions using this reservation read their source operands at N2, and\n+;; produce a result at N3.\n+(define_insn_reservation \"cortex_a9_neon_int_1\" 3\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_int_1\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their (D|Q)m operands at N1,\n+;; their (D|Q)n operands at N2, and produce a result at N3.\n+(define_insn_reservation \"cortex_a9_neon_int_2\" 3\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_int_2\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N3.\n+(define_insn_reservation \"cortex_a9_neon_int_3\" 3\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_int_3\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their source operands at N2, and\n+;; produce a result at N4.\n+(define_insn_reservation \"cortex_a9_neon_int_4\" 4\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_int_4\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their (D|Q)m operands at N1,\n+;; their (D|Q)n operands at N2, and produce a result at N4.\n+(define_insn_reservation \"cortex_a9_neon_int_5\" 4\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_int_5\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N4.\n+(define_insn_reservation \"cortex_a9_neon_vqneg_vqabs\" 4\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vqneg_vqabs\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation produce a result at N3.\n+(define_insn_reservation \"cortex_a9_neon_vmov\" 3\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vmov\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n+;; produce a result at N6.\n+(define_insn_reservation \"cortex_a9_neon_vaba\" 6\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vaba\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n+;; produce a result at N6 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_vaba_qqq\" 7\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vaba_qqq\"))\n+  \"cortex_a9_neon_dp_2\")\n+\n+;; Instructions using this reservation read their (D|Q)m operands at N1,\n+;; their (D|Q)d operands at N3, and produce a result at N6.\n+(define_insn_reservation \"cortex_a9_neon_vsma\" 6\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vsma\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their source operands at N2, and\n+;; produce a result at N6.\n+(define_insn_reservation \"cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their source operands at N2, and\n+;; produce a result at N6 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_mul_qqq_8_16_32_ddd_32\" 7\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mul_qqq_8_16_32_ddd_32\"))\n+  \"cortex_a9_neon_dp_2\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, and produce a result at N6 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\" 7\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\"))\n+  \"cortex_a9_neon_dp_2\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n+;; produce a result at N6.\n+(define_insn_reservation \"cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n+;; produce a result at N6 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_mla_qqq_8_16\" 7\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mla_qqq_8_16\"))\n+  \"cortex_a9_neon_dp_2\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n+;; produce a result at N6 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\" 7\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\"))\n+  \"cortex_a9_neon_dp_2\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n+;; produce a result at N6 on cycle 4.\n+(define_insn_reservation \"cortex_a9_neon_mla_qqq_32_qqd_32_scalar\" 9\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mla_qqq_32_qqd_32_scalar\"))\n+  \"cortex_a9_neon_dp_4\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, and produce a result at N6.\n+(define_insn_reservation \"cortex_a9_neon_mul_ddd_16_scalar_32_16_long_scalar\" 6\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mul_ddd_16_scalar_32_16_long_scalar\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, and produce a result at N6 on cycle 4.\n+(define_insn_reservation \"cortex_a9_neon_mul_qqd_32_scalar\" 9\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mul_qqd_32_scalar\"))\n+  \"cortex_a9_neon_dp_4\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n+;; produce a result at N6.\n+(define_insn_reservation \"cortex_a9_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\" 6\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N3.\n+(define_insn_reservation \"cortex_a9_neon_shift_1\" 3\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_shift_1\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N4.\n+(define_insn_reservation \"cortex_a9_neon_shift_2\" 4\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_shift_2\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N3 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_shift_3\" 4\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_shift_3\"))\n+  \"cortex_a9_neon_dp_2\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N1.\n+(define_insn_reservation \"cortex_a9_neon_vshl_ddd\" 1\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vshl_ddd\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N4 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_vqshl_vrshl_vqrshl_qqq\" 5\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vqshl_vrshl_vqrshl_qqq\"))\n+  \"cortex_a9_neon_dp_2\")\n+\n+;; Instructions using this reservation read their (D|Q)m operands at N1,\n+;; their (D|Q)d operands at N3, and produce a result at N6.\n+(define_insn_reservation \"cortex_a9_neon_vsra_vrsra\" 6\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vsra_vrsra\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their source operands at N2, and\n+;; produce a result at N5.\n+(define_insn_reservation \"cortex_a9_neon_fp_vadd_ddd_vabs_dd\" 5\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_fp_vadd_ddd_vabs_dd\"))\n+  \"cortex_a9_neon_fadd\")\n+\n+;; Instructions using this reservation read their source operands at N2, and\n+;; produce a result at N5 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_fp_vadd_qqq_vabs_qq\" 6\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_fp_vadd_qqq_vabs_qq\"))\n+  \"cortex_a9_neon_fadd_2\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N5.\n+(define_insn_reservation \"cortex_a9_neon_fp_vsum\" 5\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_fp_vsum\"))\n+  \"cortex_a9_neon_fadd\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, and produce a result at N5.\n+(define_insn_reservation \"cortex_a9_neon_fp_vmul_ddd\" 5\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_fp_vmul_ddd\"))\n+  \"cortex_a9_neon_dp\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, and produce a result at N5 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_fp_vmul_qqd\" 6\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_fp_vmul_qqd\"))\n+  \"cortex_a9_neon_dp_2\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n+;; produce a result at N9.\n+(define_insn_reservation \"cortex_a9_neon_fp_vmla_ddd\" 9\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_fp_vmla_ddd\"))\n+  \"cortex_a9_neon_fmul_then_fadd\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n+;; produce a result at N9 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_fp_vmla_qqq\" 10\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_fp_vmla_qqq\"))\n+  \"cortex_a9_neon_fmul_then_fadd_2\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n+;; produce a result at N9.\n+(define_insn_reservation \"cortex_a9_neon_fp_vmla_ddd_scalar\" 9\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_fp_vmla_ddd_scalar\"))\n+  \"cortex_a9_neon_fmul_then_fadd\")\n+\n+;; Instructions using this reservation read their (D|Q)n operands at N2,\n+;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n+;; produce a result at N9 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_fp_vmla_qqq_scalar\" 10\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_fp_vmla_qqq_scalar\"))\n+  \"cortex_a9_neon_fmul_then_fadd_2\")\n+\n+;; Instructions using this reservation read their source operands at N2, and\n+;; produce a result at N9.\n+(define_insn_reservation \"cortex_a9_neon_fp_vrecps_vrsqrts_ddd\" 9\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_fp_vrecps_vrsqrts_ddd\"))\n+  \"cortex_a9_neon_fmul_then_fadd\")\n+\n+;; Instructions using this reservation read their source operands at N2, and\n+;; produce a result at N9 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_fp_vrecps_vrsqrts_qqq\" 10\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_fp_vrecps_vrsqrts_qqq\"))\n+  \"cortex_a9_neon_fmul_then_fadd_2\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N2.\n+(define_insn_reservation \"cortex_a9_neon_bp_simple\" 2\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_bp_simple\"))\n+  \"cortex_a9_neon_perm\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N2 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_bp_2cycle\" 3\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_bp_2cycle\"))\n+  \"cortex_a9_neon_perm_2\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N2 on cycle 3.\n+(define_insn_reservation \"cortex_a9_neon_bp_3cycle\" 4\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_bp_3cycle\"))\n+  \"cortex_a9_neon_perm_3\")\n+\n+;; Instructions using this reservation produce a result at N1.\n+(define_insn_reservation \"cortex_a9_neon_ldr\" 1\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_ldr\"))\n+  \"cortex_a9_neon_ls\")\n+\n+;; Instructions using this reservation read their source operands at N1.\n+(define_insn_reservation \"cortex_a9_neon_str\" 0\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_str\"))\n+  \"cortex_a9_neon_ls\")\n+\n+;; Instructions using this reservation produce a result at N1 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_vld1_1_2_regs\" 2\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vld1_1_2_regs\"))\n+  \"cortex_a9_neon_ls_2\")\n+\n+;; Instructions using this reservation produce a result at N1 on cycle 3.\n+(define_insn_reservation \"cortex_a9_neon_vld1_3_4_regs\" 3\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vld1_3_4_regs\"))\n+  \"cortex_a9_neon_ls_3\")\n+\n+;; Instructions using this reservation produce a result at N2 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_vld2_2_regs_vld1_vld2_all_lanes\" 3\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\"))\n+  \"cortex_a9_neon_ls_2\")\n+\n+;; Instructions using this reservation produce a result at N2 on cycle 3.\n+(define_insn_reservation \"cortex_a9_neon_vld2_4_regs\" 4\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vld2_4_regs\"))\n+  \"cortex_a9_neon_ls_3\")\n+\n+;; Instructions using this reservation produce a result at N2 on cycle 4.\n+(define_insn_reservation \"cortex_a9_neon_vld3_vld4\" 5\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vld3_vld4\"))\n+  \"cortex_a9_neon_ls_4\")\n+\n+;; Instructions using this reservation read their source operands at N1.\n+(define_insn_reservation \"cortex_a9_neon_vst1_1_2_regs_vst2_2_regs\" 0\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vst1_1_2_regs_vst2_2_regs\"))\n+  \"cortex_a9_neon_ls_2\")\n+\n+;; Instructions using this reservation read their source operands at N1.\n+(define_insn_reservation \"cortex_a9_neon_vst1_3_4_regs\" 0\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vst1_3_4_regs\"))\n+  \"cortex_a9_neon_ls_3\")\n+\n+;; Instructions using this reservation read their source operands at N1.\n+(define_insn_reservation \"cortex_a9_neon_vst2_4_regs_vst3_vst4\" 0\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vst2_4_regs_vst3_vst4\"))\n+  \"cortex_a9_neon_ls_4\")\n+\n+;; Instructions using this reservation read their source operands at N1.\n+(define_insn_reservation \"cortex_a9_neon_vst3_vst4\" 0\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vst3_vst4\"))\n+  \"cortex_a9_neon_ls_4\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N2 on cycle 3.\n+(define_insn_reservation \"cortex_a9_neon_vld1_vld2_lane\" 4\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vld1_vld2_lane\"))\n+  \"cortex_a9_neon_ls_3\")\n+\n+;; Instructions using this reservation read their source operands at N1, and\n+;; produce a result at N2 on cycle 5.\n+(define_insn_reservation \"cortex_a9_neon_vld3_vld4_lane\" 6\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vld3_vld4_lane\"))\n+  \"cortex_a9_neon_ls_5\")\n+\n+;; Instructions using this reservation read their source operands at N1.\n+(define_insn_reservation \"cortex_a9_neon_vst1_vst2_lane\" 0\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vst1_vst2_lane\"))\n+  \"cortex_a9_neon_ls_2\")\n+\n+;; Instructions using this reservation read their source operands at N1.\n+(define_insn_reservation \"cortex_a9_neon_vst3_vst4_lane\" 0\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vst3_vst4_lane\"))\n+  \"cortex_a9_neon_ls_3\")\n+\n+;; Instructions using this reservation produce a result at N2 on cycle 2.\n+(define_insn_reservation \"cortex_a9_neon_vld3_vld4_all_lanes\" 3\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_vld3_vld4_all_lanes\"))\n+  \"cortex_a9_neon_ls_3\")\n+\n+;; Instructions using this reservation produce a result at N2.\n+(define_insn_reservation \"cortex_a9_neon_mcr\" 2\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mcr\"))\n+  \"cortex_a9_neon_perm\")\n+\n+;; Instructions using this reservation produce a result at N2.\n+(define_insn_reservation \"cortex_a9_neon_mcr_2_mcrr\" 2\n+  (and (eq_attr \"tune\" \"cortexa9\")\n+       (eq_attr \"neon_type\" \"neon_mcr_2_mcrr\"))\n+  \"cortex_a9_neon_perm_2\")\n+\n+;; Exceptions to the default latencies.\n+\n+(define_bypass 1 \"cortex_a9_neon_mcr_2_mcrr\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 1 \"cortex_a9_neon_mcr\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 2 \"cortex_a9_neon_vld3_vld4_all_lanes\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a9_neon_vld3_vld4_lane\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 3 \"cortex_a9_neon_vld1_vld2_lane\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a9_neon_vld3_vld4\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 3 \"cortex_a9_neon_vld2_4_regs\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 2 \"cortex_a9_neon_vld2_2_regs_vld1_vld2_all_lanes\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 2 \"cortex_a9_neon_vld1_3_4_regs\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 1 \"cortex_a9_neon_vld1_1_2_regs\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 0 \"cortex_a9_neon_ldr\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 3 \"cortex_a9_neon_bp_3cycle\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 2 \"cortex_a9_neon_bp_2cycle\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 1 \"cortex_a9_neon_bp_simple\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 9 \"cortex_a9_neon_fp_vrecps_vrsqrts_qqq\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 8 \"cortex_a9_neon_fp_vrecps_vrsqrts_ddd\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 9 \"cortex_a9_neon_fp_vmla_qqq_scalar\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 8 \"cortex_a9_neon_fp_vmla_ddd_scalar\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 9 \"cortex_a9_neon_fp_vmla_qqq\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 8 \"cortex_a9_neon_fp_vmla_ddd\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a9_neon_fp_vmul_qqd\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a9_neon_fp_vmul_ddd\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a9_neon_fp_vsum\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a9_neon_fp_vadd_qqq_vabs_qq\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a9_neon_fp_vadd_ddd_vabs_dd\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a9_neon_vsra_vrsra\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a9_neon_vqshl_vrshl_vqrshl_qqq\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 0 \"cortex_a9_neon_vshl_ddd\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 3 \"cortex_a9_neon_shift_3\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 3 \"cortex_a9_neon_shift_2\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 2 \"cortex_a9_neon_shift_1\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a9_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 8 \"cortex_a9_neon_mul_qqd_32_scalar\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a9_neon_mul_ddd_16_scalar_32_16_long_scalar\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 8 \"cortex_a9_neon_mla_qqq_32_qqd_32_scalar\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a9_neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a9_neon_mla_qqq_8_16\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a9_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a9_neon_mul_qqq_8_16_32_ddd_32\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a9_neon_vsma\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a9_neon_vaba_qqq\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a9_neon_vaba\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 2 \"cortex_a9_neon_vmov\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 3 \"cortex_a9_neon_vqneg_vqabs\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 3 \"cortex_a9_neon_int_5\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 3 \"cortex_a9_neon_int_4\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 2 \"cortex_a9_neon_int_3\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 2 \"cortex_a9_neon_int_2\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 2 \"cortex_a9_neon_int_1\"\n+               \"cortex_a9_neon_int_1,\\\n+               cortex_a9_neon_int_4,\\\n+               cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a9_neon_mla_qqq_8_16,\\\n+               cortex_a9_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a9_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a9_neon_fp_vmla_ddd,\\\n+               cortex_a9_neon_fp_vmla_qqq,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a9_neon_fp_vrecps_vrsqrts_qqq\")\n+"}, {"sha": "350562d43966438ba7e0603397d4ddca155392f5", "filename": "gcc/config/arm/cortex-a9.md", "status": "modified", "additions": 3, "deletions": 2, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30/gcc%2Fconfig%2Farm%2Fcortex-a9.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30/gcc%2Fconfig%2Farm%2Fcortex-a9.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a9.md?ref=a8c171c16b6ea15ecb8a3083fcf5628205e2bf30", "patch": "@@ -80,8 +80,9 @@ cortex_a9_p1_e2 + cortex_a9_p0_e1 + cortex_a9_p1_e1\")\n (define_insn_reservation \"cortex_a9_dp\" 2\n   (and (eq_attr \"tune\" \"cortexa9\")\n        (ior (eq_attr \"type\" \"alu\")\n-\t    (and (eq_attr \"type\" \"alu_shift_reg, alu_shift\")\n-\t\t (eq_attr \"insn\" \"mov\"))))\n+\t    (ior (and (eq_attr \"type\" \"alu_shift_reg, alu_shift\")\n+\t\t (eq_attr \"insn\" \"mov\"))\n+\t\t (eq_attr \"neon_type\" \"none\"))))\n   \"cortex_a9_p0_default|cortex_a9_p1_default\")\n \n ;; An instruction using the shifter will go down E1."}, {"sha": "3d9b04422b1ee39faf4bb5a2c82409da4c2ca1fe", "filename": "gcc/config/arm/neon-schedgen.ml", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30/gcc%2Fconfig%2Farm%2Fneon-schedgen.ml", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a8c171c16b6ea15ecb8a3083fcf5628205e2bf30/gcc%2Fconfig%2Farm%2Fneon-schedgen.ml", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fneon-schedgen.ml?ref=a8c171c16b6ea15ecb8a3083fcf5628205e2bf30", "patch": "@@ -90,7 +90,7 @@ type reservation =\n | Fmul_then_fadd | Fmul_then_fadd_2\n \n type core = CortexA8 | CortexA9\n-let allCores = [CortexA8]\n+let allCores = [CortexA8; CortexA9]\n let coreStr = function\n     CortexA8 -> \"cortex_a8\"\n   | CortexA9 -> \"cortex_a9\""}]}