$date
	Sat May 31 20:20:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! data_out $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ reset $end
$var reg 1 ! data_out $end
$var reg 8 % shift_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
0#
0"
0!
$end
#5000
1"
#10000
b1 %
0"
1#
0$
#15000
b11 %
1"
#20000
0"
0#
#25000
b110 %
1"
#30000
0"
1#
#35000
b1101 %
1"
#40000
0"
#45000
b11011 %
1"
#50000
0"
#55000
b110111 %
1"
#60000
0"
0#
#65000
b1101110 %
1"
#70000
0"
1#
#75000
b11011101 %
1"
#80000
0"
#85000
1!
b10111011 %
1"
#90000
0"
#95000
b1110111 %
1"
#100000
0"
0#
#105000
0!
b11101110 %
1"
#110000
0"
1#
#115000
1!
b11011101 %
1"
#120000
0"
#125000
b10111011 %
1"
#130000
0"
#135000
b1110111 %
1"
#140000
0"
#145000
0!
b11101111 %
1"
#150000
0"
