{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679784781981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679784781987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 16:53:01 2023 " "Processing started: Sat Mar 25 16:53:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679784781987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679784781987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679784781987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679784782452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679784782452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-arq_pwm " "Found design unit 1: pwm-arq_pwm" {  } { { "pwm.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/pwm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679784793169 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/pwm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679784793169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679784793169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senal-arq_senal " "Found design unit 1: senal-arq_senal" {  } { { "senal.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/senal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679784793172 ""} { "Info" "ISGN_ENTITY_NAME" "1 senal " "Found entity 1: senal" {  } { { "senal.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/senal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679784793172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679784793172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-arq_divf " "Found design unit 1: divf-arq_divf" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679784793175 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679784793175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679784793175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM " "Elaborating entity \"PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679784793223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u1_1 A:arq_divf " "Elaborating entity \"divf\" using architecture \"A:arq_divf\" for hierarchy \"divf:u1_1\"" {  } { { "pwm.vhd" "u1_1" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/pwm.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679784793237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senal senal:u1_2 A:arq_senal " "Elaborating entity \"senal\" using architecture \"A:arq_senal\" for hierarchy \"senal:u1_2\"" {  } { { "pwm.vhd" "u1_2" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/pwm.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679784793239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u2_1 A:arq_divf " "Elaborating entity \"divf\" using architecture \"A:arq_divf\" for hierarchy \"divf:u2_1\"" {  } { { "pwm.vhd" "u2_1" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/pwm.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679784793241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u3_1 A:arq_divf " "Elaborating entity \"divf\" using architecture \"A:arq_divf\" for hierarchy \"divf:u3_1\"" {  } { { "pwm.vhd" "u3_1" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/pwm.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679784793243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u4_1 A:arq_divf " "Elaborating entity \"divf\" using architecture \"A:arq_divf\" for hierarchy \"divf:u4_1\"" {  } { { "pwm.vhd" "u4_1" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/pwm.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679784793245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679784793940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679784794448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679784794448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679784794502 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679784794502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "341 " "Implemented 341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679784794502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679784794502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679784794518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 16:53:14 2023 " "Processing ended: Sat Mar 25 16:53:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679784794518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679784794518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679784794518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679784794518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1679784795905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679784795911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 16:53:15 2023 " "Processing started: Sat Mar 25 16:53:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679784795911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679784795911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PWM -c PWM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679784795911 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1679784796073 ""}
{ "Info" "0" "" "Project  = PWM" {  } {  } 0 0 "Project  = PWM" 0 0 "Fitter" 0 0 1679784796073 ""}
{ "Info" "0" "" "Revision = PWM" {  } {  } 0 0 "Revision = PWM" 0 0 "Fitter" 0 0 1679784796074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1679784796168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679784796168 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PWM 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"PWM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679784796178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679784796224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679784796224 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679784796458 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679784796466 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679784796633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679784796633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679784796633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679784796633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679784796633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679784796633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679784796633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679784796633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679784796633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679784796633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679784796633 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679784796633 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679784796637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679784796637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679784796637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679784796637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679784796637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679784796637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679784796637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679784796637 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679784796637 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679784796638 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679784796638 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679784796638 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679784796638 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679784796639 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PWM.sdc " "Synopsys Design Constraints File file not found: 'PWM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679784797356 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679784797356 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679784797362 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679784797364 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679784797365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679784797400 ""}  } { { "pwm.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/pwm.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679784797400 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u1_1\|clkl  " "Automatically promoted node divf:u1_1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679784797400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u1_1\|clkl~0 " "Destination node divf:u1_1\|clkl~0" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679784797400 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679784797400 ""}  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679784797400 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u2_1\|clkl  " "Automatically promoted node divf:u2_1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679784797400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u2_1\|clkl~0 " "Destination node divf:u2_1\|clkl~0" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679784797400 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679784797400 ""}  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679784797400 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u3_1\|clkl  " "Automatically promoted node divf:u3_1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679784797400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u3_1\|clkl~0 " "Destination node divf:u3_1\|clkl~0" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679784797400 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679784797400 ""}  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679784797400 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u4_1\|clkl  " "Automatically promoted node divf:u4_1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679784797401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u4_1\|clkl~0 " "Destination node divf:u4_1\|clkl~0" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679784797401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679784797401 ""}  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679784797401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u5_1\|clkl  " "Automatically promoted node divf:u5_1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679784797401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u5_1\|clkl~0 " "Destination node divf:u5_1\|clkl~0" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679784797401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679784797401 ""}  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679784797401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u6_1\|clkl  " "Automatically promoted node divf:u6_1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679784797401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u6_1\|clkl~0 " "Destination node divf:u6_1\|clkl~0" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679784797401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679784797401 ""}  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679784797401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u7_1\|clkl  " "Automatically promoted node divf:u7_1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679784797401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u7_1\|clkl~0 " "Destination node divf:u7_1\|clkl~0" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679784797401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679784797401 ""}  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679784797401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u8_1\|clkl  " "Automatically promoted node divf:u8_1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679784797401 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u8_1\|clkl~0 " "Destination node divf:u8_1\|clkl~0" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679784797401 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679784797401 ""}  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679784797401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u9_1\|clkl  " "Automatically promoted node divf:u9_1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679784797402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u9_1\|clkl~0 " "Destination node divf:u9_1\|clkl~0" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679784797402 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679784797402 ""}  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679784797402 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679784797787 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679784797788 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679784797788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679784797803 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679784797805 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679784797806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679784797806 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679784797807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679784797829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679784797830 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679784797830 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679784797892 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1679784797896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679784799341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679784799454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679784799478 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679784801848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679784801848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679784802322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679784803923 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679784803923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679784804526 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679784804526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679784804529 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679784804737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679784804746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679784805052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679784805052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679784805499 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679784806071 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/output_files/PWM.fit.smsg " "Generated suppressed messages file F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 4/Actividad4_3/output_files/PWM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679784806416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5641 " "Peak virtual memory: 5641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679784806826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 16:53:26 2023 " "Processing ended: Sat Mar 25 16:53:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679784806826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679784806826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679784806826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679784806826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679784807947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679784807952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 16:53:27 2023 " "Processing started: Sat Mar 25 16:53:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679784807952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679784807952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PWM -c PWM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679784807952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1679784808358 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679784810331 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679784810473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679784811394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 16:53:31 2023 " "Processing ended: Sat Mar 25 16:53:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679784811394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679784811394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679784811394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679784811394 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1679784812022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1679784812792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679784812798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 16:53:32 2023 " "Processing started: Sat Mar 25 16:53:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679784812798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1679784812798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PWM -c PWM " "Command: quartus_sta PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1679784812799 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1679784812966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1679784813176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1679784813177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784813221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784813221 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PWM.sdc " "Synopsys Design Constraints File file not found: 'PWM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1679784813530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784813530 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u1_1\|clkl divf:u1_1\|clkl " "create_clock -period 1.000 -name divf:u1_1\|clkl divf:u1_1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679784813532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679784813532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u2_1\|clkl divf:u2_1\|clkl " "create_clock -period 1.000 -name divf:u2_1\|clkl divf:u2_1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679784813532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u3_1\|clkl divf:u3_1\|clkl " "create_clock -period 1.000 -name divf:u3_1\|clkl divf:u3_1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679784813532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u4_1\|clkl divf:u4_1\|clkl " "create_clock -period 1.000 -name divf:u4_1\|clkl divf:u4_1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679784813532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u5_1\|clkl divf:u5_1\|clkl " "create_clock -period 1.000 -name divf:u5_1\|clkl divf:u5_1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679784813532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u6_1\|clkl divf:u6_1\|clkl " "create_clock -period 1.000 -name divf:u6_1\|clkl divf:u6_1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679784813532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u7_1\|clkl divf:u7_1\|clkl " "create_clock -period 1.000 -name divf:u7_1\|clkl divf:u7_1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679784813532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u8_1\|clkl divf:u8_1\|clkl " "create_clock -period 1.000 -name divf:u8_1\|clkl divf:u8_1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679784813532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u9_1\|clkl divf:u9_1\|clkl " "create_clock -period 1.000 -name divf:u9_1\|clkl divf:u9_1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679784813532 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679784813532 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1679784813535 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679784813537 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1679784813538 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679784813547 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1679784813554 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679784813557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.887 " "Worst-case setup slack is -4.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.887            -153.251 clk  " "   -4.887            -153.251 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.204             -16.945 divf:u1_1\|clkl  " "   -2.204             -16.945 divf:u1_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023             -15.609 divf:u4_1\|clkl  " "   -2.023             -15.609 divf:u4_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.001             -15.910 divf:u7_1\|clkl  " "   -2.001             -15.910 divf:u7_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.975             -15.996 divf:u9_1\|clkl  " "   -1.975             -15.996 divf:u9_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.975             -15.788 divf:u2_1\|clkl  " "   -1.975             -15.788 divf:u2_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.795             -14.628 divf:u8_1\|clkl  " "   -1.795             -14.628 divf:u8_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.786             -14.938 divf:u6_1\|clkl  " "   -1.786             -14.938 divf:u6_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.783             -15.244 divf:u3_1\|clkl  " "   -1.783             -15.244 divf:u3_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733             -14.417 divf:u5_1\|clkl  " "   -1.733             -14.417 divf:u5_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784813559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.639 " "Worst-case hold slack is 0.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 clk  " "    0.639               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 divf:u5_1\|clkl  " "    0.646               0.000 divf:u5_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 divf:u6_1\|clkl  " "    0.646               0.000 divf:u6_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 divf:u7_1\|clkl  " "    0.647               0.000 divf:u7_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 divf:u1_1\|clkl  " "    0.650               0.000 divf:u1_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 divf:u3_1\|clkl  " "    0.650               0.000 divf:u3_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 divf:u2_1\|clkl  " "    0.651               0.000 divf:u2_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 divf:u8_1\|clkl  " "    0.651               0.000 divf:u8_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 divf:u4_1\|clkl  " "    0.653               0.000 divf:u4_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 divf:u9_1\|clkl  " "    0.659               0.000 divf:u9_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784813564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679784813567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679784813569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -116.643 clk  " "   -3.000            -116.643 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u1_1\|clkl  " "   -1.403             -15.433 divf:u1_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u2_1\|clkl  " "   -1.403             -15.433 divf:u2_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u3_1\|clkl  " "   -1.403             -15.433 divf:u3_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u4_1\|clkl  " "   -1.403             -15.433 divf:u4_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u5_1\|clkl  " "   -1.403             -15.433 divf:u5_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u6_1\|clkl  " "   -1.403             -15.433 divf:u6_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u7_1\|clkl  " "   -1.403             -15.433 divf:u7_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u8_1\|clkl  " "   -1.403             -15.433 divf:u8_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u9_1\|clkl  " "   -1.403             -15.433 divf:u9_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784813570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784813570 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679784813577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679784813602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679784814106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679784814174 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679784814183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.414 " "Worst-case setup slack is -4.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.414            -132.968 clk  " "   -4.414            -132.968 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.974             -14.692 divf:u1_1\|clkl  " "   -1.974             -14.692 divf:u1_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760             -13.209 divf:u4_1\|clkl  " "   -1.760             -13.209 divf:u4_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.741             -13.437 divf:u7_1\|clkl  " "   -1.741             -13.437 divf:u7_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.713             -13.317 divf:u2_1\|clkl  " "   -1.713             -13.317 divf:u2_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.711             -13.553 divf:u9_1\|clkl  " "   -1.711             -13.553 divf:u9_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573             -12.463 divf:u8_1\|clkl  " "   -1.573             -12.463 divf:u8_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.520             -12.490 divf:u6_1\|clkl  " "   -1.520             -12.490 divf:u6_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.516             -12.772 divf:u3_1\|clkl  " "   -1.516             -12.772 divf:u3_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.471             -12.043 divf:u5_1\|clkl  " "   -1.471             -12.043 divf:u5_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784814185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.591 " "Worst-case hold slack is 0.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 clk  " "    0.591               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 divf:u6_1\|clkl  " "    0.597               0.000 divf:u6_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 divf:u5_1\|clkl  " "    0.598               0.000 divf:u5_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 divf:u7_1\|clkl  " "    0.599               0.000 divf:u7_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 divf:u4_1\|clkl  " "    0.603               0.000 divf:u4_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 divf:u1_1\|clkl  " "    0.604               0.000 divf:u1_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 divf:u2_1\|clkl  " "    0.604               0.000 divf:u2_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605               0.000 divf:u3_1\|clkl  " "    0.605               0.000 divf:u3_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 divf:u8_1\|clkl  " "    0.606               0.000 divf:u8_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 divf:u9_1\|clkl  " "    0.612               0.000 divf:u9_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784814190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679784814192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679784814195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -116.643 clk  " "   -3.000            -116.643 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u1_1\|clkl  " "   -1.403             -15.433 divf:u1_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u2_1\|clkl  " "   -1.403             -15.433 divf:u2_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u3_1\|clkl  " "   -1.403             -15.433 divf:u3_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u4_1\|clkl  " "   -1.403             -15.433 divf:u4_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u5_1\|clkl  " "   -1.403             -15.433 divf:u5_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u6_1\|clkl  " "   -1.403             -15.433 divf:u6_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u7_1\|clkl  " "   -1.403             -15.433 divf:u7_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u8_1\|clkl  " "   -1.403             -15.433 divf:u8_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u9_1\|clkl  " "   -1.403             -15.433 divf:u9_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784814198 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679784814202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679784814365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679784814368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.828 " "Worst-case setup slack is -1.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.828             -20.732 clk  " "   -1.828             -20.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -1.145 divf:u1_1\|clkl  " "   -0.314              -1.145 divf:u1_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245              -0.807 divf:u4_1\|clkl  " "   -0.245              -0.807 divf:u4_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -1.051 divf:u7_1\|clkl  " "   -0.233              -1.051 divf:u7_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225              -1.039 divf:u2_1\|clkl  " "   -0.225              -1.039 divf:u2_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224              -1.047 divf:u9_1\|clkl  " "   -0.224              -1.047 divf:u9_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -0.741 divf:u8_1\|clkl  " "   -0.216              -0.741 divf:u8_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -0.720 divf:u6_1\|clkl  " "   -0.192              -0.720 divf:u6_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189              -0.889 divf:u3_1\|clkl  " "   -0.189              -0.889 divf:u3_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -0.463 divf:u5_1\|clkl  " "   -0.161              -0.463 divf:u5_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784814370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clk  " "    0.246               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 divf:u2_1\|clkl  " "    0.250               0.000 divf:u2_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 divf:u1_1\|clkl  " "    0.251               0.000 divf:u1_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 divf:u5_1\|clkl  " "    0.251               0.000 divf:u5_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 divf:u6_1\|clkl  " "    0.251               0.000 divf:u6_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 divf:u3_1\|clkl  " "    0.252               0.000 divf:u3_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 divf:u7_1\|clkl  " "    0.252               0.000 divf:u7_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 divf:u8_1\|clkl  " "    0.252               0.000 divf:u8_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 divf:u4_1\|clkl  " "    0.255               0.000 divf:u4_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 divf:u9_1\|clkl  " "    0.255               0.000 divf:u9_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784814375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679784814377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679784814379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -86.682 clk  " "   -3.000             -86.682 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u1_1\|clkl  " "   -1.000             -11.000 divf:u1_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u2_1\|clkl  " "   -1.000             -11.000 divf:u2_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u3_1\|clkl  " "   -1.000             -11.000 divf:u3_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u4_1\|clkl  " "   -1.000             -11.000 divf:u4_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u5_1\|clkl  " "   -1.000             -11.000 divf:u5_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u6_1\|clkl  " "   -1.000             -11.000 divf:u6_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u7_1\|clkl  " "   -1.000             -11.000 divf:u7_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u8_1\|clkl  " "   -1.000             -11.000 divf:u8_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u9_1\|clkl  " "   -1.000             -11.000 divf:u9_1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679784814382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679784814382 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679784815148 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679784815148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679784815182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 16:53:35 2023 " "Processing ended: Sat Mar 25 16:53:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679784815182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679784815182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679784815182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679784815182 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus Prime Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679784815830 ""}
