#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Feb  4 20:44:01 2022
# Process ID: 709918
# Current directory: /uio/hume/student-u81/rolfvh/IN3160-22/oblig1
# Command line: vivado
# Log file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/vivado.log
# Journal file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/vivado.jou
#-----------------------------------------------------------
start_gui
create_project ass_proj /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/vivado/ass_proj -part xc7z020clg484-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/uio/hume/student-u81/rolfvh/IN3160-22/oblig1/tb_first.vhd /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/first.vhd}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/first.vhd]
set_property file_type {VHDL 2008} [get_files  /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/tb_first.vhd]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FIRST [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
place_ports {count[3]} U21
place_ports {count[2]} U22
place_ports {count[1]} T21
place_ports {count[0]} T22
place_ports {inp[3]} F21
set_property package_pin "" [get_ports [list  {inp[2]}]]
place_ports {inp[2]} H22
place_ports {inp[1]} G22
place_ports {inp[0]} F22
place_ports clk T18
place_ports load M15
place_ports max_count U14
place_ports reset P16
file mkdir /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/vivado/ass_proj/ass_proj.srcs/constrs_1/new
close [ open /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/vivado/ass_proj/ass_proj.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/vivado/ass_proj/ass_proj.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/vivado/ass_proj/ass_proj.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_design synth_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
startgroup
create_report_config -report_name impl_1_route_report_timing_summary_1 -step route_design -report_type report_timing_summary -run impl_1
set_property DISPLAY_NAME {Timing Summary 1 - Route Design} [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_1] 
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_design rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {count[3]} {count[2]} {count[1]} {count[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {inp[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {inp[3]} {inp[2]} {inp[1]} {inp[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list load]]
set_property IOSTANDARD LVCMOS33 [get_ports [list load]]
set_property IOSTANDARD LVCMOS33 [get_ports [list max_count]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {count[1]}]]
set_property USED_IN_SYNTHESIS 0 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/tb_first.vhd]
set_property USED_IN_SYNTHESIS 1 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/tb_first.vhd]
set_property USED_IN_SIMULATION 0 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/tb_first.vhd]
set_property USED_IN_SIMULATION 1 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/tb_first.vhd]
set_property USED_IN_SYNTHESIS 0 [get_files /uio/hume/student-u81/rolfvh/IN3160-22/oblig1/tb_first.vhd]
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
