{"exp_name": "vr-gt-cv-swseq-1", "metadata": {}, "start_time": 1607436353.84668, "end_time": 1607442917.7970855, "sims": {"nic.replica.0.": {"class": "CorundumVerilatorNIC", "cmd": ["/home/hejingli/endhostsim-code/corundum/corundum_verilator", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.replica.0.", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.eth.replica.0.", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.replica.0.", "0", "0", "200", "500", "500", "250"], "stdout": ["eth connection accepted", "eth intro sent", "pci connection accepted", "pci intro sent", "pci host info received", "eth net info received", "sync_pci=1  sync_eth=1", "Addressing configuration for axil_interconnect instance TOP.interface.axil_interconnect_inst", " 0 ( 0): 000000 / 19 -- 000000-07ffff", " 1 ( 0): 080000 / 19 -- 080000-0fffff", " 2 ( 0): 100000 / 20 -- 100000-1fffff", " 3 ( 0): 200000 / 21 -- 200000-3fffff", " 4 ( 0): 400000 / 21 -- 400000-5fffff", " 5 ( 0): 600000 / 20 -- 600000-6fffff", " 6 ( 0): 700000 / 20 -- 700000-7fffff", " 7 ( 0): 800000 / 21 -- 800000-9fffff", "Addressing configuration for axil_interconnect instance TOP.interface.port[0].port_inst.axil_interconnect_inst", " 0 ( 0): 000000 / 20 -- 000000-0fffff", " 1 ( 0): 100000 / 20 -- 100000-1fffff", "    m_axis_ctrl_dma_read_desc_dma_addr = 9439668608", "    m_axis_ctrl_dma_read_desc_ram_addr = 256", "    m_axis_ctrl_dma_read_desc_len = 64", "    m_axis_ctrl_dma_read_desc_tag = 2", "    m_axis_ctrl_dma_write_desc_dma_addr = 9515037856", "    m_axis_ctrl_dma_write_desc_ram_addr = 960", "    m_axis_ctrl_dma_write_desc_len = 32", "    m_axis_ctrl_dma_write_desc_tag = 30", "    m_axis_data_dma_read_desc_ram_addr = 103", "    m_axis_data_dma_read_desc_tag = 14", "    m_axis_data_dma_write_desc_dma_addr = 8559759360", "    m_axis_data_dma_write_desc_len = 108", "    m_axis_data_dma_write_desc_tag = 30", "    s_axil_rdata = 2147483650", "    m_axil_csr_awaddr = 4200524", "    m_axil_csr_wdata = 2147483650", "    m_axil_csr_wstrb = 15", "    m_axil_csr_araddr = 4200524", "    ctrl_dma_ram_wr_cmd_ready = 255", "    ctrl_dma_ram_rd_cmd_ready = 255", "    data_dma_ram_wr_cmd_ready = 255", "    data_dma_ram_rd_cmd_ready = 255", "    tx_axis_tkeep = 127", "    tx_axis_tlast = 1", "    rx_axis_tready = 1", "", "", "main_time:4343873028000"], "stderr": []}, "nic.replica.1.": {"class": "CorundumVerilatorNIC", "cmd": ["/home/hejingli/endhostsim-code/corundum/corundum_verilator", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.replica.1.", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.eth.replica.1.", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.replica.1.", "0", "0", "200", "500", "500", "250"], "stdout": ["eth connection accepted", "eth intro sent", "pci connection accepted", "pci intro sent", "pci host info received", "eth net info received", "sync_pci=1  sync_eth=1", "Addressing configuration for axil_interconnect instance TOP.interface.axil_interconnect_inst", " 0 ( 0): 000000 / 19 -- 000000-07ffff", " 1 ( 0): 080000 / 19 -- 080000-0fffff", " 2 ( 0): 100000 / 20 -- 100000-1fffff", " 3 ( 0): 200000 / 21 -- 200000-3fffff", " 4 ( 0): 400000 / 21 -- 400000-5fffff", " 5 ( 0): 600000 / 20 -- 600000-6fffff", " 6 ( 0): 700000 / 20 -- 700000-7fffff", " 7 ( 0): 800000 / 21 -- 800000-9fffff", "Addressing configuration for axil_interconnect instance TOP.interface.port[0].port_inst.axil_interconnect_inst", " 0 ( 0): 000000 / 20 -- 000000-0fffff", " 1 ( 0): 100000 / 20 -- 100000-1fffff", "    m_axis_ctrl_dma_read_desc_dma_addr = 9401121360", "    m_axis_ctrl_dma_read_desc_ram_addr = 2560", "    m_axis_ctrl_dma_read_desc_len = 16", "    m_axis_ctrl_dma_read_desc_tag = 20", "    m_axis_ctrl_dma_write_desc_dma_addr = 9515070624", "    m_axis_ctrl_dma_write_desc_ram_addr = 288", "    m_axis_ctrl_dma_write_desc_len = 32", "    m_axis_ctrl_dma_write_desc_tag = 9", "    m_axis_data_dma_read_desc_ram_addr = 108", "    m_axis_data_dma_read_desc_tag = 19", "    m_axis_data_dma_write_desc_dma_addr = 9270566912", "    m_axis_data_dma_write_desc_len = 103", "    m_axis_data_dma_write_desc_tag = 30", "    s_axil_rdata = 2147483652", "    m_axil_csr_awaddr = 7345292", "    m_axil_csr_wdata = 2147483652", "    m_axil_csr_wstrb = 15", "    m_axil_csr_araddr = 7345292", "    ctrl_dma_ram_wr_cmd_ready = 255", "    ctrl_dma_ram_rd_cmd_ready = 255", "    data_dma_ram_wr_cmd_ready = 255", "    data_dma_ram_rd_cmd_ready = 255", "    tx_axis_tkeep = 15", "    tx_axis_tlast = 1", "    rx_axis_tready = 1", "", "", "main_time:4343872956000"], "stderr": []}, "nic.replica.2.": {"class": "CorundumVerilatorNIC", "cmd": ["/home/hejingli/endhostsim-code/corundum/corundum_verilator", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.replica.2.", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.eth.replica.2.", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.replica.2.", "0", "0", "200", "500", "500", "250"], "stdout": ["eth connection accepted", "eth intro sent", "pci connection accepted", "pci intro sent", "pci host info received", "eth net info received", "sync_pci=1  sync_eth=1", "Addressing configuration for axil_interconnect instance TOP.interface.axil_interconnect_inst", " 0 ( 0): 000000 / 19 -- 000000-07ffff", " 1 ( 0): 080000 / 19 -- 080000-0fffff", " 2 ( 0): 100000 / 20 -- 100000-1fffff", " 3 ( 0): 200000 / 21 -- 200000-3fffff", " 4 ( 0): 400000 / 21 -- 400000-5fffff", " 5 ( 0): 600000 / 20 -- 600000-6fffff", " 6 ( 0): 700000 / 20 -- 700000-7fffff", " 7 ( 0): 800000 / 21 -- 800000-9fffff", "Addressing configuration for axil_interconnect instance TOP.interface.port[0].port_inst.axil_interconnect_inst", " 0 ( 0): 000000 / 20 -- 000000-0fffff", " 1 ( 0): 100000 / 20 -- 100000-1fffff", "    m_axis_ctrl_dma_read_desc_dma_addr = 9404267088", "    m_axis_ctrl_dma_read_desc_ram_addr = 2560", "    m_axis_ctrl_dma_read_desc_len = 16", "    m_axis_ctrl_dma_read_desc_tag = 20", "    m_axis_ctrl_dma_write_desc_dma_addr = 9516315776", "    m_axis_ctrl_dma_write_desc_ram_addr = 256", "    m_axis_ctrl_dma_write_desc_len = 32", "    m_axis_ctrl_dma_write_desc_tag = 8", "    m_axis_data_dma_read_desc_ram_addr = 108", "    m_axis_data_dma_read_desc_tag = 19", "    m_axis_data_dma_write_desc_dma_addr = 9142464512", "    m_axis_data_dma_write_desc_len = 103", "    m_axis_data_dma_write_desc_tag = 30", "    s_axil_rdata = 2147483674", "    m_axil_csr_awaddr = 7341900", "    m_axil_csr_wdata = 2147483674", "    m_axil_csr_wstrb = 15", "    m_axil_csr_araddr = 7341900", "    ctrl_dma_ram_wr_cmd_ready = 255", "    ctrl_dma_ram_rd_cmd_ready = 255", "    data_dma_ram_wr_cmd_ready = 255", "    data_dma_ram_rd_cmd_ready = 255", "    tx_axis_tkeep = 15", "    tx_axis_tlast = 1", "    rx_axis_tready = 1", "", "", "main_time:4343872984000"], "stderr": []}, "nic.client.0.": {"class": "CorundumVerilatorNIC", "cmd": ["/home/hejingli/endhostsim-code/corundum/corundum_verilator", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.client.0.", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.eth.client.0.", "/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.client.0.", "0", "0", "200", "500", "500", "250"], "stdout": ["eth connection accepted", "eth intro sent", "pci connection accepted", "pci intro sent", "pci host info received", "eth net info received", "sync_pci=1  sync_eth=1", "Addressing configuration for axil_interconnect instance TOP.interface.axil_interconnect_inst", " 0 ( 0): 000000 / 19 -- 000000-07ffff", " 1 ( 0): 080000 / 19 -- 080000-0fffff", " 2 ( 0): 100000 / 20 -- 100000-1fffff", " 3 ( 0): 200000 / 21 -- 200000-3fffff", " 4 ( 0): 400000 / 21 -- 400000-5fffff", " 5 ( 0): 600000 / 20 -- 600000-6fffff", " 6 ( 0): 700000 / 20 -- 700000-7fffff", " 7 ( 0): 800000 / 21 -- 800000-9fffff", "Addressing configuration for axil_interconnect instance TOP.interface.port[0].port_inst.axil_interconnect_inst", " 0 ( 0): 000000 / 20 -- 000000-0fffff", " 1 ( 0): 100000 / 20 -- 100000-1fffff", "    m_axis_ctrl_dma_read_desc_dma_addr = 9402645792", "    m_axis_ctrl_dma_read_desc_ram_addr = 3200", "    m_axis_ctrl_dma_read_desc_len = 16", "    m_axis_ctrl_dma_read_desc_tag = 25", "    m_axis_ctrl_dma_write_desc_dma_addr = 9515072064", "    m_axis_ctrl_dma_write_desc_ram_addr = 608", "    m_axis_ctrl_dma_write_desc_len = 32", "    m_axis_ctrl_dma_write_desc_tag = 19", "    m_axis_data_dma_read_desc_ram_addr = 127", "    m_axis_data_dma_read_desc_tag = 18", "    m_axis_data_dma_write_desc_dma_addr = 8568135680", "    m_axis_data_dma_write_desc_len = 107", "    m_axis_data_dma_write_desc_tag = 26", "    s_axil_rdata = 2147483651", "    m_axil_csr_awaddr = 7346284", "    m_axil_csr_wdata = 2147483651", "    m_axil_csr_wstrb = 15", "    m_axil_csr_araddr = 7346284", "    ctrl_dma_ram_wr_cmd_ready = 255", "    ctrl_dma_ram_rd_cmd_ready = 255", "    data_dma_ram_wr_cmd_ready = 255", "    data_dma_ram_rd_cmd_ready = 255", "    tx_axis_tkeep = 127", "    tx_axis_tlast = 1", "    rx_axis_tready = 1", "", "", "main_time:4343872160000"], "stderr": []}, "net.": {"class": "NS3SequencerNet", "cmd": ["/home/hejingli/endhostsim-code/ns-3/cosim-run.sh", "sequencer", "sequencer-single-switch-example", "--ServerPort=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.eth.replica.0.", "--ServerPort=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.eth.replica.1.", "--ServerPort=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.eth.replica.2.", "--ClientPort=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.eth.client.0.", "--LinkRate=100Gb/s", "--LinkLatency=500ns"], "stdout": [], "stderr": ["Create client and server nodes, and optionally endhost sequencer nodes", "Create switch node", "Create simple channels", "Create Switch", "Create Cosims and Bridges"]}, "host.replica.0": {"class": "Gem5Host", "cmd": ["/home/hejingli/endhostsim-code/gem5/build/X86/gem5.opt", "--outdir=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/gem5-out.replica.0", "/home/hejingli/endhostsim-code/gem5/configs/cosim/cosim.py", "--caches", "--l2cache", "--l3cache", "--l1d_size=32kB", "--l1i_size=32kB", "--l2_size=2MB", "--l3_size=32MB", "--cacheline_size=64", "--cpu-clock=3GHz", "--sys-clock=1GHz", "--checkpoint-dir=/home/hejingli/endhostsim-code/experiments/out/vr-gt-cv-swseq-1/0/gem5-cp.replica.0", "--kernel=/home/hejingli/endhostsim-code/images/vmlinux", "--disk-image=/home/hejingli/endhostsim-code/images/output-nopaxos/nopaxos.raw", "--disk-image=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/cfg.replica.0.tar", "--cpu-type=TimingSimpleCPU", "--mem-size=8192MB", "--num-cpus=1", "--ddio-enabled", "--ddio-way-part=8", "--mem-type=DDR4_2400_16x4", "-r", "0", "--cosim-pci=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.replica.0.", "--cosim-shm=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.replica.0.", "--cosim-sync", "--cosim-sync_mode=0", "--cosim-pci-lat=500", "--cosim-sync-int=200"], "stdout": ["gem5 Simulator System.  http://gem5.org", "gem5 is copyrighted software; use the --copyright option for details.", "", "gem5 version 20.0.0.1", "gem5 compiled Dec  3 2020 17:56:02", "gem5 started Dec  8 2020 15:05:54", "gem5 executing on spyder09, pid 33972", "command line: /home/hejingli/endhostsim-code/gem5/build/X86/gem5.opt --outdir=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/gem5-out.replica.0 /home/hejingli/endhostsim-code/gem5/configs/cosim/cosim.py --caches --l2cache --l3cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB --l3_size=32MB --cacheline_size=64 --cpu-clock=3GHz --sys-clock=1GHz --checkpoint-dir=/home/hejingli/endhostsim-code/experiments/out/vr-gt-cv-swseq-1/0/gem5-cp.replica.0 --kernel=/home/hejingli/endhostsim-code/images/vmlinux --disk-image=/home/hejingli/endhostsim-code/images/output-nopaxos/nopaxos.raw --disk-image=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/cfg.replica.0.tar --cpu-type=TimingSimpleCPU --mem-size=8192MB --num-cpus=1 --ddio-enabled --ddio-way-part=8 --mem-type=DDR4_2400_16x4 -r 0 --cosim-pci=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.replica.0. --cosim-shm=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.replica.0. --cosim-sync --cosim-sync_mode=0 --cosim-pci-lat=500 --cosim-sync-int=200", "", "info: Standard input is not a terminal, disabling listeners.", "CEHCKPOINT RESTORE THINGIE", "Global frequency set at 1000000000000 ticks per second", "      0: system.pc.south_bridge.cmos.rtc: Real-time clock set to Sun Jan  1 00:00:00 2012", "Switch at curTick count:10000", "Switched CPUS @ tick 1823617746820", "switching cpus", "**** REAL SIMULATION ****", "+ insmod /tmp/guest/mqnic.ko\r", "[    0.851921] mqnic: loading out-of-tree module taints kernel.\r", "[    0.852921] mqnic 0000:00:02.0: mqnic probe\r", "[    0.852921] mqnic 0000:00:02.0: enabling device (0000 -> 0002)\r", "[    0.852921] mqnic 0000:00:02.0: PCI->APIC IRQ transform: INT A -> IRQ 17\r", "[    0.852921] mqnic 0000:00:02.0: FW ID: 0x00000020\r", "[    0.852921] mqnic 0000:00:02.0: FW version: 0.1\r", "[    0.852921] mqnic 0000:00:02.0: Board ID: 0x43215678\r", "[    0.852921] mqnic 0000:00:02.0: Board version: 0.1\r", "[    0.852921] mqnic 0000:00:02.0: PHC count: 1\r", "[    0.852921] mqnic 0000:00:02.0: PHC offset: 0x00000200\r", "[    0.853920] mqnic 0000:00:02.0: IF count: 1\r", "[    0.853920] mqnic 0000:00:02.0: IF stride: 0x00080000\r", "[    0.853920] mqnic 0000:00:02.0: IF CSR offset: 0x00080000\r", "[    0.853920] mqnic 0000:00:02.0: Failed to read MAC from EEPROM; no EEPROM I2C client registered\r", "[    0.853920] mqnic 0000:00:02.0: registered PHC (index 0)\r", "[    0.853920] mqnic 0000:00:02.0: Creating interface 0\r", "[    0.857920] mqnic 0000:00:02.0: IF ID: 0x00000000\r", "[    0.857920] mqnic 0000:00:02.0: IF features: 0x00000701\r", "[    0.857920] mqnic 0000:00:02.0: Event queue count: 32\r", "[    0.857920] mqnic 0000:00:02.0: Event queue offset: 0x00100000\r", "[    0.857920] mqnic 0000:00:02.0: TX queue count: 256\r", "[    0.858920] mqnic 0000:00:02.0: TX queue offset: 0x00200000\r", "[    0.858920] mqnic 0000:00:02.0: TX completion queue count: 256\r", "[    0.858920] mqnic 0000:00:02.0: TX completion queue offset: 0x00400000\r", "[    0.858920] mqnic 0000:00:02.0: RX queue count: 256\r", "[    0.858920] mqnic 0000:00:02.0: RX queue offset: 0x00600000\r", "[    0.858920] mqnic 0000:00:02.0: RX completion queue count: 256\r", "[    0.858920] mqnic 0000:00:02.0: RX completion queue offset: 0x00700000\r", "[    0.858920] mqnic 0000:00:02.0: Port count: 1\r", "[    0.858920] mqnic 0000:00:02.0: Port offset: 0x00800000\r", "[    0.858920] mqnic 0000:00:02.0: Port stride: 0x00200000\r", "[    0.858920] mqnic 0000:00:02.0: Bad MAC in EEPROM; using random MAC\r", "[    0.858920] mqnic 0000:00:02.0: Max desc block size: 8\r", "[    1.082886] mqnic 0000:00:02.0: Port ID: 0x00000000\r", "[    1.082886] mqnic 0000:00:02.0: Port features: 0x00000701\r", "[    1.082886] mqnic 0000:00:02.0: Port MTU: 2048\r", "[    1.082886] mqnic 0000:00:02.0: Scheduler count: 1\r", "[    1.082886] mqnic 0000:00:02.0: Scheduler offset: 0x00100000\r", "[    1.082886] mqnic 0000:00:02.0: Scheduler stride: 0x00100000\r", "[    1.082886] mqnic 0000:00:02.0: Scheduler type: 0x00000000\r", "+ ip link set dev eth0 up\r", "[    1.152875] mqnic 0000:00:02.0: mqnic_open on port 0\r", "+ ip addr add 10.0.0.1/24 dev eth0\r", "+ /root/nopaxos/bench/replica -c /root/nopaxos.config -i 0 -m vr\r", "20120001-000002-0287 01161 * BindToPort      (udptransport.cc:193): Binding to 10.0.0.1:12345\r", "20120001-000002-0317 01161 * Register        (udptransport.cc:396): Listening on UDP port 12345\r", "20120001-000002-0317 01161 * BindToPort      (udptransport.cc:193): Binding to 10.0.0.255:12345\r", "20120001-000002-0317 01161 * ListenOnMulticastPort (udptransport.cc:315): Listening for multicast requests on 10.0.0.255:12345\r", "[    2.718637] random: crng init done\r"], "stderr": ["warn: CheckedInt already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Enum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: ScopedEnum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Physical memory size specified is 8192MB which is greater than 3GB.  Twice the number of memory controllers would be created.", "warn: No dot file generated. Please install pydot to generate the dot file and pdf.", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (4096 Mbytes)", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (8192 Mbytes)", "info: kernel located at: /home/hejingli/endhostsim-code/images/vmlinux", "warn: Sockets disabled, not accepting terminal connections", "warn: pollInterval=100000000  pciAsync=500000", "warn: Sockets disabled, not accepting gdb connections", "warn: Reading current count from inactive timer.", "warn: TimingPioPort::getAddrRanges()", "warn: TimingPioPort::getAddrRanges()", "info: Entering event queue @ 1823617736820.  Starting simulation...", "info: Entering event queue @ 1823617746820.  Starting simulation...", "warn: PowerState: Already in the requested power state, request ignored", "info: Entering event queue @ 1823617747143.  Starting simulation...", "warn: instruction 'fwait' unimplemented", "warn: instruction 'verw_Mw_or_Rv' unimplemented", "warn: Don't know what interrupt to clear for console.", "warn: Tried to clear PCI interrupt 14", "warn: x86 cpuid family 0x0000: unimplemented function 4", "warn: instruction 'fcomi' unimplemented", "warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!"]}, "host.replica.1": {"class": "Gem5Host", "cmd": ["/home/hejingli/endhostsim-code/gem5/build/X86/gem5.opt", "--outdir=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/gem5-out.replica.1", "/home/hejingli/endhostsim-code/gem5/configs/cosim/cosim.py", "--caches", "--l2cache", "--l3cache", "--l1d_size=32kB", "--l1i_size=32kB", "--l2_size=2MB", "--l3_size=32MB", "--cacheline_size=64", "--cpu-clock=3GHz", "--sys-clock=1GHz", "--checkpoint-dir=/home/hejingli/endhostsim-code/experiments/out/vr-gt-cv-swseq-1/0/gem5-cp.replica.1", "--kernel=/home/hejingli/endhostsim-code/images/vmlinux", "--disk-image=/home/hejingli/endhostsim-code/images/output-nopaxos/nopaxos.raw", "--disk-image=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/cfg.replica.1.tar", "--cpu-type=TimingSimpleCPU", "--mem-size=8192MB", "--num-cpus=1", "--ddio-enabled", "--ddio-way-part=8", "--mem-type=DDR4_2400_16x4", "-r", "0", "--cosim-pci=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.replica.1.", "--cosim-shm=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.replica.1.", "--cosim-sync", "--cosim-sync_mode=0", "--cosim-pci-lat=500", "--cosim-sync-int=200"], "stdout": ["gem5 Simulator System.  http://gem5.org", "gem5 is copyrighted software; use the --copyright option for details.", "", "gem5 version 20.0.0.1", "gem5 compiled Dec  3 2020 17:56:02", "gem5 started Dec  8 2020 15:05:55", "gem5 executing on spyder09, pid 33975", "command line: /home/hejingli/endhostsim-code/gem5/build/X86/gem5.opt --outdir=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/gem5-out.replica.1 /home/hejingli/endhostsim-code/gem5/configs/cosim/cosim.py --caches --l2cache --l3cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB --l3_size=32MB --cacheline_size=64 --cpu-clock=3GHz --sys-clock=1GHz --checkpoint-dir=/home/hejingli/endhostsim-code/experiments/out/vr-gt-cv-swseq-1/0/gem5-cp.replica.1 --kernel=/home/hejingli/endhostsim-code/images/vmlinux --disk-image=/home/hejingli/endhostsim-code/images/output-nopaxos/nopaxos.raw --disk-image=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/cfg.replica.1.tar --cpu-type=TimingSimpleCPU --mem-size=8192MB --num-cpus=1 --ddio-enabled --ddio-way-part=8 --mem-type=DDR4_2400_16x4 -r 0 --cosim-pci=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.replica.1. --cosim-shm=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.replica.1. --cosim-sync --cosim-sync_mode=0 --cosim-pci-lat=500 --cosim-sync-int=200", "", "info: Standard input is not a terminal, disabling listeners.", "CEHCKPOINT RESTORE THINGIE", "Global frequency set at 1000000000000 ticks per second", "      0: system.pc.south_bridge.cmos.rtc: Real-time clock set to Sun Jan  1 00:00:00 2012", "Switch at curTick count:10000", "Switched CPUS @ tick 1851665593564", "switching cpus", "**** REAL SIMULATION ****", "+ insmod /tmp/guest/mqnic.ko\r", "[    0.851921] mqnic: loading out-of-tree module taints kernel.\r", "[    0.852921] mqnic 0000:00:02.0: mqnic probe\r", "[    0.852921] mqnic 0000:00:02.0: enabling device (0000 -> 0002)\r", "[    0.852921] mqnic 0000:00:02.0: PCI->APIC IRQ transform: INT A -> IRQ 17\r", "[    0.852921] mqnic 0000:00:02.0: FW ID: 0x00000020\r", "[    0.852921] mqnic 0000:00:02.0: FW version: 0.1\r", "[    0.852921] mqnic 0000:00:02.0: Board ID: 0x43215678\r", "[    0.852921] mqnic 0000:00:02.0: Board version: 0.1\r", "[    0.852921] mqnic 0000:00:02.0: PHC count: 1\r", "[    0.852921] mqnic 0000:00:02.0: PHC offset: 0x00000200\r", "[    0.852921] mqnic 0000:00:02.0: IF count: 1\r", "[    0.852921] mqnic 0000:00:02.0: IF stride: 0x00080000\r", "[    0.852921] mqnic 0000:00:02.0: IF CSR offset: 0x00080000\r", "[    0.853920] mqnic 0000:00:02.0: Failed to read MAC from EEPROM; no EEPROM I2C client registered\r", "[    0.853920] mqnic 0000:00:02.0: registered PHC (index 0)\r", "[    0.853920] mqnic 0000:00:02.0: Creating interface 0\r", "[    0.857920] mqnic 0000:00:02.0: IF ID: 0x00000000\r", "[    0.857920] mqnic 0000:00:02.0: IF features: 0x00000701\r", "[    0.857920] mqnic 0000:00:02.0: Event queue count: 32\r", "[    0.857920] mqnic 0000:00:02.0: Event queue offset: 0x00100000\r", "[    0.857920] mqnic 0000:00:02.0: TX queue count: 256\r", "[    0.857920] mqnic 0000:00:02.0: TX queue offset: 0x00200000\r", "[    0.857920] mqnic 0000:00:02.0: TX completion queue count: 256\r", "[    0.857920] mqnic 0000:00:02.0: TX completion queue offset: 0x00400000\r", "[    0.857920] mqnic 0000:00:02.0: RX queue count: 256\r", "[    0.857920] mqnic 0000:00:02.0: RX queue offset: 0x00600000\r", "[    0.858920] mqnic 0000:00:02.0: RX completion queue count: 256\r", "[    0.858920] mqnic 0000:00:02.0: RX completion queue offset: 0x00700000\r", "[    0.858920] mqnic 0000:00:02.0: Port count: 1\r", "[    0.858920] mqnic 0000:00:02.0: Port offset: 0x00800000\r", "[    0.858920] mqnic 0000:00:02.0: Port stride: 0x00200000\r", "[    0.858920] mqnic 0000:00:02.0: Bad MAC in EEPROM; using random MAC\r", "[    0.858920] mqnic 0000:00:02.0: Max desc block size: 8\r", "[    1.082886] mqnic 0000:00:02.0: Port ID: 0x00000000\r", "[    1.082886] mqnic 0000:00:02.0: Port features: 0x00000701\r", "[    1.082886] mqnic 0000:00:02.0: Port MTU: 2048\r", "[    1.082886] mqnic 0000:00:02.0: Scheduler count: 1\r", "[    1.082886] mqnic 0000:00:02.0: Scheduler offset: 0x00100000\r", "[    1.082886] mqnic 0000:00:02.0: Scheduler stride: 0x00100000\r", "[    1.082886] mqnic 0000:00:02.0: Scheduler type: 0x00000000\r", "+ ip link set dev eth0 up\r", "[    1.152875] mqnic 0000:00:02.0: mqnic_open on port 0\r", "+ ip addr add 10.0.0.2/24 dev eth0\r", "+ /root/nopaxos/bench/replica -c /root/nopaxos.config -i 1 -m vr\r", "20120001-000002-0277 01160 * BindToPort      (udptransport.cc:193): Binding to 10.0.0.2:12345\r", "20120001-000002-0307 01160 * Register        (udptransport.cc:396): Listening on UDP port 12345\r", "20120001-000002-0307 01160 * BindToPort      (udptransport.cc:193): Binding to 10.0.0.255:12345\r", "20120001-000002-0317 01160 * ListenOnMulticastPort (udptransport.cc:315): Listening for multicast requests on 10.0.0.255:12345\r"], "stderr": ["warn: CheckedInt already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Enum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: ScopedEnum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Physical memory size specified is 8192MB which is greater than 3GB.  Twice the number of memory controllers would be created.", "warn: No dot file generated. Please install pydot to generate the dot file and pdf.", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (4096 Mbytes)", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (8192 Mbytes)", "info: kernel located at: /home/hejingli/endhostsim-code/images/vmlinux", "warn: Sockets disabled, not accepting terminal connections", "warn: pollInterval=100000000  pciAsync=500000", "warn: Sockets disabled, not accepting gdb connections", "warn: Reading current count from inactive timer.", "warn: TimingPioPort::getAddrRanges()", "warn: TimingPioPort::getAddrRanges()", "info: Entering event queue @ 1851665583564.  Starting simulation...", "info: Entering event queue @ 1851665593564.  Starting simulation...", "warn: PowerState: Already in the requested power state, request ignored", "info: Entering event queue @ 1851665593887.  Starting simulation...", "warn: instruction 'fwait' unimplemented", "warn: instruction 'verw_Mw_or_Rv' unimplemented", "warn: Don't know what interrupt to clear for console.", "warn: Tried to clear PCI interrupt 14", "warn: x86 cpuid family 0x0000: unimplemented function 4", "warn: instruction 'fcomi' unimplemented", "warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!"]}, "host.replica.2": {"class": "Gem5Host", "cmd": ["/home/hejingli/endhostsim-code/gem5/build/X86/gem5.opt", "--outdir=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/gem5-out.replica.2", "/home/hejingli/endhostsim-code/gem5/configs/cosim/cosim.py", "--caches", "--l2cache", "--l3cache", "--l1d_size=32kB", "--l1i_size=32kB", "--l2_size=2MB", "--l3_size=32MB", "--cacheline_size=64", "--cpu-clock=3GHz", "--sys-clock=1GHz", "--checkpoint-dir=/home/hejingli/endhostsim-code/experiments/out/vr-gt-cv-swseq-1/0/gem5-cp.replica.2", "--kernel=/home/hejingli/endhostsim-code/images/vmlinux", "--disk-image=/home/hejingli/endhostsim-code/images/output-nopaxos/nopaxos.raw", "--disk-image=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/cfg.replica.2.tar", "--cpu-type=TimingSimpleCPU", "--mem-size=8192MB", "--num-cpus=1", "--ddio-enabled", "--ddio-way-part=8", "--mem-type=DDR4_2400_16x4", "-r", "0", "--cosim-pci=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.replica.2.", "--cosim-shm=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.replica.2.", "--cosim-sync", "--cosim-sync_mode=0", "--cosim-pci-lat=500", "--cosim-sync-int=200"], "stdout": ["gem5 Simulator System.  http://gem5.org", "gem5 is copyrighted software; use the --copyright option for details.", "", "gem5 version 20.0.0.1", "gem5 compiled Dec  3 2020 17:56:02", "gem5 started Dec  8 2020 15:05:56", "gem5 executing on spyder09, pid 33977", "command line: /home/hejingli/endhostsim-code/gem5/build/X86/gem5.opt --outdir=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/gem5-out.replica.2 /home/hejingli/endhostsim-code/gem5/configs/cosim/cosim.py --caches --l2cache --l3cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB --l3_size=32MB --cacheline_size=64 --cpu-clock=3GHz --sys-clock=1GHz --checkpoint-dir=/home/hejingli/endhostsim-code/experiments/out/vr-gt-cv-swseq-1/0/gem5-cp.replica.2 --kernel=/home/hejingli/endhostsim-code/images/vmlinux --disk-image=/home/hejingli/endhostsim-code/images/output-nopaxos/nopaxos.raw --disk-image=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/cfg.replica.2.tar --cpu-type=TimingSimpleCPU --mem-size=8192MB --num-cpus=1 --ddio-enabled --ddio-way-part=8 --mem-type=DDR4_2400_16x4 -r 0 --cosim-pci=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.replica.2. --cosim-shm=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.replica.2. --cosim-sync --cosim-sync_mode=0 --cosim-pci-lat=500 --cosim-sync-int=200", "", "info: Standard input is not a terminal, disabling listeners.", "CEHCKPOINT RESTORE THINGIE", "Global frequency set at 1000000000000 ticks per second", "      0: system.pc.south_bridge.cmos.rtc: Real-time clock set to Sun Jan  1 00:00:00 2012", "Switch at curTick count:10000", "Switched CPUS @ tick 1864928301913", "switching cpus", "**** REAL SIMULATION ****", "+ insmod /tmp/guest/mqnic.ko\r", "[    0.866920] mqnic: loading out-of-tree module taints kernel.\r", "[    0.868920] mqnic 0000:00:02.0: mqnic probe\r", "[    0.868920] mqnic 0000:00:02.0: enabling device (0000 -> 0002)\r", "[    0.868920] mqnic 0000:00:02.0: PCI->APIC IRQ transform: INT A -> IRQ 17\r", "[    0.868920] mqnic 0000:00:02.0: FW ID: 0x00000020\r", "[    0.868920] mqnic 0000:00:02.0: FW version: 0.1\r", "[    0.868920] mqnic 0000:00:02.0: Board ID: 0x43215678\r", "[    0.868920] mqnic 0000:00:02.0: Board version: 0.1\r", "[    0.868920] mqnic 0000:00:02.0: PHC count: 1\r", "[    0.868920] mqnic 0000:00:02.0: PHC offset: 0x00000200\r", "[    0.868920] mqnic 0000:00:02.0: IF count: 1\r", "[    0.868920] mqnic 0000:00:02.0: IF stride: 0x00080000\r", "[    0.868920] mqnic 0000:00:02.0: IF CSR offset: 0x00080000\r", "[    0.868920] mqnic 0000:00:02.0: Failed to read MAC from EEPROM; no EEPROM I2C client registered\r", "[    0.869919] mqnic 0000:00:02.0: registered PHC (index 0)\r", "[    0.869919] mqnic 0000:00:02.0: Creating interface 0\r", "[    0.874919] mqnic 0000:00:02.0: IF ID: 0x00000000\r", "[    0.874919] mqnic 0000:00:02.0: IF features: 0x00000701\r", "[    0.874919] mqnic 0000:00:02.0: Event queue count: 32\r", "[    0.874919] mqnic 0000:00:02.0: Event queue offset: 0x00100000\r", "[    0.874919] mqnic 0000:00:02.0: TX queue count: 256\r", "[    0.874919] mqnic 0000:00:02.0: TX queue offset: 0x00200000\r", "[    0.874919] mqnic 0000:00:02.0: TX completion queue count: 256\r", "[    0.874919] mqnic 0000:00:02.0: TX completion queue offset: 0x00400000\r", "[    0.874919] mqnic 0000:00:02.0: RX queue count: 256\r", "[    0.874919] mqnic 0000:00:02.0: RX queue offset: 0x00600000\r", "[    0.874919] mqnic 0000:00:02.0: RX completion queue count: 256\r", "[    0.874919] mqnic 0000:00:02.0: RX completion queue offset: 0x00700000\r", "[    0.874919] mqnic 0000:00:02.0: Port count: 1\r", "[    0.874919] mqnic 0000:00:02.0: Port offset: 0x00800000\r", "[    0.874919] mqnic 0000:00:02.0: Port stride: 0x00200000\r", "[    0.875918] mqnic 0000:00:02.0: Bad MAC in EEPROM; using random MAC\r", "[    0.875918] mqnic 0000:00:02.0: Max desc block size: 8\r", "[    1.099884] mqnic 0000:00:02.0: Port ID: 0x00000000\r", "[    1.099884] mqnic 0000:00:02.0: Port features: 0x00000701\r", "[    1.099884] mqnic 0000:00:02.0: Port MTU: 2048\r", "[    1.099884] mqnic 0000:00:02.0: Scheduler count: 1\r", "[    1.099884] mqnic 0000:00:02.0: Scheduler offset: 0x00100000\r", "[    1.099884] mqnic 0000:00:02.0: Scheduler stride: 0x00100000\r", "[    1.099884] mqnic 0000:00:02.0: Scheduler type: 0x00000000\r", "+ ip link set dev eth0 up\r", "[    1.170874] mqnic 0000:00:02.0: mqnic_open on port 0\r", "+ ip addr add 10.0.0.3/24 dev eth0\r", "+ /root/nopaxos/bench/replica -c /root/nopaxos.config -i 2 -m vr\r", "20120001-000002-0467 01160 * BindToPort      (udptransport.cc:193): Binding to 10.0.0.3:12345\r", "20120001-000002-0497 01160 * Register        (udptransport.cc:396): Listening on UDP port 12345\r", "20120001-000002-0497 01160 * BindToPort      (udptransport.cc:193): Binding to 10.0.0.255:12345\r", "20120001-000002-0507 01160 * ListenOnMulticastPort (udptransport.cc:315): Listening for multicast requests on 10.0.0.255:12345\r", "[    2.874615] random: crng init done\r"], "stderr": ["warn: CheckedInt already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Enum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: ScopedEnum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Physical memory size specified is 8192MB which is greater than 3GB.  Twice the number of memory controllers would be created.", "warn: No dot file generated. Please install pydot to generate the dot file and pdf.", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (4096 Mbytes)", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (8192 Mbytes)", "info: kernel located at: /home/hejingli/endhostsim-code/images/vmlinux", "warn: Sockets disabled, not accepting terminal connections", "warn: pollInterval=100000000  pciAsync=500000", "warn: Sockets disabled, not accepting gdb connections", "warn: Reading current count from inactive timer.", "warn: TimingPioPort::getAddrRanges()", "warn: TimingPioPort::getAddrRanges()", "info: Entering event queue @ 1864928291913.  Starting simulation...", "info: Entering event queue @ 1864928301913.  Starting simulation...", "warn: PowerState: Already in the requested power state, request ignored", "info: Entering event queue @ 1864928302236.  Starting simulation...", "warn: instruction 'fwait' unimplemented", "warn: instruction 'verw_Mw_or_Rv' unimplemented", "warn: Don't know what interrupt to clear for console.", "warn: Tried to clear PCI interrupt 14", "warn: x86 cpuid family 0x0000: unimplemented function 4", "warn: instruction 'fcomi' unimplemented", "warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!"]}, "host.client.0": {"class": "Gem5Host", "cmd": ["/home/hejingli/endhostsim-code/gem5/build/X86/gem5.opt", "--outdir=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/gem5-out.client.0", "/home/hejingli/endhostsim-code/gem5/configs/cosim/cosim.py", "--caches", "--l2cache", "--l3cache", "--l1d_size=32kB", "--l1i_size=32kB", "--l2_size=2MB", "--l3_size=32MB", "--cacheline_size=64", "--cpu-clock=3GHz", "--sys-clock=1GHz", "--checkpoint-dir=/home/hejingli/endhostsim-code/experiments/out/vr-gt-cv-swseq-1/0/gem5-cp.client.0", "--kernel=/home/hejingli/endhostsim-code/images/vmlinux", "--disk-image=/home/hejingli/endhostsim-code/images/output-nopaxos/nopaxos.raw", "--disk-image=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/cfg.client.0.tar", "--cpu-type=TimingSimpleCPU", "--mem-size=8192MB", "--num-cpus=1", "--ddio-enabled", "--ddio-way-part=8", "--mem-type=DDR4_2400_16x4", "-r", "0", "--cosim-pci=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.client.0.", "--cosim-shm=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.client.0.", "--cosim-sync", "--cosim-sync_mode=0", "--cosim-pci-lat=500", "--cosim-sync-int=200"], "stdout": ["gem5 Simulator System.  http://gem5.org", "gem5 is copyrighted software; use the --copyright option for details.", "", "gem5 version 20.0.0.1", "gem5 compiled Dec  3 2020 17:56:02", "gem5 started Dec  8 2020 15:05:57", "gem5 executing on spyder09, pid 33981", "command line: /home/hejingli/endhostsim-code/gem5/build/X86/gem5.opt --outdir=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/gem5-out.client.0 /home/hejingli/endhostsim-code/gem5/configs/cosim/cosim.py --caches --l2cache --l3cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB --l3_size=32MB --cacheline_size=64 --cpu-clock=3GHz --sys-clock=1GHz --checkpoint-dir=/home/hejingli/endhostsim-code/experiments/out/vr-gt-cv-swseq-1/0/gem5-cp.client.0 --kernel=/home/hejingli/endhostsim-code/images/vmlinux --disk-image=/home/hejingli/endhostsim-code/images/output-nopaxos/nopaxos.raw --disk-image=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/cfg.client.0.tar --cpu-type=TimingSimpleCPU --mem-size=8192MB --num-cpus=1 --ddio-enabled --ddio-way-part=8 --mem-type=DDR4_2400_16x4 -r 0 --cosim-pci=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.pci.client.0. --cosim-shm=/local/var/tmp/hejingli/vr-gt-cv-swseq-1/1/nic.shm.client.0. --cosim-sync --cosim-sync_mode=0 --cosim-pci-lat=500 --cosim-sync-int=200", "", "info: Standard input is not a terminal, disabling listeners.", "CEHCKPOINT RESTORE THINGIE", "Global frequency set at 1000000000000 ticks per second", "      0: system.pc.south_bridge.cmos.rtc: Real-time clock set to Sun Jan  1 00:00:00 2012", "Switch at curTick count:10000", "Switched CPUS @ tick 1913104826497", "switching cpus", "**** REAL SIMULATION ****", "+ insmod /tmp/guest/mqnic.ko\r", "[    0.865920] mqnic: loading out-of-tree module taints kernel.\r", "[    0.866920] mqnic 0000:00:02.0: mqnic probe\r", "[    0.866920] mqnic 0000:00:02.0: enabling device (0000 -> 0002)\r", "[    0.866920] mqnic 0000:00:02.0: PCI->APIC IRQ transform: INT A -> IRQ 17\r", "[    0.866920] mqnic 0000:00:02.0: FW ID: 0x00000020\r", "[    0.866920] mqnic 0000:00:02.0: FW version: 0.1\r", "[    0.866920] mqnic 0000:00:02.0: Board ID: 0x43215678\r", "[    0.866920] mqnic 0000:00:02.0: Board version: 0.1\r", "[    0.866920] mqnic 0000:00:02.0: PHC count: 1\r", "[    0.866920] mqnic 0000:00:02.0: PHC offset: 0x00000200\r", "[    0.866920] mqnic 0000:00:02.0: IF count: 1\r", "[    0.866920] mqnic 0000:00:02.0: IF stride: 0x00080000\r", "[    0.866920] mqnic 0000:00:02.0: IF CSR offset: 0x00080000\r", "[    0.867920] mqnic 0000:00:02.0: Failed to read MAC from EEPROM; no EEPROM I2C client registered\r", "[    0.867920] mqnic 0000:00:02.0: registered PHC (index 0)\r", "[    0.867920] mqnic 0000:00:02.0: Creating interface 0\r", "[    0.871919] mqnic 0000:00:02.0: IF ID: 0x00000000\r", "[    0.871919] mqnic 0000:00:02.0: IF features: 0x00000701\r", "[    0.871919] mqnic 0000:00:02.0: Event queue count: 32\r", "[    0.871919] mqnic 0000:00:02.0: Event queue offset: 0x00100000\r", "[    0.871919] mqnic 0000:00:02.0: TX queue count: 256\r", "[    0.871919] mqnic 0000:00:02.0: TX queue offset: 0x00200000\r", "[    0.871919] mqnic 0000:00:02.0: TX completion queue count: 256\r", "[    0.871919] mqnic 0000:00:02.0: TX completion queue offset: 0x00400000\r", "[    0.872919] mqnic 0000:00:02.0: RX queue count: 256\r", "[    0.872919] mqnic 0000:00:02.0: RX queue offset: 0x00600000\r", "[    0.872919] mqnic 0000:00:02.0: RX completion queue count: 256\r", "[    0.872919] mqnic 0000:00:02.0: RX completion queue offset: 0x00700000\r", "[    0.872919] mqnic 0000:00:02.0: Port count: 1\r", "[    0.872919] mqnic 0000:00:02.0: Port offset: 0x00800000\r", "[    0.872919] mqnic 0000:00:02.0: Port stride: 0x00200000\r", "[    0.872919] mqnic 0000:00:02.0: Bad MAC in EEPROM; using random MAC\r", "[    0.872919] mqnic 0000:00:02.0: Max desc block size: 8\r", "[    1.096885] mqnic 0000:00:02.0: Port ID: 0x00000000\r", "[    1.096885] mqnic 0000:00:02.0: Port features: 0x00000701\r", "[    1.096885] mqnic 0000:00:02.0: Port MTU: 2048\r", "[    1.096885] mqnic 0000:00:02.0: Scheduler count: 1\r", "[    1.096885] mqnic 0000:00:02.0: Scheduler offset: 0x00100000\r", "[    1.096885] mqnic 0000:00:02.0: Scheduler stride: 0x00100000\r", "[    1.097885] mqnic 0000:00:02.0: Scheduler type: 0x00000000\r", "+ ip link set dev eth0 up\r", "[    1.167874] mqnic 0000:00:02.0: mqnic_open on port 0\r", "+ ip addr add 10.0.0.4/24 dev eth0\r", "+ ping -c 1 10.0.0.1\r", "PING 10.0.0.1 (10.0.0.1) 56(84) bytes of data.\r", "64 bytes from 10.0.0.1: icmp_seq=1 ttl=64 time=0.000 ms\r", "\r", "--- 10.0.0.1 ping statistics ---\r", "1 packets transmitted, 1 received, 0% packet loss, time 0ms\r", "rtt min/avg/max/mdev = 0.000/0.000/0.000/0.000 ms\r", "+ ping -c 1 10.0.0.2\r", "PING 10.0.0.2 (10.0.0.2) 56(84) bytes of data.\r", "64 bytes from 10.0.0.2: icmp_seq=1 ttl=64 time=0.000 ms\r", "\r", "--- 10.0.0.2 ping statistics ---\r", "1 packets transmitted, 1 received, 0% packet loss, time 0ms\r", "rtt min/avg/max/mdev = 0.000/0.000/0.000/0.000 ms\r", "+ ping -c 1 10.0.0.3\r", "PING 10.0.0.3 (10.0.0.3) 56(84) bytes of data.\r", "64 bytes from 10.0.0.3: icmp_seq=1 ttl=64 time=0.000 ms\r", "\r", "--- 10.0.0.3 ping statistics ---\r", "1 packets transmitted, 1 received, 0% packet loss, time 0ms\r", "rtt min/avg/max/mdev = 0.000/0.000/0.000/0.000 ms\r", "+ /root/nopaxos/bench/client -c /root/nopaxos.config -m vr -n 2000\r", "[    2.061738] random: client: uninitialized urandom read (4 bytes read)\r", "20120001-000002-0617 01167 * BindToPort      (udptransport.cc:193): Binding to 0.0.0.0:0\r", "20120001-000002-0647 01167 * Register        (udptransport.cc:396): Listening on UDP port 51938\r", "20120001-000002-0667 01167 * WarmupDone      (benchmark.cc:105): Completed warmup period of 0 seconds with 0 requests\r", "[    2.887613] random: crng init done\r", "20120001-000003-1935 01167 * Finish          (benchmark.cc:190): Completed 2000 requests in 1.125829 seconds\r", "20120001-000003-1945 01167 * CooldownDone    (benchmark.cc:116): Finished cooldown period.\r", "20120001-000003-1945 01167 * CooldownDone    (benchmark.cc:121): Median latency is 999848 ns (999 us)\r", "20120001-000003-1955 01167 * CooldownDone    (benchmark.cc:129): Average latency is 559635 ns (559 us)\r", "20120001-000003-1955 01167 * CooldownDone    (benchmark.cc:133): 90th percentile latency is 999848 ns (999 us)\r", "20120001-000003-1955 01167 * CooldownDone    (benchmark.cc:137): 95th percentile latency is 999848 ns (999 us)\r", "20120001-000003-1955 01167 * CooldownDone    (benchmark.cc:141): 99th percentile latency is 999848 ns (999 us)\r", "20120001-000003-2775 01167 * operator()      (client.cc:273):    All clients done.\r", "20120001-000003-2775 01167 * LATENCY total: 0 ns 559 us/524 us 3999 us (2001 samples, 1119 ms total)\r", "20120001-000003-2775 01167 *       1 ns |        885 | =======================================\r", "20120001-000003-2775 01167 *        ... |\r", "20120001-000003-2775 01167 *     524 us |       1114 | ==================================================\r", "20120001-000003-2775 01167 *    1048 us |          1 | \r", "20120001-000003-2785 01167 *    2097 us |          1 | \r", "+ m5 exit\r", "Exiting @ tick 4343871659121 because m5_exit instruction encountered"], "stderr": ["warn: CheckedInt already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Enum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: ScopedEnum already exists in allParams. This may be caused by the Python 2.7 compatibility layer.", "warn: Physical memory size specified is 8192MB which is greater than 3GB.  Twice the number of memory controllers would be created.", "warn: No dot file generated. Please install pydot to generate the dot file and pdf.", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (4096 Mbytes)", "warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (8192 Mbytes)", "info: kernel located at: /home/hejingli/endhostsim-code/images/vmlinux", "warn: Sockets disabled, not accepting terminal connections", "warn: pollInterval=100000000  pciAsync=500000", "warn: Sockets disabled, not accepting gdb connections", "warn: Reading current count from inactive timer.", "warn: TimingPioPort::getAddrRanges()", "warn: TimingPioPort::getAddrRanges()", "info: Entering event queue @ 1913104816497.  Starting simulation...", "info: Entering event queue @ 1913104826497.  Starting simulation...", "warn: PowerState: Already in the requested power state, request ignored", "info: Entering event queue @ 1913104826820.  Starting simulation...", "warn: instruction 'fwait' unimplemented", "warn: instruction 'verw_Mw_or_Rv' unimplemented", "warn: Don't know what interrupt to clear for console.", "warn: Tried to clear PCI interrupt 14", "warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!", "warn: instruction 'fcomi' unimplemented"]}}, "success": true}