/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [2:0] _05_;
  wire [5:0] _06_;
  wire [3:0] _07_;
  wire [4:0] _08_;
  reg [37:0] _09_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [5:0] celloutsig_0_17z;
  wire [27:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [2:0] celloutsig_0_24z;
  wire [18:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [14:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire [16:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [10:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire [9:0] celloutsig_0_45z;
  wire [24:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire celloutsig_0_96z;
  wire [6:0] celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = !(celloutsig_0_30z[3] ? celloutsig_0_30z[3] : celloutsig_0_21z);
  assign celloutsig_0_13z = ~(_00_ | _01_);
  assign celloutsig_0_26z = ~((celloutsig_0_1z | _02_) & celloutsig_0_7z[0]);
  assign celloutsig_0_14z = ~((celloutsig_0_3z | celloutsig_0_12z[1]) & (celloutsig_0_6z[1] | celloutsig_0_7z[2]));
  assign celloutsig_0_31z = celloutsig_0_3z | celloutsig_0_24z[0];
  assign celloutsig_0_53z = celloutsig_0_13z | celloutsig_0_40z;
  assign celloutsig_0_91z = celloutsig_0_42z | celloutsig_0_3z;
  assign celloutsig_0_34z = _03_ ^ celloutsig_0_26z;
  assign celloutsig_0_40z = celloutsig_0_36z[1] ^ celloutsig_0_39z[0];
  assign celloutsig_1_18z = in_data[177] ^ celloutsig_1_7z[2];
  assign celloutsig_0_21z = celloutsig_0_14z ^ _04_;
  assign celloutsig_0_7z = { _05_[2:1], celloutsig_0_5z } + in_data[28:26];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } + { in_data[141:136], celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[52:50], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z } + { celloutsig_0_6z[2:1], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_19z[5:1], celloutsig_0_13z, celloutsig_0_8z } + { celloutsig_0_18z[19:15], celloutsig_0_3z, celloutsig_0_15z };
  reg [3:0] _25_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _25_ <= 4'h0;
    else _25_ <= in_data[40:37];
  assign { _02_, _00_, _07_[1], _01_ } = _25_;
  reg [5:0] _26_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _26_ <= 6'h00;
    else _26_ <= { in_data[6:2], celloutsig_0_3z };
  assign { _06_[5:4], _04_, _06_[2], _05_[2:1] } = _26_;
  reg [4:0] _27_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _27_ <= 5'h00;
    else _27_ <= { celloutsig_0_6z[5:4], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_3z };
  assign { _08_[4], _03_, _08_[2:0] } = _27_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _09_ <= 38'h0000000000;
    else _09_ <= { celloutsig_0_19z[7:4], celloutsig_0_9z, _06_[5:4], _04_, _06_[2], _05_[2:1], celloutsig_0_15z, _06_[5:4], _04_, _06_[2], _05_[2:1], celloutsig_0_14z, celloutsig_0_25z };
  assign celloutsig_0_32z = { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_6z } & { _02_, _00_, _07_[1], _01_, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_12z[5:3], celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_24z } / { 1'h1, celloutsig_0_19z[6:2], celloutsig_0_31z, celloutsig_0_11z };
  assign celloutsig_0_27z = { celloutsig_0_5z, celloutsig_0_7z } / { 1'h1, _00_, _07_[1], _01_ };
  assign celloutsig_0_10z = { celloutsig_0_7z[1], celloutsig_0_7z, celloutsig_0_1z } === { celloutsig_0_6z[1], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[82:69] && in_data[21:8];
  assign celloutsig_0_9z = ! { _00_, _07_[1], celloutsig_0_3z };
  assign celloutsig_0_3z = celloutsig_0_1z & ~(_01_);
  assign celloutsig_0_5z = in_data[46] & ~(in_data[74]);
  assign celloutsig_0_8z = celloutsig_0_5z & ~(_06_[2]);
  assign celloutsig_0_15z = _06_[2] & ~(celloutsig_0_2z);
  assign celloutsig_0_23z = celloutsig_0_1z & ~(celloutsig_0_22z);
  assign celloutsig_0_45z = { _03_, _08_[2], celloutsig_0_29z, celloutsig_0_40z, celloutsig_0_17z } % { 1'h1, celloutsig_0_37z[5:3], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_22z };
  assign celloutsig_1_7z = celloutsig_1_0z[0] ? { celloutsig_1_0z[3:1], celloutsig_1_1z } : { in_data[126], celloutsig_1_3z };
  assign celloutsig_0_43z = - { celloutsig_0_37z[7:1], _02_, _00_, _07_[1], _01_ };
  assign celloutsig_0_6z = - { in_data[92:89], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_19z = - { celloutsig_0_17z[0], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[103:96] !== { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_29z = { celloutsig_0_25z[17:2], _02_, _00_, _07_[1], _01_, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_26z } !== { celloutsig_0_25z[16:5], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, _08_[4], _03_, _08_[2:0], celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_10z };
  assign celloutsig_0_44z = celloutsig_0_20z[5:1] | { celloutsig_0_32z[13:12], celloutsig_0_36z };
  assign celloutsig_0_18z = { _08_[2:1], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_13z, _08_[4], _03_, _08_[2:0], celloutsig_0_9z, celloutsig_0_6z } | { celloutsig_0_6z[3:2], _08_[4], _03_, _08_[2:0], celloutsig_0_11z, _02_, _00_, _07_[1], _01_, celloutsig_0_5z, _06_[5:4], _04_, _06_[2], _05_[2:1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_12z[5:1], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_17z } | { in_data[16:12], celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_42z = & { celloutsig_0_36z, celloutsig_0_34z, _02_, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_96z = | { _09_[14:13], celloutsig_0_53z, celloutsig_0_91z };
  assign celloutsig_0_1z = | in_data[38:33];
  assign celloutsig_0_98z = celloutsig_0_9z & celloutsig_0_51z[5];
  assign celloutsig_0_11z = ^ { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_27z[0], celloutsig_0_1z, celloutsig_0_27z } >> { _08_[4], celloutsig_0_10z, celloutsig_0_27z };
  assign celloutsig_0_51z = { celloutsig_0_29z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_44z, celloutsig_0_45z, celloutsig_0_35z, celloutsig_0_29z, _08_[4], _03_, _08_[2:0] } >> { celloutsig_0_18z[22:0], celloutsig_0_11z, celloutsig_0_34z };
  assign celloutsig_1_0z = in_data[117:114] >> in_data[143:140];
  assign celloutsig_0_36z = celloutsig_0_24z - { _02_, _00_, _07_[1] };
  assign celloutsig_1_3z = celloutsig_1_2z[5:3] - { in_data[107], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_97z = { celloutsig_0_2z, celloutsig_0_17z } ~^ { celloutsig_0_43z[5:0], celloutsig_0_96z };
  assign celloutsig_0_39z = { celloutsig_0_37z, _08_[4], _03_, _08_[2:0], _02_, _00_, _07_[1], _01_ } ^ { celloutsig_0_17z[5:2], celloutsig_0_15z, _02_, _00_, _07_[1], _01_, celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_19z = 4'h0;
    else if (clkin_data[96]) celloutsig_1_19z = celloutsig_1_7z;
  always_latch
    if (clkin_data[0]) celloutsig_0_17z = 6'h00;
    else if (!clkin_data[64]) celloutsig_0_17z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z };
  always_latch
    if (clkin_data[0]) celloutsig_0_24z = 3'h0;
    else if (!clkin_data[64]) celloutsig_0_24z = { celloutsig_0_12z[5:4], celloutsig_0_14z };
  assign celloutsig_0_22z = ~((_06_[4] & _07_[1]) | (celloutsig_0_9z & celloutsig_0_1z));
  assign _05_[0] = celloutsig_0_5z;
  assign { _06_[3], _06_[1:0] } = { _04_, _05_[2:1] };
  assign { _07_[3:2], _07_[0] } = { _02_, _00_, _01_ };
  assign _08_[3] = _03_;
  assign { out_data[128], out_data[99:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
