Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 20 21:50:27 2022
| Host         : EECS-DIGITAL-22 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 filtern/mconv/b_shift1[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            filtern/mconv/b_out_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.496ns  (logic 6.850ns (50.756%)  route 6.646ns (49.244%))
  Logic Levels:           13  (CARRY4=10 LUT3=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 13.147 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_gen/clkout1_buf/O
                         net (fo=2767, unplaced)      0.584    -1.562    filtern/mconv/clk_out1
                         FDRE                                         r  filtern/mconv/b_shift1[-1111111110]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  filtern/mconv/b_shift1[-1111111110]/Q
                         net (fo=3, unplaced)         0.781    -0.303    filtern/mconv/b_shift1[-_n_0_1111111110]
                         LUT3 (Prop_lut3_I0_O)        0.295    -0.008 r  filtern/mconv/b_shift1_carry_i_7__0/O
                         net (fo=1, unplaced)         0.000    -0.008    filtern/mconv/b_shift1_carry_i_7__0_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     0.635 r  filtern/mconv/b_shift1_carry/O[3]
                         net (fo=2, unplaced)         0.459     1.094    filtern/mconv/b_shift1_carry_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     1.401 r  filtern/mconv/b_shift1__14_carry_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.401    filtern/mconv/b_shift1__14_carry_i_1__0_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.777 r  filtern/mconv/b_shift1__14_carry/CO[3]
                         net (fo=1, unplaced)         0.000     1.777    filtern/mconv/b_shift1__14_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.114 r  filtern/mconv/b_shift1__14_carry__0/O[1]
                         net (fo=1, unplaced)         0.715     2.829    filtern/mconv/b_shift1__14_carry__0_n_6
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     3.713 r  filtern/mconv/b_shift1__31_carry__0/O[2]
                         net (fo=1, unplaced)         0.804     4.517    filtern/mconv/b_shift1__31_carry__0_n_5
                         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.653     5.170 r  filtern/mconv/b_shift1__50_carry__0/O[3]
                         net (fo=1, unplaced)         0.804     5.974    filtern/mconv/b_shift1__50_carry__0_n_4
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.557     6.531 r  filtern/mconv/b_shift1__71_carry__0/O[2]
                         net (fo=1, unplaced)         0.813     7.344    filtern/mconv/b_shift1__71_carry__0_n_5
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.556     7.900 r  filtern/mconv/b_shift1__91_carry__0/O[3]
                         net (fo=1, unplaced)         0.813     8.713    filtern/mconv/b_shift1__91_carry__0_n_4
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     9.275 r  filtern/mconv/b_shift1__113_carry__0/O[3]
                         net (fo=1, unplaced)         0.813    10.088    filtern/mconv/C[7]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    10.771 r  filtern/mconv/b_shift1__135_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    10.771    filtern/mconv/b_shift1__135_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.003 r  filtern/mconv/b_shift1__135_carry__1/O[0]
                         net (fo=1, unplaced)         0.311    11.314    filtern/mconv/b_shift1[8]
                         LUT3 (Prop_lut3_I2_O)        0.287    11.601 r  filtern/mconv/b_out_reg[4]_srl2_i_1__0/O
                         net (fo=1, unplaced)         0.333    11.934    filtern/mconv/b_out_reg[4]_srl2_i_1__0_n_0
                         SRL16E                                       r  filtern/mconv/b_out_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.235    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    11.854 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.617    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.708 r  clk_gen/clkout1_buf/O
                         net (fo=2767, unplaced)      0.439    13.147    filtern/mconv/clk_out1
                         SRL16E                                       r  filtern/mconv/b_out_reg[4]_srl2/CLK
                         clock pessimism              0.531    13.677    
                         clock uncertainty           -0.130    13.547    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    13.503    filtern/mconv/b_out_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  1.569    




