module conditions {

  var op_i, op_j: common.opcode_t;
  var latencies_i, latencies_j: common.latencies_t;
  var stage_i: common.stage_t;
  var data_cache_blocked_i: integer;

  instance cond : test(cond_op_i: (op_i), cond_op_j: (op_j),
  	   	       cond_latencies_i: (latencies_i),
		       cond_latencies_j: (latencies_j),
		       cond_stage_i: (stage_i),
		       cond_data_cache_i: (data_cache_blocked_i));
  
  init {
    // A store hit (but leading to data cache access) followed a load
    // The load is stalled as the cache is busy    
    // assume(op_i == store_op);
    // assume(op_j == load_op);
    // assume(latencies_i.fetch == 1);
    // assume(latencies_j.fetch == 9);
    // assume(latencies_i.mem == 1);
    // assume(latencies_j.mem == 10);
    // assume(stage_i == ID);
    // assume(data_cache_blocked_i == 5);

    // A load hit (but leading to data cache access) followed a load miss
    // The previous load should not stall due to the IC miss of current
    // assume(op_i == load_op);
    // assume(op_j == load_op);
    // assume(latencies_i.fetch == 1);
    // assume(latencies_j.fetch == 5);
    // assume(latencies_i.mem == 1);
    // assume(latencies_j.mem == 5);
    // assume(stage_i == ID);
    // assume(data_cache_blocked_i == 5);


    // A cache miss on a load followed by a store
    // Store should stall at E1 (including the additional delay, $D unavailable)
    // assume(op_i == load_op);
    // assume(op_j == store_op);
    // assume(latencies_i.fetch == 1);
    // assume(latencies_j.fetch == 1);
    // assume(latencies_i.mem == 5);
    // assume(latencies_j.mem == 1);
    // assume(stage_i == PF);
    // assume(data_cache_blocked_i == 2);

    // The store is stalled even if it is a hit as the write buffer could miss
    // thus the data cache is busy for a given amount of time ... The stalling is
    // due to this expected memory access, as the load is a miss in PF.
    assume(op_i == store_op);
    assume(op_j == load_op);
    assume(latencies_i.fetch == 1);
    assume(latencies_j.fetch == 3);
    assume(latencies_i.mem == 1);
    assume(latencies_j.mem == 3);
    assume(stage_i == PF);
    assume(data_cache_blocked_i == 5);

    // Examples of section 4.1.1.1 requires data dependency rules

    // assume(op_i == load_op);
    // assume(op_j == alu_op);
    // assume(latencies_i.fetch == 1);
    // assume(latencies_j.fetch == 1);
    // assume(latencies_i.mem == 1);
    // assume(latencies_j.mem == 3);
    // assume(stage_i == PF);
    // assume(data_cache_blocked_i == 5);
  }

  next {
    next(cond);
  }
}
