// Seed: 2842096736
module module_0 (
    input wire id_0,
    input tri id_1,
    input wand id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input wand id_10,
    input tri1 id_11,
    output wand id_12,
    output tri0 id_13,
    input tri0 id_14,
    output supply0 id_15,
    input tri1 id_16,
    input wor id_17,
    input uwire id_18,
    output uwire id_19,
    input tri1 id_20,
    output wire id_21,
    output supply1 id_22,
    input wor id_23
);
  wire id_25;
  genvar id_26;
endmodule
module module_1 (
    input uwire id_0
    , id_11,
    output supply1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    output tri1 id_7,
    output tri1 id_8,
    output tri id_9
);
  assign id_11 = id_6;
  if (1) wire id_12;
  else begin
    assign id_8 = id_11 + 1;
  end
  module_0(
      id_11,
      id_4,
      id_4,
      id_5,
      id_1,
      id_5,
      id_5,
      id_2,
      id_6,
      id_0,
      id_0,
      id_11,
      id_1,
      id_7,
      id_11,
      id_3,
      id_5,
      id_5,
      id_2,
      id_11,
      id_2,
      id_7,
      id_7,
      id_11
  );
endmodule
