# VLSI-Design-Flow-Tools
### Institute: Indraprastha Institute of Information Technology, Delhi
### Instructor: Dr Sneh Saurabh
### Course: VLSI Design Flow
### Semester: Winter 2022
### Abstract: RTL to GDS via Open Source Tools 

```
Assignment 1
Basics of Linux

Assignment 2
BAMBU for HLS

Assignment 3
ICARUS Verilog and gtkwave for RTL creation and simulation

Assignment 4
Yosys and .sdc commands for Logic Synthesis

Assignment 5
OpenSTA for Static Timing Analysis

Assignment 6
CEC tool for Equivalence

Assignment 7
Atalanta for Stuck at Fault Detection

Assignment 8
openROAD for Physical Design
```
