--
--	Conversion of Display.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Oct 19 08:05:43 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__D_net_7 : bit;
SIGNAL tmpOE__D_net_6 : bit;
SIGNAL tmpOE__D_net_5 : bit;
SIGNAL tmpOE__D_net_4 : bit;
SIGNAL tmpOE__D_net_3 : bit;
SIGNAL tmpOE__D_net_2 : bit;
SIGNAL tmpOE__D_net_1 : bit;
SIGNAL tmpOE__D_net_0 : bit;
SIGNAL Net_361_7 : bit;
SIGNAL Net_361_6 : bit;
SIGNAL Net_361_5 : bit;
SIGNAL Net_361_4 : bit;
SIGNAL Net_361_3 : bit;
SIGNAL Net_361_2 : bit;
SIGNAL Net_361_1 : bit;
SIGNAL Net_361_0 : bit;
SIGNAL Net_190_7 : bit;
SIGNAL Net_190_6 : bit;
SIGNAL Net_190_5 : bit;
SIGNAL Net_190_4 : bit;
SIGNAL Net_190_3 : bit;
SIGNAL Net_190_2 : bit;
SIGNAL Net_190_1 : bit;
SIGNAL Net_190_0 : bit;
SIGNAL tmpIO_7__D_net_7 : bit;
SIGNAL tmpIO_7__D_net_6 : bit;
SIGNAL tmpIO_7__D_net_5 : bit;
SIGNAL tmpIO_7__D_net_4 : bit;
SIGNAL tmpIO_7__D_net_3 : bit;
SIGNAL tmpIO_7__D_net_2 : bit;
SIGNAL tmpIO_7__D_net_1 : bit;
SIGNAL tmpIO_7__D_net_0 : bit;
TERMINAL tmpSIOVREF__D_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__D_net_0 : bit;
SIGNAL Net_325 : bit;
SIGNAL tmpOE__CS_net_3 : bit;
SIGNAL tmpOE__CS_net_2 : bit;
SIGNAL tmpOE__CS_net_1 : bit;
SIGNAL tmpOE__CS_net_0 : bit;
SIGNAL Net_323_3 : bit;
SIGNAL Net_323_2 : bit;
SIGNAL Net_323_1 : bit;
SIGNAL Net_323_0 : bit;
SIGNAL tmpIO_3__CS_net_3 : bit;
SIGNAL tmpIO_3__CS_net_2 : bit;
SIGNAL tmpIO_3__CS_net_1 : bit;
SIGNAL tmpIO_3__CS_net_0 : bit;
TERMINAL tmpSIOVREF__CS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_net_0 : bit;
SIGNAL tmpOE__LCD_WR_net_0 : bit;
SIGNAL Net_303 : bit;
SIGNAL tmpFB_0__LCD_WR_net_0 : bit;
SIGNAL tmpIO_0__LCD_WR_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_WR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_WR_net_0 : bit;
SIGNAL tmpOE__LCD_RD_net_0 : bit;
SIGNAL tmpFB_0__LCD_RD_net_0 : bit;
SIGNAL tmpIO_0__LCD_RD_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_RD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_RD_net_0 : bit;
SIGNAL tmpOE__LCD_RS_net_0 : bit;
SIGNAL Net_148 : bit;
SIGNAL tmpFB_0__LCD_RS_net_0 : bit;
SIGNAL tmpIO_0__LCD_RS_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_RS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_RS_net_0 : bit;
SIGNAL tmpOE__RST_net_0 : bit;
SIGNAL tmpFB_0__RST_net_0 : bit;
SIGNAL tmpIO_0__RST_net_0 : bit;
TERMINAL tmpSIOVREF__RST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RST_net_0 : bit;
SIGNAL \OE:clk\ : bit;
SIGNAL \OE:rst\ : bit;
SIGNAL \OE:control_out_0\ : bit;
SIGNAL Net_339 : bit;
SIGNAL \OE:control_out_1\ : bit;
SIGNAL Net_135 : bit;
SIGNAL \OE:control_out_2\ : bit;
SIGNAL Net_136 : bit;
SIGNAL \OE:control_out_3\ : bit;
SIGNAL Net_138 : bit;
SIGNAL \OE:control_out_4\ : bit;
SIGNAL Net_139 : bit;
SIGNAL \OE:control_out_5\ : bit;
SIGNAL Net_140 : bit;
SIGNAL \OE:control_out_6\ : bit;
SIGNAL Net_141 : bit;
SIGNAL \OE:control_out_7\ : bit;
SIGNAL \OE:control_7\ : bit;
SIGNAL \OE:control_6\ : bit;
SIGNAL \OE:control_5\ : bit;
SIGNAL \OE:control_4\ : bit;
SIGNAL \OE:control_3\ : bit;
SIGNAL \OE:control_2\ : bit;
SIGNAL \OE:control_1\ : bit;
SIGNAL \OE:control_0\ : bit;
SIGNAL Net_428 : bit;
SIGNAL \LCD:f0_empty\ : bit;
SIGNAL Net_369 : bit;
SIGNAL \LCD:f1_empty\ : bit;
SIGNAL Net_154_7 : bit;
SIGNAL Net_154_6 : bit;
SIGNAL Net_154_5 : bit;
SIGNAL Net_154_4 : bit;
SIGNAL Net_154_3 : bit;
SIGNAL Net_154_2 : bit;
SIGNAL Net_154_1 : bit;
SIGNAL Net_154_0 : bit;
SIGNAL \Camera:tmpOE__XCLK_net_0\ : bit;
SIGNAL Net_188 : bit;
SIGNAL \Camera:tmpFB_0__XCLK_net_0\ : bit;
SIGNAL \Camera:tmpIO_0__XCLK_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__XCLK_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__XCLK_net_0\ : bit;
SIGNAL \Camera:Net_115\ : bit;
SIGNAL \Camera:Net_41\ : bit;
SIGNAL \Camera:PixCLK\ : bit;
SIGNAL \Camera:FIFO:parity\ : bit;
SIGNAL \Camera:Net_37\ : bit;
SIGNAL \Camera:FIFO:p_in_7\ : bit;
SIGNAL \Camera:data_7\ : bit;
SIGNAL \Camera:FIFO:p_in_6\ : bit;
SIGNAL \Camera:data_6\ : bit;
SIGNAL \Camera:FIFO:p_in_5\ : bit;
SIGNAL \Camera:data_5\ : bit;
SIGNAL \Camera:FIFO:p_in_4\ : bit;
SIGNAL \Camera:data_4\ : bit;
SIGNAL \Camera:FIFO:p_in_3\ : bit;
SIGNAL \Camera:data_3\ : bit;
SIGNAL \Camera:FIFO:p_in_2\ : bit;
SIGNAL \Camera:data_2\ : bit;
SIGNAL \Camera:FIFO:p_in_1\ : bit;
SIGNAL \Camera:data_1\ : bit;
SIGNAL \Camera:FIFO:p_in_0\ : bit;
SIGNAL \Camera:data_0\ : bit;
SIGNAL \Camera:tmpOE__PCLK_net_0\ : bit;
SIGNAL \Camera:Net_42\ : bit;
SIGNAL \Camera:tmpIO_0__PCLK_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__PCLK_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__PCLK_net_0\ : bit;
SIGNAL \Camera:Net_154_2\ : bit;
SIGNAL \Camera:B:cl0\ : bit;
SIGNAL \Camera:B:cl1\ : bit;
SIGNAL \Camera:B:f0_load\ : bit;
SIGNAL \Camera:phase_1\ : bit;
SIGNAL \Camera:phase_0\ : bit;
SIGNAL \Camera:Net_154_1\ : bit;
SIGNAL \Camera:G:cl0\ : bit;
SIGNAL \Camera:G:cl1\ : bit;
SIGNAL \Camera:G:f0_load\ : bit;
SIGNAL \Camera:tmpOE__VSYNC_net_0\ : bit;
SIGNAL Net_260 : bit;
SIGNAL \Camera:tmpIO_0__VSYNC_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__VSYNC_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__VSYNC_net_0\ : bit;
SIGNAL \Camera:tmpOE__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpFB_0__SIOD_net_0\ : bit;
SIGNAL \Camera:Net_44\ : bit;
TERMINAL \Camera:tmpSIOVREF__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpOE__SIOC_net_0\ : bit;
SIGNAL \Camera:tmpFB_0__SIOC_net_0\ : bit;
SIGNAL \Camera:Net_45\ : bit;
TERMINAL \Camera:tmpSIOVREF__SIOC_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__SIOC_net_0\ : bit;
SIGNAL \Camera:I2C:sda_x_wire\ : bit;
SIGNAL \Camera:I2C:Net_643_1\ : bit;
SIGNAL \Camera:I2C:Net_697\ : bit;
SIGNAL \Camera:I2C:bus_clk\ : bit;
SIGNAL \Camera:I2C:Net_1109_0\ : bit;
SIGNAL \Camera:I2C:Net_1109_1\ : bit;
SIGNAL \Camera:I2C:Net_643_0\ : bit;
SIGNAL \Camera:I2C:Net_643_2\ : bit;
SIGNAL \Camera:I2C:scl_x_wire\ : bit;
SIGNAL \Camera:I2C:Net_969\ : bit;
SIGNAL \Camera:I2C:Net_968\ : bit;
SIGNAL \Camera:I2C:udb_clk\ : bit;
SIGNAL \Camera:Net_102\ : bit;
SIGNAL \Camera:I2C:Net_973\ : bit;
SIGNAL \Camera:Net_103\ : bit;
SIGNAL \Camera:I2C:Net_974\ : bit;
SIGNAL \Camera:I2C:scl_yfb\ : bit;
SIGNAL \Camera:I2C:sda_yfb\ : bit;
SIGNAL \Camera:I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \Camera:I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \Camera:I2C:timeout_clk\ : bit;
SIGNAL \Camera:Net_108\ : bit;
SIGNAL \Camera:I2C:Net_975\ : bit;
SIGNAL \Camera:Net_107\ : bit;
SIGNAL \Camera:Net_106\ : bit;
SIGNAL \Camera:Net_154_0\ : bit;
SIGNAL \Camera:R:cl0\ : bit;
SIGNAL \Camera:R:cl1\ : bit;
SIGNAL \Camera:R:f0_load\ : bit;
SIGNAL \Camera:RowSync_1:phase__1\ : bit;
SIGNAL \Camera:RowSync_1:phase__0\ : bit;
SIGNAL \Camera:RowSync_1:href_\ : bit;
SIGNAL Net_191 : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Camera:Net_323\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_31\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_30\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_29\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_28\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_27\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_26\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_25\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_23\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_22\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_21\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_20\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_19\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_18\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_17\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_15\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_14\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_13\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_12\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_11\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_10\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_9\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_7\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_6\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_5\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_4\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_3\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_1\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_0\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Camera:RowSync_1:MODIN1_1\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Camera:RowSync_1:MODIN1_0\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Camera:Net_154_3\ : bit;
SIGNAL \Camera:M:cl0\ : bit;
SIGNAL \Camera:M:cl1\ : bit;
SIGNAL \Camera:M:f0_load\ : bit;
SIGNAL \Camera:FIFO_Colours:parity\ : bit;
SIGNAL \Camera:sample\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_7\ : bit;
SIGNAL \Camera:Net_154_7\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_6\ : bit;
SIGNAL \Camera:Net_154_6\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_5\ : bit;
SIGNAL \Camera:Net_154_5\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_4\ : bit;
SIGNAL \Camera:Net_154_4\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_3\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_2\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_1\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_0\ : bit;
SIGNAL \Camera:Net_164\ : bit;
SIGNAL \Camera:Net_326\ : bit;
SIGNAL \Camera:Threshold:clk\ : bit;
SIGNAL \Camera:Threshold:rst\ : bit;
SIGNAL \Camera:Net_202\ : bit;
SIGNAL \Camera:Threshold:control_out_0\ : bit;
SIGNAL \Camera:Net_283\ : bit;
SIGNAL \Camera:Threshold:control_out_1\ : bit;
SIGNAL \Camera:Net_284\ : bit;
SIGNAL \Camera:Threshold:control_out_2\ : bit;
SIGNAL \Camera:Net_285\ : bit;
SIGNAL \Camera:Threshold:control_out_3\ : bit;
SIGNAL \Camera:Net_286\ : bit;
SIGNAL \Camera:Threshold:control_out_4\ : bit;
SIGNAL \Camera:Net_287\ : bit;
SIGNAL \Camera:Threshold:control_out_5\ : bit;
SIGNAL \Camera:Net_288\ : bit;
SIGNAL \Camera:Threshold:control_out_6\ : bit;
SIGNAL \Camera:Net_289\ : bit;
SIGNAL \Camera:Threshold:control_out_7\ : bit;
SIGNAL \Camera:Threshold:control_7\ : bit;
SIGNAL \Camera:Threshold:control_6\ : bit;
SIGNAL \Camera:Threshold:control_5\ : bit;
SIGNAL \Camera:Threshold:control_4\ : bit;
SIGNAL \Camera:Threshold:control_3\ : bit;
SIGNAL \Camera:Threshold:control_2\ : bit;
SIGNAL \Camera:Threshold:control_1\ : bit;
SIGNAL \Camera:Threshold:control_0\ : bit;
SIGNAL \Camera:Net_197\ : bit;
SIGNAL tmpOE__HREF_net_0 : bit;
SIGNAL Net_198 : bit;
SIGNAL tmpIO_0__HREF_net_0 : bit;
TERMINAL tmpSIOVREF__HREF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HREF_net_0 : bit;
SIGNAL Net_322_3 : bit;
SIGNAL Net_322_2 : bit;
SIGNAL Net_322_1 : bit;
SIGNAL Net_322_0 : bit;
SIGNAL Net_371 : bit;
SIGNAL \Data_Out:clk\ : bit;
SIGNAL \Data_Out:rst\ : bit;
SIGNAL Net_337_7 : bit;
SIGNAL \Data_Out:control_out_7\ : bit;
SIGNAL Net_337_6 : bit;
SIGNAL \Data_Out:control_out_6\ : bit;
SIGNAL Net_337_5 : bit;
SIGNAL \Data_Out:control_out_5\ : bit;
SIGNAL Net_337_4 : bit;
SIGNAL \Data_Out:control_out_4\ : bit;
SIGNAL Net_337_3 : bit;
SIGNAL \Data_Out:control_out_3\ : bit;
SIGNAL Net_337_2 : bit;
SIGNAL \Data_Out:control_out_2\ : bit;
SIGNAL Net_337_1 : bit;
SIGNAL \Data_Out:control_out_1\ : bit;
SIGNAL Net_337_0 : bit;
SIGNAL \Data_Out:control_out_0\ : bit;
SIGNAL \Data_Out:control_7\ : bit;
SIGNAL \Data_Out:control_6\ : bit;
SIGNAL \Data_Out:control_5\ : bit;
SIGNAL \Data_Out:control_4\ : bit;
SIGNAL \Data_Out:control_3\ : bit;
SIGNAL \Data_Out:control_2\ : bit;
SIGNAL \Data_Out:control_1\ : bit;
SIGNAL \Data_Out:control_0\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_7\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_6\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_5\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_4\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_3\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_2\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_1\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_0\ : bit;
SIGNAL Net_482 : bit;
SIGNAL \Buttons:status_0\ : bit;
SIGNAL Net_400 : bit;
SIGNAL \Buttons:status_1\ : bit;
SIGNAL Net_430 : bit;
SIGNAL \Buttons:status_2\ : bit;
SIGNAL Net_449 : bit;
SIGNAL \Buttons:status_3\ : bit;
SIGNAL \Buttons:status_4\ : bit;
SIGNAL \Buttons:status_5\ : bit;
SIGNAL \Buttons:status_6\ : bit;
SIGNAL \Buttons:status_7\ : bit;
SIGNAL \SW:DAC:Net_83\ : bit;
SIGNAL \SW:DAC:Net_81\ : bit;
SIGNAL \SW:DAC:Net_82\ : bit;
TERMINAL \SW:Net_14\ : bit;
TERMINAL \SW:DAC:Net_77\ : bit;
TERMINAL \SW:Net_16\ : bit;
SIGNAL \SW:clock\ : bit;
SIGNAL \SW:Comparator:Net_1\ : bit;
SIGNAL \SW:Net_34\ : bit;
SIGNAL \SW:Comparator:Net_9\ : bit;
TERMINAL \SW:Net_42\ : bit;
TERMINAL \SW:Net_41\ : bit;
TERMINAL \SW:Net_40\ : bit;
SIGNAL \SW:mux_2\ : bit;
SIGNAL \SW:mux_1\ : bit;
SIGNAL \SW:mux_0\ : bit;
SIGNAL \SW:cydff_1\ : bit;
SIGNAL \SW:cy_dffe_1\ : bit;
SIGNAL \SW:cydff_2\ : bit;
SIGNAL \SW:tmpOE__SW_1_net_0\ : bit;
SIGNAL \SW:tmpFB_0__SW_1_net_0\ : bit;
SIGNAL \SW:tmpIO_0__SW_1_net_0\ : bit;
TERMINAL \SW:tmpSIOVREF__SW_1_net_0\ : bit;
SIGNAL \SW:tmpINTERRUPT_0__SW_1_net_0\ : bit;
SIGNAL \SW:tmpOE__SW_3_net_0\ : bit;
SIGNAL \SW:tmpFB_0__SW_3_net_0\ : bit;
SIGNAL \SW:tmpIO_0__SW_3_net_0\ : bit;
TERMINAL \SW:tmpSIOVREF__SW_3_net_0\ : bit;
SIGNAL \SW:tmpINTERRUPT_0__SW_3_net_0\ : bit;
SIGNAL \SW:tmpOE__SW_2_net_0\ : bit;
SIGNAL \SW:tmpFB_0__SW_2_net_0\ : bit;
SIGNAL \SW:tmpIO_0__SW_2_net_0\ : bit;
TERMINAL \SW:tmpSIOVREF__SW_2_net_0\ : bit;
SIGNAL \SW:tmpINTERRUPT_0__SW_2_net_0\ : bit;
SIGNAL \SW:cy_dffe_2\ : bit;
SIGNAL \SW:cy_dffe_3\ : bit;
SIGNAL \PWM_Pan:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Pan:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_567 : bit;
SIGNAL \PWM_Pan:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Pan:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Pan:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Pan:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Pan:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Pan:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Pan:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Pan:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Pan:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Pan:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Pan:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Pan:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Pan:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Pan:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Pan:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Pan:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Pan:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Pan:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Pan:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Pan:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Pan:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Pan:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Pan:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Pan:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Pan:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Pan:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Pan:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Pan:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Pan:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Pan:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Pan:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Pan:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Pan:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Pan:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Pan:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Pan:PWMUDB:reset\ : bit;
SIGNAL \PWM_Pan:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Pan:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Pan:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Pan:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Pan:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Pan:Net_55\ : bit;
SIGNAL \PWM_Pan:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Pan:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Pan:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Pan:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Pan:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Pan:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Pan:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Pan:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Pan:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Pan:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Pan:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Pan:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Pan:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Pan:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Pan:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Pan:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Pan:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Pan:Net_101\ : bit;
SIGNAL \PWM_Pan:Net_96\ : bit;
SIGNAL Net_666 : bit;
SIGNAL Net_667 : bit;
SIGNAL \PWM_Pan:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_Pan:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_517 : bit;
SIGNAL Net_668 : bit;
SIGNAL Net_665 : bit;
SIGNAL \PWM_Pan:Net_113\ : bit;
SIGNAL \PWM_Pan:Net_107\ : bit;
SIGNAL \PWM_Pan:Net_114\ : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL \PWM_Tilt:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:reset\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Tilt:Net_55\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Tilt:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Tilt:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Tilt:Net_101\ : bit;
SIGNAL \PWM_Tilt:Net_96\ : bit;
SIGNAL Net_678 : bit;
SIGNAL Net_679 : bit;
SIGNAL \PWM_Tilt:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODIN3_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODIN3_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_530 : bit;
SIGNAL Net_680 : bit;
SIGNAL Net_677 : bit;
SIGNAL \PWM_Tilt:Net_113\ : bit;
SIGNAL \PWM_Tilt:Net_107\ : bit;
SIGNAL \PWM_Tilt:Net_114\ : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL \Quad_3:Net_1129\ : bit;
SIGNAL \Quad_3:Cnt16:Net_43\ : bit;
SIGNAL \Quad_3:Net_1275\ : bit;
SIGNAL \Quad_3:Cnt16:Net_49\ : bit;
SIGNAL \Quad_3:Cnt16:Net_82\ : bit;
SIGNAL \Quad_3:Cnt16:Net_89\ : bit;
SIGNAL \Quad_3:Net_1251\ : bit;
SIGNAL \Quad_3:Cnt16:Net_95\ : bit;
SIGNAL \Quad_3:Cnt16:Net_91\ : bit;
SIGNAL \Quad_3:Cnt16:Net_102\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Quad_3:Net_1260\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Quad_3:Net_1264\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Quad_3:Net_1203\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_3:Net_1290\ : bit;
SIGNAL \Quad_3:bQuadDec:sync_clock\ : bit;
SIGNAL Net_769 : bit;
SIGNAL \Quad_3:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Quad_3:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Quad_3:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Quad_3:bQuadDec:A_j\ : bit;
SIGNAL \Quad_3:bQuadDec:A_k\ : bit;
SIGNAL \Quad_3:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_770 : bit;
SIGNAL \Quad_3:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Quad_3:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Quad_3:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Quad_3:bQuadDec:B_j\ : bit;
SIGNAL \Quad_3:bQuadDec:B_k\ : bit;
SIGNAL \Quad_3:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Quad_3:bQuadDec:index_filt\ : bit;
SIGNAL \Quad_3:Net_1232\ : bit;
SIGNAL \Quad_3:bQuadDec:state_2\ : bit;
SIGNAL \Quad_3:bQuadDec:error\ : bit;
SIGNAL \Quad_3:bQuadDec:state_3\ : bit;
SIGNAL \Quad_3:bQuadDec:state_1\ : bit;
SIGNAL \Quad_3:bQuadDec:state_0\ : bit;
SIGNAL \Quad_3:bQuadDec:status_0\ : bit;
SIGNAL \Quad_3:Net_530\ : bit;
SIGNAL \Quad_3:bQuadDec:status_1\ : bit;
SIGNAL \Quad_3:Net_611\ : bit;
SIGNAL \Quad_3:bQuadDec:status_2\ : bit;
SIGNAL \Quad_3:bQuadDec:status_3\ : bit;
SIGNAL \Quad_3:bQuadDec:status_4\ : bit;
SIGNAL \Quad_3:bQuadDec:status_5\ : bit;
SIGNAL \Quad_3:bQuadDec:status_6\ : bit;
SIGNAL Net_773 : bit;
SIGNAL \Quad_3:Net_1151\ : bit;
SIGNAL \Quad_3:Net_1248\ : bit;
SIGNAL \Quad_3:Net_1229\ : bit;
SIGNAL \Quad_3:Net_1272\ : bit;
SIGNAL \Quad_3:Net_1287\ : bit;
SIGNAL tmpOE__SELiftA_net_0 : bit;
SIGNAL tmpIO_0__SELiftA_net_0 : bit;
TERMINAL tmpSIOVREF__SELiftA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SELiftA_net_0 : bit;
SIGNAL \PWM_Claw:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Claw:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Claw:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Claw:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Claw:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Claw:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Claw:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Claw:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Claw:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Claw:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Claw:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Claw:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Claw:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Claw:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Claw:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Claw:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Claw:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Claw:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Claw:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Claw:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Claw:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Claw:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Claw:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Claw:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Claw:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Claw:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Claw:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Claw:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Claw:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Claw:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Claw:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Claw:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Claw:PWMUDB:reset\ : bit;
SIGNAL \PWM_Claw:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Claw:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Claw:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Claw:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Claw:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Claw:Net_55\ : bit;
SIGNAL \PWM_Claw:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Claw:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Claw:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Claw:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Claw:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Claw:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Claw:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Claw:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Claw:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Claw:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Claw:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Claw:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Claw:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Claw:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Claw:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Claw:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Claw:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Claw:Net_101\ : bit;
SIGNAL \PWM_Claw:Net_96\ : bit;
SIGNAL Net_702 : bit;
SIGNAL Net_703 : bit;
SIGNAL \PWM_Claw:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \PWM_Claw:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_556 : bit;
SIGNAL Net_704 : bit;
SIGNAL Net_701 : bit;
SIGNAL \PWM_Claw:Net_113\ : bit;
SIGNAL \PWM_Claw:Net_107\ : bit;
SIGNAL \PWM_Claw:Net_114\ : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL \Quad_1:Net_1129\ : bit;
SIGNAL \Quad_1:Cnt16:Net_43\ : bit;
SIGNAL \Quad_1:Net_1275\ : bit;
SIGNAL \Quad_1:Cnt16:Net_49\ : bit;
SIGNAL \Quad_1:Cnt16:Net_82\ : bit;
SIGNAL \Quad_1:Cnt16:Net_89\ : bit;
SIGNAL \Quad_1:Net_1251\ : bit;
SIGNAL \Quad_1:Cnt16:Net_95\ : bit;
SIGNAL \Quad_1:Cnt16:Net_91\ : bit;
SIGNAL \Quad_1:Cnt16:Net_102\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Quad_1:Net_1260\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Quad_1:Net_1264\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Quad_1:Net_1203\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_1:Net_1290\ : bit;
SIGNAL \Quad_1:bQuadDec:sync_clock\ : bit;
SIGNAL Net_2766 : bit;
SIGNAL \Quad_1:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Quad_1:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Quad_1:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Quad_1:bQuadDec:A_j\ : bit;
SIGNAL \Quad_1:bQuadDec:A_k\ : bit;
SIGNAL \Quad_1:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_2767 : bit;
SIGNAL \Quad_1:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Quad_1:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Quad_1:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Quad_1:bQuadDec:B_j\ : bit;
SIGNAL \Quad_1:bQuadDec:B_k\ : bit;
SIGNAL \Quad_1:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Quad_1:bQuadDec:index_filt\ : bit;
SIGNAL \Quad_1:Net_1232\ : bit;
SIGNAL \Quad_1:bQuadDec:state_2\ : bit;
SIGNAL \Quad_1:bQuadDec:error\ : bit;
SIGNAL \Quad_1:bQuadDec:state_3\ : bit;
SIGNAL \Quad_1:bQuadDec:state_1\ : bit;
SIGNAL \Quad_1:bQuadDec:state_0\ : bit;
SIGNAL \Quad_1:bQuadDec:status_0\ : bit;
SIGNAL \Quad_1:Net_530\ : bit;
SIGNAL \Quad_1:bQuadDec:status_1\ : bit;
SIGNAL \Quad_1:Net_611\ : bit;
SIGNAL \Quad_1:bQuadDec:status_2\ : bit;
SIGNAL \Quad_1:bQuadDec:status_3\ : bit;
SIGNAL \Quad_1:bQuadDec:status_4\ : bit;
SIGNAL \Quad_1:bQuadDec:status_5\ : bit;
SIGNAL \Quad_1:bQuadDec:status_6\ : bit;
SIGNAL Net_2774 : bit;
SIGNAL \Quad_1:Net_1151\ : bit;
SIGNAL \Quad_1:Net_1248\ : bit;
SIGNAL \Quad_1:Net_1229\ : bit;
SIGNAL \Quad_1:Net_1272\ : bit;
SIGNAL \Quad_1:Net_1287\ : bit;
SIGNAL tmpOE__SE1A_net_0 : bit;
SIGNAL tmpIO_0__SE1A_net_0 : bit;
TERMINAL tmpSIOVREF__SE1A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SE1A_net_0 : bit;
SIGNAL tmpOE__SE1B_net_0 : bit;
SIGNAL tmpIO_0__SE1B_net_0 : bit;
TERMINAL tmpSIOVREF__SE1B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SE1B_net_0 : bit;
SIGNAL \Quad_2:Net_1129\ : bit;
SIGNAL \Quad_2:Cnt16:Net_43\ : bit;
SIGNAL \Quad_2:Net_1275\ : bit;
SIGNAL \Quad_2:Cnt16:Net_49\ : bit;
SIGNAL \Quad_2:Cnt16:Net_82\ : bit;
SIGNAL \Quad_2:Cnt16:Net_89\ : bit;
SIGNAL \Quad_2:Net_1251\ : bit;
SIGNAL \Quad_2:Cnt16:Net_95\ : bit;
SIGNAL \Quad_2:Cnt16:Net_91\ : bit;
SIGNAL \Quad_2:Cnt16:Net_102\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Quad_2:Net_1260\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Quad_2:Net_1264\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Quad_2:Net_1203\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Quad_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Quad_2:Net_1290\ : bit;
SIGNAL \Quad_2:bQuadDec:sync_clock\ : bit;
SIGNAL Net_660 : bit;
SIGNAL \Quad_2:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Quad_2:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Quad_2:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Quad_2:bQuadDec:A_j\ : bit;
SIGNAL \Quad_2:bQuadDec:A_k\ : bit;
SIGNAL \Quad_2:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_661 : bit;
SIGNAL \Quad_2:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Quad_2:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Quad_2:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Quad_2:bQuadDec:B_j\ : bit;
SIGNAL \Quad_2:bQuadDec:B_k\ : bit;
SIGNAL \Quad_2:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Quad_2:bQuadDec:index_filt\ : bit;
SIGNAL \Quad_2:Net_1232\ : bit;
SIGNAL \Quad_2:bQuadDec:state_2\ : bit;
SIGNAL \Quad_2:bQuadDec:error\ : bit;
SIGNAL \Quad_2:bQuadDec:state_3\ : bit;
SIGNAL \Quad_2:bQuadDec:state_1\ : bit;
SIGNAL \Quad_2:bQuadDec:state_0\ : bit;
SIGNAL \Quad_2:bQuadDec:status_0\ : bit;
SIGNAL \Quad_2:Net_530\ : bit;
SIGNAL \Quad_2:bQuadDec:status_1\ : bit;
SIGNAL \Quad_2:Net_611\ : bit;
SIGNAL \Quad_2:bQuadDec:status_2\ : bit;
SIGNAL \Quad_2:bQuadDec:status_3\ : bit;
SIGNAL \Quad_2:bQuadDec:status_4\ : bit;
SIGNAL \Quad_2:bQuadDec:status_5\ : bit;
SIGNAL \Quad_2:bQuadDec:status_6\ : bit;
SIGNAL Net_663 : bit;
SIGNAL \Quad_2:Net_1151\ : bit;
SIGNAL \Quad_2:Net_1248\ : bit;
SIGNAL \Quad_2:Net_1229\ : bit;
SIGNAL \Quad_2:Net_1272\ : bit;
SIGNAL \Quad_2:Net_1287\ : bit;
SIGNAL tmpOE__SE2A_net_0 : bit;
SIGNAL tmpIO_0__SE2A_net_0 : bit;
TERMINAL tmpSIOVREF__SE2A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SE2A_net_0 : bit;
SIGNAL tmpOE__SE2B_net_0 : bit;
SIGNAL tmpIO_0__SE2B_net_0 : bit;
TERMINAL tmpSIOVREF__SE2B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SE2B_net_0 : bit;
SIGNAL tmpOE__USTX_net_0 : bit;
SIGNAL tmpFB_0__USTX_net_0 : bit;
SIGNAL tmpIO_0__USTX_net_0 : bit;
TERMINAL tmpSIOVREF__USTX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__USTX_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_12 : bit;
SIGNAL \Timer_1:Net_260\ : bit;
SIGNAL \Timer_1:Net_266\ : bit;
SIGNAL \Timer_1:Net_51\ : bit;
SIGNAL \Timer_1:Net_261\ : bit;
SIGNAL \Timer_1:Net_57\ : bit;
SIGNAL Net_822 : bit;
SIGNAL Net_827 : bit;
SIGNAL \Timer_1:Net_102\ : bit;
SIGNAL tmpOE__USTX2_net_0 : bit;
SIGNAL tmpFB_0__USTX2_net_0 : bit;
SIGNAL tmpIO_0__USTX2_net_0 : bit;
TERMINAL tmpSIOVREF__USTX2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__USTX2_net_0 : bit;
SIGNAL tmpOE__SELiftB_net_0 : bit;
SIGNAL tmpIO_0__SELiftB_net_0 : bit;
TERMINAL tmpSIOVREF__SELiftB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SELiftB_net_0 : bit;
SIGNAL tmpOE__LiftA_net_0 : bit;
SIGNAL tmpFB_0__LiftA_net_0 : bit;
SIGNAL tmpIO_0__LiftA_net_0 : bit;
TERMINAL tmpSIOVREF__LiftA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LiftA_net_0 : bit;
SIGNAL tmpOE__LiftB_net_0 : bit;
SIGNAL tmpFB_0__LiftB_net_0 : bit;
SIGNAL tmpIO_0__LiftB_net_0 : bit;
TERMINAL tmpSIOVREF__LiftB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LiftB_net_0 : bit;
SIGNAL Net_783 : bit;
SIGNAL Net_785 : bit;
SIGNAL \Timer_2:Net_260\ : bit;
SIGNAL \Timer_2:Net_266\ : bit;
SIGNAL \Timer_2:Net_51\ : bit;
SIGNAL \Timer_2:Net_261\ : bit;
SIGNAL \Timer_2:Net_57\ : bit;
SIGNAL Net_794 : bit;
SIGNAL Net_799 : bit;
SIGNAL \Timer_2:Net_102\ : bit;
SIGNAL Net_303D : bit;
SIGNAL \Camera:FIFO:parity\\D\ : bit;
SIGNAL \Camera:RowSync_1:phase__1\\D\ : bit;
SIGNAL \Camera:RowSync_1:phase__0\\D\ : bit;
SIGNAL \Camera:RowSync_1:href_\\D\ : bit;
SIGNAL \Camera:FIFO_Colours:parity\\D\ : bit;
SIGNAL \SW:cydff_1\\D\ : bit;
SIGNAL \SW:cy_dffe_1\\D\ : bit;
SIGNAL \SW:cydff_2\\D\ : bit;
SIGNAL \SW:cy_dffe_2\\D\ : bit;
SIGNAL \SW:cy_dffe_3\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Pan:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Tilt:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Quad_3:Net_1251\\D\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Quad_3:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Quad_3:Net_1203\\D\ : bit;
SIGNAL \Quad_3:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Quad_3:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Quad_3:bQuadDec:state_2\\D\ : bit;
SIGNAL \Quad_3:bQuadDec:state_3\\D\ : bit;
SIGNAL \Quad_3:bQuadDec:state_1\\D\ : bit;
SIGNAL \Quad_3:bQuadDec:state_0\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Claw:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Quad_1:Net_1251\\D\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Quad_1:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Quad_1:Net_1203\\D\ : bit;
SIGNAL \Quad_1:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Quad_1:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Quad_1:bQuadDec:state_2\\D\ : bit;
SIGNAL \Quad_1:bQuadDec:state_3\\D\ : bit;
SIGNAL \Quad_1:bQuadDec:state_1\\D\ : bit;
SIGNAL \Quad_1:bQuadDec:state_0\\D\ : bit;
SIGNAL \Quad_2:Net_1251\\D\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Quad_2:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Quad_2:Net_1203\\D\ : bit;
SIGNAL \Quad_2:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Quad_2:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Quad_2:bQuadDec:state_2\\D\ : bit;
SIGNAL \Quad_2:bQuadDec:state_3\\D\ : bit;
SIGNAL \Quad_2:bQuadDec:state_1\\D\ : bit;
SIGNAL \Quad_2:bQuadDec:state_0\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

Net_303D <= (\LCD:f0_empty\
	OR not Net_303);

\Camera:FIFO:parity\\D\ <= (not Net_198
	OR \Camera:Net_202\
	OR not \Camera:FIFO:parity\
	OR Net_323_0
	OR Net_323_1
	OR Net_323_2
	OR Net_323_3);

\Camera:FIFO:p_in_7\ <= ((not Net_190_7 and \Camera:FIFO:parity\)
	OR (not \Camera:FIFO:parity\ and Net_190_7));

\Camera:Net_154_2\ <= ((not \Camera:B:cl0\ and \Camera:B:cl1\));

\Camera:B:f0_load\ <= ((not \Camera:phase_1\ and not \Camera:phase_0\));

\Camera:Net_154_1\ <= ((\Camera:G:cl0\ and \Camera:G:cl1\));

\Camera:Net_154_0\ <= ((not \Camera:R:cl1\ and \Camera:R:cl0\));

\Camera:RowSync_1:phase__1\\D\ <= ((not \Camera:phase_0\ and not Net_198 and \Camera:phase_1\)
	OR (not \Camera:phase_1\ and not Net_198 and \Camera:phase_0\)
	OR (not \Camera:phase_0\ and \Camera:phase_1\ and \Camera:RowSync_1:href_\)
	OR (not \Camera:phase_1\ and \Camera:phase_0\ and \Camera:RowSync_1:href_\)
	OR (not \Camera:phase_0\ and Net_323_0 and \Camera:phase_1\)
	OR (not \Camera:phase_0\ and Net_323_1 and \Camera:phase_1\)
	OR (not \Camera:phase_0\ and Net_323_2 and \Camera:phase_1\)
	OR (not \Camera:phase_0\ and Net_323_3 and \Camera:phase_1\)
	OR (not \Camera:phase_1\ and Net_323_0 and \Camera:phase_0\)
	OR (not \Camera:phase_1\ and Net_323_1 and \Camera:phase_0\)
	OR (not \Camera:phase_1\ and Net_323_2 and \Camera:phase_0\)
	OR (not \Camera:phase_1\ and Net_323_3 and \Camera:phase_0\));

\Camera:RowSync_1:phase__0\\D\ <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and not \Camera:RowSync_1:href_\ and Net_198)
	OR not \Camera:phase_0\);

\Camera:Net_154_3\ <= ((not \Camera:M:cl0\ and not \Camera:M:cl1\));

\Camera:FIFO_Colours:parity\\D\ <= (not Net_198
	OR not \Camera:Net_202\
	OR not \Camera:FIFO_Colours:parity\
	OR not \Camera:phase_0\
	OR not \Camera:phase_1\
	OR Net_323_0
	OR Net_323_1
	OR Net_323_2
	OR Net_323_3);

\Camera:Net_37\ <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and not \Camera:Net_202\ and Net_198));

\Camera:sample\ <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and \Camera:phase_1\ and \Camera:phase_0\ and \Camera:Net_202\ and Net_198));

Net_191 <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and Net_198));

Net_361_7 <= ((Net_339 and Net_337_7)
	OR (not Net_339 and Net_154_7));

Net_361_6 <= ((Net_339 and Net_337_6)
	OR (not Net_339 and Net_154_6));

Net_361_5 <= ((Net_339 and Net_337_5)
	OR (not Net_339 and Net_154_5));

Net_361_4 <= ((Net_339 and Net_337_4)
	OR (not Net_339 and Net_154_4));

Net_361_3 <= ((Net_339 and Net_337_3)
	OR (not Net_339 and Net_154_3));

Net_361_2 <= ((Net_339 and Net_337_2)
	OR (not Net_339 and Net_154_2));

Net_361_1 <= ((Net_339 and Net_337_1)
	OR (not Net_339 and Net_154_1));

Net_361_0 <= ((Net_339 and Net_337_0)
	OR (not Net_339 and Net_154_0));

\SW:cy_dffe_1\\D\ <= ((not \SW:mux_2\ and Net_400)
	OR (\SW:Net_34\ and \SW:mux_2\));

\SW:cy_dffe_2\\D\ <= ((not \SW:mux_2\ and not \SW:mux_1\ and \SW:Net_34\)
	OR (Net_430 and \SW:mux_1\)
	OR (Net_430 and \SW:mux_2\));

\SW:cy_dffe_3\\D\ <= ((not \SW:mux_1\ and Net_449)
	OR (\SW:Net_34\ and \SW:mux_1\));

\SW:mux_0\ <= ((not \SW:mux_2\ and not \SW:mux_1\));

\PWM_Pan:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Pan:PWMUDB:tc_i\);

\PWM_Pan:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Pan:PWMUDB:dith_count_1\ and \PWM_Pan:PWMUDB:tc_i\ and \PWM_Pan:PWMUDB:dith_count_0\)
	OR (not \PWM_Pan:PWMUDB:dith_count_0\ and \PWM_Pan:PWMUDB:dith_count_1\)
	OR (not \PWM_Pan:PWMUDB:tc_i\ and \PWM_Pan:PWMUDB:dith_count_1\));

\PWM_Pan:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Pan:PWMUDB:dith_count_0\ and \PWM_Pan:PWMUDB:tc_i\)
	OR (not \PWM_Pan:PWMUDB:tc_i\ and \PWM_Pan:PWMUDB:dith_count_0\));

\PWM_Pan:PWMUDB:cmp1_status\ <= ((not \PWM_Pan:PWMUDB:prevCompare1\ and \PWM_Pan:PWMUDB:cmp1_less\));

\PWM_Pan:PWMUDB:status_2\ <= ((\PWM_Pan:PWMUDB:runmode_enable\ and \PWM_Pan:PWMUDB:tc_i\));

\PWM_Pan:PWMUDB:pwm_i\ <= ((\PWM_Pan:PWMUDB:runmode_enable\ and \PWM_Pan:PWMUDB:cmp1_less\));

\PWM_Tilt:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Tilt:PWMUDB:tc_i\);

\PWM_Tilt:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Tilt:PWMUDB:dith_count_1\ and \PWM_Tilt:PWMUDB:tc_i\ and \PWM_Tilt:PWMUDB:dith_count_0\)
	OR (not \PWM_Tilt:PWMUDB:dith_count_0\ and \PWM_Tilt:PWMUDB:dith_count_1\)
	OR (not \PWM_Tilt:PWMUDB:tc_i\ and \PWM_Tilt:PWMUDB:dith_count_1\));

\PWM_Tilt:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Tilt:PWMUDB:dith_count_0\ and \PWM_Tilt:PWMUDB:tc_i\)
	OR (not \PWM_Tilt:PWMUDB:tc_i\ and \PWM_Tilt:PWMUDB:dith_count_0\));

\PWM_Tilt:PWMUDB:cmp1_status\ <= ((not \PWM_Tilt:PWMUDB:prevCompare1\ and \PWM_Tilt:PWMUDB:cmp1_less\));

\PWM_Tilt:PWMUDB:status_2\ <= ((\PWM_Tilt:PWMUDB:runmode_enable\ and \PWM_Tilt:PWMUDB:tc_i\));

\PWM_Tilt:PWMUDB:pwm_i\ <= ((\PWM_Tilt:PWMUDB:runmode_enable\ and \PWM_Tilt:PWMUDB:cmp1_less\));

\Quad_3:Cnt16:CounterUDB:reload\ <= (\Quad_3:Cnt16:CounterUDB:overflow\
	OR \Quad_3:Cnt16:CounterUDB:status_1\
	OR \Quad_3:Net_1260\);

\Quad_3:Cnt16:CounterUDB:status_0\ <= ((not \Quad_3:Cnt16:CounterUDB:prevCompare\ and \Quad_3:Cnt16:CounterUDB:cmp_out_i\));

\Quad_3:Cnt16:CounterUDB:status_2\ <= ((not \Quad_3:Cnt16:CounterUDB:overflow_reg_i\ and \Quad_3:Cnt16:CounterUDB:overflow\));

\Quad_3:Cnt16:CounterUDB:status_3\ <= ((not \Quad_3:Cnt16:CounterUDB:underflow_reg_i\ and \Quad_3:Cnt16:CounterUDB:status_1\));

\Quad_3:Cnt16:CounterUDB:count_enable\ <= ((not \Quad_3:Cnt16:CounterUDB:count_stored_i\ and \Quad_3:Cnt16:CounterUDB:control_7\ and \Quad_3:Net_1203\));

\Quad_3:Cnt16:CounterUDB:reload_tc\ <= (\Quad_3:Cnt16:CounterUDB:status_1\
	OR \Quad_3:Cnt16:CounterUDB:overflow\);

\Quad_3:bQuadDec:quad_A_filt\\D\ <= ((\Quad_3:bQuadDec:quad_A_delayed_0\ and \Quad_3:bQuadDec:quad_A_delayed_1\ and \Quad_3:bQuadDec:quad_A_delayed_2\)
	OR (\Quad_3:bQuadDec:quad_A_delayed_2\ and \Quad_3:bQuadDec:quad_A_filt\)
	OR (\Quad_3:bQuadDec:quad_A_delayed_1\ and \Quad_3:bQuadDec:quad_A_filt\)
	OR (\Quad_3:bQuadDec:quad_A_delayed_0\ and \Quad_3:bQuadDec:quad_A_filt\));

\Quad_3:bQuadDec:quad_B_filt\\D\ <= ((\Quad_3:bQuadDec:quad_B_delayed_0\ and \Quad_3:bQuadDec:quad_B_delayed_1\ and \Quad_3:bQuadDec:quad_B_delayed_2\)
	OR (\Quad_3:bQuadDec:quad_B_delayed_2\ and \Quad_3:bQuadDec:quad_B_filt\)
	OR (\Quad_3:bQuadDec:quad_B_delayed_1\ and \Quad_3:bQuadDec:quad_B_filt\)
	OR (\Quad_3:bQuadDec:quad_B_delayed_0\ and \Quad_3:bQuadDec:quad_B_filt\));

\Quad_3:bQuadDec:state_3\\D\ <= ((not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:quad_A_filt\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:bQuadDec:quad_B_filt\ and \Quad_3:bQuadDec:state_1\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:quad_B_filt\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_1\ and \Quad_3:bQuadDec:quad_A_filt\ and \Quad_3:bQuadDec:state_0\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:quad_A_filt\ and not \Quad_3:bQuadDec:quad_B_filt\ and not \Quad_3:bQuadDec:error\ and \Quad_3:bQuadDec:state_1\ and \Quad_3:bQuadDec:state_0\)
	OR (not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_1\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:bQuadDec:quad_A_filt\ and \Quad_3:bQuadDec:quad_B_filt\));

\Quad_3:bQuadDec:state_2\\D\ <= ((\Quad_3:bQuadDec:error\ and \Quad_3:bQuadDec:state_0\)
	OR (\Quad_3:Net_1260\ and \Quad_3:bQuadDec:state_0\)
	OR (\Quad_3:bQuadDec:error\ and \Quad_3:bQuadDec:state_1\)
	OR (\Quad_3:Net_1260\ and \Quad_3:bQuadDec:state_1\)
	OR (\Quad_3:Net_1260\ and \Quad_3:bQuadDec:error\));

\Quad_3:bQuadDec:state_1\\D\ <= ((not \Quad_3:bQuadDec:quad_B_filt\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_1\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:bQuadDec:quad_A_filt\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:state_1\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:bQuadDec:quad_A_filt\ and \Quad_3:bQuadDec:error\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:error\ and \Quad_3:bQuadDec:quad_A_filt\ and \Quad_3:bQuadDec:quad_B_filt\ and \Quad_3:bQuadDec:state_0\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:error\ and \Quad_3:bQuadDec:quad_A_filt\ and \Quad_3:bQuadDec:state_1\));

\Quad_3:bQuadDec:state_0\\D\ <= ((not \Quad_3:bQuadDec:quad_A_filt\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_1\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:bQuadDec:quad_B_filt\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:state_1\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:bQuadDec:quad_B_filt\ and \Quad_3:bQuadDec:error\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:error\ and \Quad_3:bQuadDec:quad_A_filt\ and \Quad_3:bQuadDec:quad_B_filt\ and \Quad_3:bQuadDec:state_1\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:error\ and \Quad_3:bQuadDec:quad_B_filt\ and \Quad_3:bQuadDec:state_0\));

\Quad_3:Net_1251\\D\ <= ((not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:quad_B_filt\ and not \Quad_3:bQuadDec:error\ and \Quad_3:bQuadDec:quad_A_filt\ and \Quad_3:bQuadDec:state_1\ and \Quad_3:bQuadDec:state_0\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:quad_A_filt\ and not \Quad_3:bQuadDec:quad_B_filt\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:bQuadDec:state_1\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_1\ and \Quad_3:bQuadDec:quad_A_filt\ and \Quad_3:bQuadDec:quad_B_filt\ and \Quad_3:bQuadDec:state_0\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:state_1\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:Net_1251\ and \Quad_3:bQuadDec:error\)
	OR (not \Quad_3:bQuadDec:quad_A_filt\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_1\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:bQuadDec:quad_B_filt\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:error\ and \Quad_3:Net_1251\ and \Quad_3:bQuadDec:quad_A_filt\ and \Quad_3:bQuadDec:state_0\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:quad_B_filt\ and not \Quad_3:bQuadDec:error\ and \Quad_3:Net_1251\ and \Quad_3:bQuadDec:state_1\)
	OR (not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_1\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:Net_1251\ and \Quad_3:bQuadDec:quad_B_filt\)
	OR (not \Quad_3:bQuadDec:quad_A_filt\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_1\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:Net_1251\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:quad_A_filt\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:Net_1251\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_1\ and \Quad_3:Net_1251\ and \Quad_3:bQuadDec:quad_B_filt\));

\Quad_3:Net_1203\\D\ <= ((not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:quad_A_filt\ and not \Quad_3:bQuadDec:quad_B_filt\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_1\ and \Quad_3:bQuadDec:state_0\)
	OR (not \Quad_3:Net_1260\ and not \Quad_3:bQuadDec:state_1\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:Net_1203\ and \Quad_3:bQuadDec:error\)
	OR (not \Quad_3:bQuadDec:quad_A_filt\ and not \Quad_3:bQuadDec:error\ and not \Quad_3:bQuadDec:state_1\ and not \Quad_3:bQuadDec:state_0\ and \Quad_3:bQuadDec:quad_B_filt\));

\Quad_3:Net_530\ <= ((not \Quad_3:Net_1264\ and \Quad_3:Net_1275\ and \Quad_3:Net_1251\));

\Quad_3:Net_611\ <= ((not \Quad_3:Net_1251\ and not \Quad_3:Net_1264\ and \Quad_3:Net_1275\));

\PWM_Claw:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Claw:PWMUDB:tc_i\);

\PWM_Claw:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Claw:PWMUDB:dith_count_1\ and \PWM_Claw:PWMUDB:tc_i\ and \PWM_Claw:PWMUDB:dith_count_0\)
	OR (not \PWM_Claw:PWMUDB:dith_count_0\ and \PWM_Claw:PWMUDB:dith_count_1\)
	OR (not \PWM_Claw:PWMUDB:tc_i\ and \PWM_Claw:PWMUDB:dith_count_1\));

\PWM_Claw:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Claw:PWMUDB:dith_count_0\ and \PWM_Claw:PWMUDB:tc_i\)
	OR (not \PWM_Claw:PWMUDB:tc_i\ and \PWM_Claw:PWMUDB:dith_count_0\));

\PWM_Claw:PWMUDB:cmp1_status\ <= ((not \PWM_Claw:PWMUDB:prevCompare1\ and \PWM_Claw:PWMUDB:cmp1_less\));

\PWM_Claw:PWMUDB:status_2\ <= ((\PWM_Claw:PWMUDB:runmode_enable\ and \PWM_Claw:PWMUDB:tc_i\));

\PWM_Claw:PWMUDB:pwm_i\ <= ((\PWM_Claw:PWMUDB:runmode_enable\ and \PWM_Claw:PWMUDB:cmp1_less\));

\Quad_1:Cnt16:CounterUDB:reload\ <= (\Quad_1:Cnt16:CounterUDB:overflow\
	OR \Quad_1:Cnt16:CounterUDB:status_1\
	OR \Quad_1:Net_1260\);

\Quad_1:Cnt16:CounterUDB:status_0\ <= ((not \Quad_1:Cnt16:CounterUDB:prevCompare\ and \Quad_1:Cnt16:CounterUDB:cmp_out_i\));

\Quad_1:Cnt16:CounterUDB:status_2\ <= ((not \Quad_1:Cnt16:CounterUDB:overflow_reg_i\ and \Quad_1:Cnt16:CounterUDB:overflow\));

\Quad_1:Cnt16:CounterUDB:status_3\ <= ((not \Quad_1:Cnt16:CounterUDB:underflow_reg_i\ and \Quad_1:Cnt16:CounterUDB:status_1\));

\Quad_1:Cnt16:CounterUDB:count_enable\ <= ((not \Quad_1:Cnt16:CounterUDB:count_stored_i\ and \Quad_1:Cnt16:CounterUDB:control_7\ and \Quad_1:Net_1203\));

\Quad_1:Cnt16:CounterUDB:reload_tc\ <= (\Quad_1:Cnt16:CounterUDB:status_1\
	OR \Quad_1:Cnt16:CounterUDB:overflow\);

\Quad_1:bQuadDec:quad_A_filt\\D\ <= ((\Quad_1:bQuadDec:quad_A_delayed_0\ and \Quad_1:bQuadDec:quad_A_delayed_1\ and \Quad_1:bQuadDec:quad_A_delayed_2\)
	OR (\Quad_1:bQuadDec:quad_A_delayed_2\ and \Quad_1:bQuadDec:quad_A_filt\)
	OR (\Quad_1:bQuadDec:quad_A_delayed_1\ and \Quad_1:bQuadDec:quad_A_filt\)
	OR (\Quad_1:bQuadDec:quad_A_delayed_0\ and \Quad_1:bQuadDec:quad_A_filt\));

\Quad_1:bQuadDec:quad_B_filt\\D\ <= ((\Quad_1:bQuadDec:quad_B_delayed_0\ and \Quad_1:bQuadDec:quad_B_delayed_1\ and \Quad_1:bQuadDec:quad_B_delayed_2\)
	OR (\Quad_1:bQuadDec:quad_B_delayed_2\ and \Quad_1:bQuadDec:quad_B_filt\)
	OR (\Quad_1:bQuadDec:quad_B_delayed_1\ and \Quad_1:bQuadDec:quad_B_filt\)
	OR (\Quad_1:bQuadDec:quad_B_delayed_0\ and \Quad_1:bQuadDec:quad_B_filt\));

\Quad_1:bQuadDec:state_3\\D\ <= ((not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:quad_A_filt\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:bQuadDec:quad_B_filt\ and \Quad_1:bQuadDec:state_1\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:quad_B_filt\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_1\ and \Quad_1:bQuadDec:quad_A_filt\ and \Quad_1:bQuadDec:state_0\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:quad_A_filt\ and not \Quad_1:bQuadDec:quad_B_filt\ and not \Quad_1:bQuadDec:error\ and \Quad_1:bQuadDec:state_1\ and \Quad_1:bQuadDec:state_0\)
	OR (not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_1\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:bQuadDec:quad_A_filt\ and \Quad_1:bQuadDec:quad_B_filt\));

\Quad_1:bQuadDec:state_2\\D\ <= ((\Quad_1:bQuadDec:error\ and \Quad_1:bQuadDec:state_0\)
	OR (\Quad_1:Net_1260\ and \Quad_1:bQuadDec:state_0\)
	OR (\Quad_1:bQuadDec:error\ and \Quad_1:bQuadDec:state_1\)
	OR (\Quad_1:Net_1260\ and \Quad_1:bQuadDec:state_1\)
	OR (\Quad_1:Net_1260\ and \Quad_1:bQuadDec:error\));

\Quad_1:bQuadDec:state_1\\D\ <= ((not \Quad_1:bQuadDec:quad_B_filt\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_1\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:bQuadDec:quad_A_filt\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:state_1\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:bQuadDec:quad_A_filt\ and \Quad_1:bQuadDec:error\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:error\ and \Quad_1:bQuadDec:quad_A_filt\ and \Quad_1:bQuadDec:quad_B_filt\ and \Quad_1:bQuadDec:state_0\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:error\ and \Quad_1:bQuadDec:quad_A_filt\ and \Quad_1:bQuadDec:state_1\));

\Quad_1:bQuadDec:state_0\\D\ <= ((not \Quad_1:bQuadDec:quad_A_filt\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_1\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:bQuadDec:quad_B_filt\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:state_1\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:bQuadDec:quad_B_filt\ and \Quad_1:bQuadDec:error\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:error\ and \Quad_1:bQuadDec:quad_A_filt\ and \Quad_1:bQuadDec:quad_B_filt\ and \Quad_1:bQuadDec:state_1\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:error\ and \Quad_1:bQuadDec:quad_B_filt\ and \Quad_1:bQuadDec:state_0\));

\Quad_1:Net_1251\\D\ <= ((not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:quad_B_filt\ and not \Quad_1:bQuadDec:error\ and \Quad_1:bQuadDec:quad_A_filt\ and \Quad_1:bQuadDec:state_1\ and \Quad_1:bQuadDec:state_0\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:quad_A_filt\ and not \Quad_1:bQuadDec:quad_B_filt\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:bQuadDec:state_1\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_1\ and \Quad_1:bQuadDec:quad_A_filt\ and \Quad_1:bQuadDec:quad_B_filt\ and \Quad_1:bQuadDec:state_0\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:state_1\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:Net_1251\ and \Quad_1:bQuadDec:error\)
	OR (not \Quad_1:bQuadDec:quad_A_filt\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_1\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:bQuadDec:quad_B_filt\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:error\ and \Quad_1:Net_1251\ and \Quad_1:bQuadDec:quad_A_filt\ and \Quad_1:bQuadDec:state_0\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:quad_B_filt\ and not \Quad_1:bQuadDec:error\ and \Quad_1:Net_1251\ and \Quad_1:bQuadDec:state_1\)
	OR (not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_1\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:Net_1251\ and \Quad_1:bQuadDec:quad_B_filt\)
	OR (not \Quad_1:bQuadDec:quad_A_filt\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_1\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:Net_1251\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:quad_A_filt\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:Net_1251\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_1\ and \Quad_1:Net_1251\ and \Quad_1:bQuadDec:quad_B_filt\));

\Quad_1:Net_1203\\D\ <= ((not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:quad_A_filt\ and not \Quad_1:bQuadDec:quad_B_filt\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_1\ and \Quad_1:bQuadDec:state_0\)
	OR (not \Quad_1:Net_1260\ and not \Quad_1:bQuadDec:state_1\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:Net_1203\ and \Quad_1:bQuadDec:error\)
	OR (not \Quad_1:bQuadDec:quad_A_filt\ and not \Quad_1:bQuadDec:error\ and not \Quad_1:bQuadDec:state_1\ and not \Quad_1:bQuadDec:state_0\ and \Quad_1:bQuadDec:quad_B_filt\));

\Quad_1:Net_530\ <= ((not \Quad_1:Net_1264\ and \Quad_1:Net_1275\ and \Quad_1:Net_1251\));

\Quad_1:Net_611\ <= ((not \Quad_1:Net_1251\ and not \Quad_1:Net_1264\ and \Quad_1:Net_1275\));

\Quad_2:Cnt16:CounterUDB:reload\ <= (\Quad_2:Cnt16:CounterUDB:overflow\
	OR \Quad_2:Cnt16:CounterUDB:status_1\
	OR \Quad_2:Net_1260\);

\Quad_2:Cnt16:CounterUDB:status_0\ <= ((not \Quad_2:Cnt16:CounterUDB:prevCompare\ and \Quad_2:Cnt16:CounterUDB:cmp_out_i\));

\Quad_2:Cnt16:CounterUDB:status_2\ <= ((not \Quad_2:Cnt16:CounterUDB:overflow_reg_i\ and \Quad_2:Cnt16:CounterUDB:overflow\));

\Quad_2:Cnt16:CounterUDB:status_3\ <= ((not \Quad_2:Cnt16:CounterUDB:underflow_reg_i\ and \Quad_2:Cnt16:CounterUDB:status_1\));

\Quad_2:Cnt16:CounterUDB:count_enable\ <= ((not \Quad_2:Cnt16:CounterUDB:count_stored_i\ and \Quad_2:Cnt16:CounterUDB:control_7\ and \Quad_2:Net_1203\));

\Quad_2:Cnt16:CounterUDB:reload_tc\ <= (\Quad_2:Cnt16:CounterUDB:status_1\
	OR \Quad_2:Cnt16:CounterUDB:overflow\);

\Quad_2:bQuadDec:quad_A_filt\\D\ <= ((\Quad_2:bQuadDec:quad_A_delayed_0\ and \Quad_2:bQuadDec:quad_A_delayed_1\ and \Quad_2:bQuadDec:quad_A_delayed_2\)
	OR (\Quad_2:bQuadDec:quad_A_delayed_2\ and \Quad_2:bQuadDec:quad_A_filt\)
	OR (\Quad_2:bQuadDec:quad_A_delayed_1\ and \Quad_2:bQuadDec:quad_A_filt\)
	OR (\Quad_2:bQuadDec:quad_A_delayed_0\ and \Quad_2:bQuadDec:quad_A_filt\));

\Quad_2:bQuadDec:quad_B_filt\\D\ <= ((\Quad_2:bQuadDec:quad_B_delayed_0\ and \Quad_2:bQuadDec:quad_B_delayed_1\ and \Quad_2:bQuadDec:quad_B_delayed_2\)
	OR (\Quad_2:bQuadDec:quad_B_delayed_2\ and \Quad_2:bQuadDec:quad_B_filt\)
	OR (\Quad_2:bQuadDec:quad_B_delayed_1\ and \Quad_2:bQuadDec:quad_B_filt\)
	OR (\Quad_2:bQuadDec:quad_B_delayed_0\ and \Quad_2:bQuadDec:quad_B_filt\));

\Quad_2:bQuadDec:state_3\\D\ <= ((not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:quad_A_filt\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:bQuadDec:quad_B_filt\ and \Quad_2:bQuadDec:state_1\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:quad_B_filt\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_1\ and \Quad_2:bQuadDec:quad_A_filt\ and \Quad_2:bQuadDec:state_0\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:quad_A_filt\ and not \Quad_2:bQuadDec:quad_B_filt\ and not \Quad_2:bQuadDec:error\ and \Quad_2:bQuadDec:state_1\ and \Quad_2:bQuadDec:state_0\)
	OR (not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_1\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:bQuadDec:quad_A_filt\ and \Quad_2:bQuadDec:quad_B_filt\));

\Quad_2:bQuadDec:state_2\\D\ <= ((\Quad_2:bQuadDec:error\ and \Quad_2:bQuadDec:state_0\)
	OR (\Quad_2:Net_1260\ and \Quad_2:bQuadDec:state_0\)
	OR (\Quad_2:bQuadDec:error\ and \Quad_2:bQuadDec:state_1\)
	OR (\Quad_2:Net_1260\ and \Quad_2:bQuadDec:state_1\)
	OR (\Quad_2:Net_1260\ and \Quad_2:bQuadDec:error\));

\Quad_2:bQuadDec:state_1\\D\ <= ((not \Quad_2:bQuadDec:quad_B_filt\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_1\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:bQuadDec:quad_A_filt\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:state_1\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:bQuadDec:quad_A_filt\ and \Quad_2:bQuadDec:error\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:error\ and \Quad_2:bQuadDec:quad_A_filt\ and \Quad_2:bQuadDec:quad_B_filt\ and \Quad_2:bQuadDec:state_0\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:error\ and \Quad_2:bQuadDec:quad_A_filt\ and \Quad_2:bQuadDec:state_1\));

\Quad_2:bQuadDec:state_0\\D\ <= ((not \Quad_2:bQuadDec:quad_A_filt\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_1\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:bQuadDec:quad_B_filt\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:state_1\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:bQuadDec:quad_B_filt\ and \Quad_2:bQuadDec:error\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:error\ and \Quad_2:bQuadDec:quad_A_filt\ and \Quad_2:bQuadDec:quad_B_filt\ and \Quad_2:bQuadDec:state_1\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:error\ and \Quad_2:bQuadDec:quad_B_filt\ and \Quad_2:bQuadDec:state_0\));

\Quad_2:Net_1251\\D\ <= ((not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:quad_B_filt\ and not \Quad_2:bQuadDec:error\ and \Quad_2:bQuadDec:quad_A_filt\ and \Quad_2:bQuadDec:state_1\ and \Quad_2:bQuadDec:state_0\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:quad_A_filt\ and not \Quad_2:bQuadDec:quad_B_filt\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:bQuadDec:state_1\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_1\ and \Quad_2:bQuadDec:quad_A_filt\ and \Quad_2:bQuadDec:quad_B_filt\ and \Quad_2:bQuadDec:state_0\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:state_1\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:Net_1251\ and \Quad_2:bQuadDec:error\)
	OR (not \Quad_2:bQuadDec:quad_A_filt\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_1\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:bQuadDec:quad_B_filt\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:error\ and \Quad_2:Net_1251\ and \Quad_2:bQuadDec:quad_A_filt\ and \Quad_2:bQuadDec:state_0\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:quad_B_filt\ and not \Quad_2:bQuadDec:error\ and \Quad_2:Net_1251\ and \Quad_2:bQuadDec:state_1\)
	OR (not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_1\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:Net_1251\ and \Quad_2:bQuadDec:quad_B_filt\)
	OR (not \Quad_2:bQuadDec:quad_A_filt\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_1\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:Net_1251\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:quad_A_filt\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:Net_1251\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_1\ and \Quad_2:Net_1251\ and \Quad_2:bQuadDec:quad_B_filt\));

\Quad_2:Net_1203\\D\ <= ((not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:quad_A_filt\ and not \Quad_2:bQuadDec:quad_B_filt\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_1\ and \Quad_2:bQuadDec:state_0\)
	OR (not \Quad_2:Net_1260\ and not \Quad_2:bQuadDec:state_1\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:Net_1203\ and \Quad_2:bQuadDec:error\)
	OR (not \Quad_2:bQuadDec:quad_A_filt\ and not \Quad_2:bQuadDec:error\ and not \Quad_2:bQuadDec:state_1\ and not \Quad_2:bQuadDec:state_0\ and \Quad_2:bQuadDec:quad_B_filt\));

\Quad_2:Net_530\ <= ((not \Quad_2:Net_1264\ and \Quad_2:Net_1275\ and \Quad_2:Net_1251\));

\Quad_2:Net_611\ <= ((not \Quad_2:Net_1251\ and not \Quad_2:Net_1264\ and \Quad_2:Net_1275\));

D:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"110110110110110110110110",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00000000",
		input_sync=>"00000000",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"11111111",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"11111111",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"BBBBBBBB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0101010101010101",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(tmpOE__D_net_7, tmpOE__D_net_7, tmpOE__D_net_7, tmpOE__D_net_7,
			tmpOE__D_net_7, tmpOE__D_net_7, tmpOE__D_net_7, tmpOE__D_net_7),
		y=>(Net_361_7, Net_361_6, Net_361_5, Net_361_4,
			Net_361_3, Net_361_2, Net_361_1, Net_361_0),
		fb=>(Net_190_7, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(tmpIO_7__D_net_7, tmpIO_7__D_net_6, tmpIO_7__D_net_5, tmpIO_7__D_net_4,
			tmpIO_7__D_net_3, tmpIO_7__D_net_2, tmpIO_7__D_net_1, tmpIO_7__D_net_0),
		siovref=>(tmpSIOVREF__D_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D_net_0);
CS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110110110110",
		ibuf_enabled=>"1111",
		init_dr_st=>"0001",
		input_sync=>"0000",
		input_clk_en=>'0',
		input_sync_mode=>"0000",
		intr_mode=>"00000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000",
		output_sync=>"0000",
		output_clk_en=>'0',
		output_mode=>"0000",
		output_reset=>'0',
		output_clock_mode=>"0000",
		oe_sync=>"0000",
		oe_conn=>"0000",
		oe_reset=>'0',
		pin_aliases=>",,,",
		pin_mode=>"BBBB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010",
		width=>4,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000",
		ovt_slew_control=>"00000000",
		ovt_hyst_trim=>"0000",
		input_buffer_sel=>"00000000")
	PORT MAP(oe=>(one, one, one, one),
		y=>(zero, zero, zero, zero),
		fb=>(Net_323_3, Net_323_2, Net_323_1, Net_323_0),
		analog=>(open, open, open, open),
		io=>(tmpIO_3__CS_net_3, tmpIO_3__CS_net_2, tmpIO_3__CS_net_1, tmpIO_3__CS_net_0),
		siovref=>(tmpSIOVREF__CS_net_0),
		annotation=>(open, open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_net_0);
LCD_WR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d056a8ac-75e0-40f6-8f45-8c3adde6c17b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_303,
		fb=>(tmpFB_0__LCD_WR_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_WR_net_0),
		siovref=>(tmpSIOVREF__LCD_WR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_WR_net_0);
LCD_RD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"563de919-ee64-4651-b01f-95032971f2eb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LCD_RD_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_RD_net_0),
		siovref=>(tmpSIOVREF__LCD_RD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_RD_net_0);
LCD_RS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d0ee1b8-a86e-45a6-adfa-cfe717069096",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_148,
		fb=>(tmpFB_0__LCD_RS_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_RS_net_0),
		siovref=>(tmpSIOVREF__LCD_RS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_RS_net_0);
RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d0318d52-ac93-41a6-9803-868d514909b7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__RST_net_0),
		analog=>(open),
		io=>(tmpIO_0__RST_net_0),
		siovref=>(tmpSIOVREF__RST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RST_net_0);
\OE:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\OE:control_7\, \OE:control_6\, \OE:control_5\, \OE:control_4\,
			\OE:control_3\, \OE:control_2\, Net_339, tmpOE__D_net_7));
\LCD:FIFO_Status\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(zero, zero, zero, zero,
			zero, zero, \LCD:f0_empty\, Net_369));
\LCD:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001111000000000000001000000000000000100000000000000010000000000000111000000000000000100000000000000010000011111111000000001111111111111111000000000000000000000000000000000000000000000001",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_428,
		cs_addr=>(\LCD:f1_empty\, \LCD:f0_empty\, Net_303),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>Net_148,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_369,
		f0_blk_stat=>\LCD:f0_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>\LCD:f1_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(Net_154_7, Net_154_6, Net_154_5, Net_154_4,
			Net_154_3, Net_154_2, Net_154_1, Net_154_0));
LCD_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"88a03940-8ac0-4757-a870-6f9f949f5566",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"111111111.111111",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_428,
		dig_domain_out=>open);
\Camera:XCLK\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_188,
		fb=>(\Camera:tmpFB_0__XCLK_net_0\),
		analog=>(open),
		io=>(\Camera:tmpIO_0__XCLK_net_0\),
		siovref=>(\Camera:tmpSIOVREF__XCLK_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__XCLK_net_0\);
\Camera:DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>\Camera:Net_115\,
		trq=>zero,
		nrq=>\Camera:Net_41\);
\Camera:FIFO:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:Net_37\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Camera:Net_115\,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(\Camera:FIFO:p_in_7\, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		po=>open);
\Camera:PCLK\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/33896740-279f-4a1b-8025-79e415fb7b96",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\Camera:Net_42\,
		analog=>(open),
		io=>(\Camera:tmpIO_0__PCLK_net_0\),
		siovref=>(\Camera:tmpSIOVREF__PCLK_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__PCLK_net_0\);
\Camera:B:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100",
		d0_init=>"11000000",
		d1_init=>"01000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, \Camera:phase_1\, \Camera:phase_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:B:f0_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Camera:B:cl0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Camera:B:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(Net_190_7, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		po=>open);
\Camera:G:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100",
		d0_init=>"01000000",
		d1_init=>"01000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, \Camera:phase_1\, \Camera:phase_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:B:f0_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Camera:G:cl0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Camera:G:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(Net_190_7, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		po=>open);
\Camera:VSYNC\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_260,
		analog=>(open),
		io=>(\Camera:tmpIO_0__VSYNC_net_0\),
		siovref=>(\Camera:tmpSIOVREF__VSYNC_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__VSYNC_net_0\);
\Camera:SIOD\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\Camera:tmpFB_0__SIOD_net_0\),
		analog=>(open),
		io=>\Camera:Net_44\,
		siovref=>(\Camera:tmpSIOVREF__SIOD_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__SIOD_net_0\);
\Camera:SIOC\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/6659edfb-2c0d-40f3-99c0-6e8a005227ac",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\Camera:tmpFB_0__SIOC_net_0\),
		analog=>(open),
		io=>\Camera:Net_45\,
		siovref=>(\Camera:tmpSIOVREF__SIOC_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__SIOC_net_0\);
\Camera:I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\Camera:I2C:Net_697\);
\Camera:I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\Camera:I2C:bus_clk\,
		scl_in=>\Camera:I2C:Net_1109_0\,
		sda_in=>\Camera:I2C:Net_1109_1\,
		scl_out=>\Camera:I2C:Net_643_0\,
		sda_out=>\Camera:I2C:sda_x_wire\,
		interrupt=>\Camera:I2C:Net_697\);
\Camera:I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\Camera:I2C:bus_clk\,
		dig_domain_out=>open);
\Camera:I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\Camera:I2C:Net_643_0\,
		oe=>one,
		y=>\Camera:Net_45\,
		yfb=>\Camera:I2C:Net_1109_0\);
\Camera:I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\Camera:I2C:sda_x_wire\,
		oe=>one,
		y=>\Camera:Net_44\,
		yfb=>\Camera:I2C:Net_1109_1\);
\Camera:end_line\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\Camera:Net_41\);
\Camera:R:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100",
		d0_init=>"01000000",
		d1_init=>"11000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, \Camera:phase_1\, \Camera:phase_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:B:f0_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Camera:R:cl0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Camera:R:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(Net_190_7, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		po=>open);
\Camera:RowSync_1:async_clk\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\Camera:Net_42\,
		enable=>one,
		clock_out=>\Camera:PixCLK\);
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Camera:M:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100",
		d0_init=>"11000000",
		d1_init=>"11000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, \Camera:phase_1\, \Camera:phase_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:B:f0_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Camera:M:cl0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Camera:M:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(Net_190_7, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		po=>open);
\Camera:FIFO_Colours:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:sample\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Camera:Net_164\,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(\Camera:FIFO_Colours:parity\, zero, zero, zero,
			\Camera:Net_154_3\, \Camera:Net_154_2\, \Camera:Net_154_1\, \Camera:Net_154_0\),
		po=>open);
\Camera:DMA_Colours\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>\Camera:Net_164\,
		trq=>zero,
		nrq=>\Camera:Net_326\);
\Camera:Threshold:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Camera:Threshold:control_7\, \Camera:Threshold:control_6\, \Camera:Threshold:control_5\, \Camera:Threshold:control_4\,
			\Camera:Threshold:control_3\, \Camera:Threshold:control_2\, \Camera:Threshold:control_1\, \Camera:Net_202\));
\Camera:end_line_colours\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\Camera:Net_326\);
Camera_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8cfb7b3a-c999-4e31-bfc8-43ee7ab3471d",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_188,
		dig_domain_out=>open);
HREF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_198,
		analog=>(open),
		io=>(tmpIO_0__HREF_net_0),
		siovref=>(tmpSIOVREF__HREF_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HREF_net_0);
LCD_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>Net_369,
		trq=>zero,
		nrq=>Net_371);
\Data_Out:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_337_7, Net_337_6, Net_337_5, Net_337_4,
			Net_337_3, Net_337_2, Net_337_1, Net_337_0));
SW_Quad_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f222cb65-2dc4-4cda-a964-6a31c35b9d7c",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_482,
		dig_domain_out=>open);
\Buttons:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_482,
		status=>(zero, zero, zero, zero,
			zero, Net_449, Net_430, Net_400));
\SW:DAC:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\SW:Net_14\,
		iout=>\SW:DAC:Net_77\);
\SW:DAC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\SW:DAC:Net_77\);
\SW:Comparator:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\SW:Net_14\,
		vminus=>\SW:Net_16\,
		clock=>Net_482,
		clk_udb=>Net_482,
		cmpout=>\SW:Net_34\);
\SW:vRef_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0",
		name=>"0.256V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\SW:Net_16\);
\SW:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>3,
		hw_control=>'1',
		one_active=>'0',
		init_mux_sel=>"000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(\SW:Net_42\, \SW:Net_41\, \SW:Net_40\),
		hw_ctrl_en=>(\SW:mux_2\, \SW:mux_1\, \SW:mux_0\),
		vout=>\SW:Net_14\);
\SW:SW_1\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"09418e87-c529-4a2d-99c4-2ebd33128f8a/77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\SW:tmpFB_0__SW_1_net_0\),
		analog=>\SW:Net_40\,
		io=>(\SW:tmpIO_0__SW_1_net_0\),
		siovref=>(\SW:tmpSIOVREF__SW_1_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SW:tmpINTERRUPT_0__SW_1_net_0\);
\SW:SW_3\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"09418e87-c529-4a2d-99c4-2ebd33128f8a/be3df60a-f0c7-4b2c-afb2-1294d0b47c28",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\SW:tmpFB_0__SW_3_net_0\),
		analog=>\SW:Net_42\,
		io=>(\SW:tmpIO_0__SW_3_net_0\),
		siovref=>(\SW:tmpSIOVREF__SW_3_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SW:tmpINTERRUPT_0__SW_3_net_0\);
\SW:SW_2\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"09418e87-c529-4a2d-99c4-2ebd33128f8a/37af2edb-d509-42db-811b-78a7252ecc42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\SW:tmpFB_0__SW_2_net_0\),
		analog=>\SW:Net_41\,
		io=>(\SW:tmpIO_0__SW_2_net_0\),
		siovref=>(\SW:tmpSIOVREF__SW_2_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SW:tmpINTERRUPT_0__SW_2_net_0\);
\PWM_Pan:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_567,
		enable=>one,
		clock_out=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\);
\PWM_Pan:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Pan:PWMUDB:control_7\, \PWM_Pan:PWMUDB:control_6\, \PWM_Pan:PWMUDB:control_5\, \PWM_Pan:PWMUDB:control_4\,
			\PWM_Pan:PWMUDB:control_3\, \PWM_Pan:PWMUDB:control_2\, \PWM_Pan:PWMUDB:control_1\, \PWM_Pan:PWMUDB:control_0\));
\PWM_Pan:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Pan:PWMUDB:status_5\, zero, \PWM_Pan:PWMUDB:status_3\,
			\PWM_Pan:PWMUDB:status_2\, \PWM_Pan:PWMUDB:status_1\, \PWM_Pan:PWMUDB:status_0\),
		interrupt=>\PWM_Pan:Net_55\);
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Pan:PWMUDB:tc_i\, \PWM_Pan:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Pan:PWMUDB:nc2\,
		cl0=>\PWM_Pan:PWMUDB:nc3\,
		z0=>\PWM_Pan:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Pan:PWMUDB:nc4\,
		cl1=>\PWM_Pan:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Pan:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Pan:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Pan:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Pan:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Pan:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Pan:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Pan:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Pan:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Pan:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Pan:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Pan:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Pan:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Pan:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Pan:PWMUDB:tc_i\, \PWM_Pan:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Pan:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Pan:PWMUDB:cmp1_less\,
		z0=>\PWM_Pan:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Pan:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Pan:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Pan:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Pan:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Pan:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Pan:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Pan:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Pan:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Pan:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Pan:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Pan:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Pan:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Pan:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Pan:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Pan:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Pan:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Pan:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"076d4a2b-452b-44af-9308-a8a1d30706bf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_517,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
\PWM_Tilt:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_567,
		enable=>one,
		clock_out=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\);
\PWM_Tilt:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Tilt:PWMUDB:control_7\, \PWM_Tilt:PWMUDB:control_6\, \PWM_Tilt:PWMUDB:control_5\, \PWM_Tilt:PWMUDB:control_4\,
			\PWM_Tilt:PWMUDB:control_3\, \PWM_Tilt:PWMUDB:control_2\, \PWM_Tilt:PWMUDB:control_1\, \PWM_Tilt:PWMUDB:control_0\));
\PWM_Tilt:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Tilt:PWMUDB:status_5\, zero, \PWM_Tilt:PWMUDB:status_3\,
			\PWM_Tilt:PWMUDB:status_2\, \PWM_Tilt:PWMUDB:status_1\, \PWM_Tilt:PWMUDB:status_0\),
		interrupt=>\PWM_Tilt:Net_55\);
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Tilt:PWMUDB:tc_i\, \PWM_Tilt:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Tilt:PWMUDB:nc2\,
		cl0=>\PWM_Tilt:PWMUDB:nc3\,
		z0=>\PWM_Tilt:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Tilt:PWMUDB:nc4\,
		cl1=>\PWM_Tilt:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Tilt:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Tilt:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Tilt:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Tilt:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Tilt:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Tilt:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Tilt:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Tilt:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Tilt:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Tilt:PWMUDB:tc_i\, \PWM_Tilt:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Tilt:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Tilt:PWMUDB:cmp1_less\,
		z0=>\PWM_Tilt:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Tilt:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Tilt:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Tilt:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Tilt:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Tilt:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Tilt:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Tilt:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Tilt:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Tilt:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Tilt:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Tilt:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Tilt:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Tilt:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9bdb185e-7755-4514-805d-f22df2894ed5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_530,
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
\Quad_3:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_482,
		enable=>one,
		clock_out=>\Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Quad_3:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_482,
		enable=>one,
		clock_out=>\Quad_3:Cnt16:CounterUDB:Clk_Ctl_i\);
\Quad_3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Quad_3:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\Quad_3:Cnt16:CounterUDB:control_7\, \Quad_3:Cnt16:CounterUDB:control_6\, \Quad_3:Cnt16:CounterUDB:control_5\, \Quad_3:Cnt16:CounterUDB:control_4\,
			\Quad_3:Cnt16:CounterUDB:control_3\, \Quad_3:Cnt16:CounterUDB:control_2\, \Quad_3:Cnt16:CounterUDB:control_1\, \Quad_3:Cnt16:CounterUDB:control_0\));
\Quad_3:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Quad_3:Net_1260\,
		clock=>\Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Quad_3:Cnt16:CounterUDB:status_6\, \Quad_3:Cnt16:CounterUDB:status_5\, zero, \Quad_3:Cnt16:CounterUDB:status_3\,
			\Quad_3:Cnt16:CounterUDB:status_2\, \Quad_3:Cnt16:CounterUDB:status_1\, \Quad_3:Cnt16:CounterUDB:status_0\),
		interrupt=>\Quad_3:Cnt16:Net_43\);
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Quad_3:Net_1251\, \Quad_3:Cnt16:CounterUDB:count_enable\, \Quad_3:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Quad_3:Cnt16:CounterUDB:nc16\,
		cl0=>\Quad_3:Cnt16:CounterUDB:nc17\,
		z0=>\Quad_3:Cnt16:CounterUDB:nc1\,
		ff0=>\Quad_3:Cnt16:CounterUDB:nc10\,
		ce1=>\Quad_3:Cnt16:CounterUDB:nc2\,
		cl1=>\Quad_3:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Quad_3:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Quad_3:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Quad_3:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Quad_3:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Quad_3:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Quad_3:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Quad_3:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Quad_3:Net_1251\, \Quad_3:Cnt16:CounterUDB:count_enable\, \Quad_3:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Quad_3:Cnt16:CounterUDB:per_equal\,
		cl0=>\Quad_3:Cnt16:CounterUDB:nc43\,
		z0=>\Quad_3:Cnt16:CounterUDB:status_1\,
		ff0=>\Quad_3:Cnt16:CounterUDB:overflow\,
		ce1=>\Quad_3:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Quad_3:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Quad_3:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Quad_3:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Quad_3:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Quad_3:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Quad_3:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Quad_3:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Quad_3:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Quad_3:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Quad_3:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_482,
		enable=>one,
		clock_out=>\Quad_3:bQuadDec:sync_clock\);
\Quad_3:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_769,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:bQuadDec:quad_A_delayed_0\);
\Quad_3:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Quad_3:bQuadDec:quad_A_delayed_0\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:bQuadDec:quad_A_delayed_1\);
\Quad_3:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Quad_3:bQuadDec:quad_A_delayed_1\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:bQuadDec:quad_A_delayed_2\);
\Quad_3:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_770,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:bQuadDec:quad_B_delayed_0\);
\Quad_3:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Quad_3:bQuadDec:quad_B_delayed_0\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:bQuadDec:quad_B_delayed_1\);
\Quad_3:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Quad_3:bQuadDec:quad_B_delayed_1\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:bQuadDec:quad_B_delayed_2\);
\Quad_3:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\Quad_3:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \Quad_3:bQuadDec:error\,
			\Quad_3:Net_1260\, \Quad_3:Net_611\, \Quad_3:Net_530\),
		interrupt=>Net_773);
SELiftA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6ed9943d-787e-4146-b3f1-3be00d376e06",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_769,
		analog=>(open),
		io=>(tmpIO_0__SELiftA_net_0),
		siovref=>(tmpSIOVREF__SELiftA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SELiftA_net_0);
\PWM_Claw:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_567,
		enable=>one,
		clock_out=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\);
\PWM_Claw:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Claw:PWMUDB:control_7\, \PWM_Claw:PWMUDB:control_6\, \PWM_Claw:PWMUDB:control_5\, \PWM_Claw:PWMUDB:control_4\,
			\PWM_Claw:PWMUDB:control_3\, \PWM_Claw:PWMUDB:control_2\, \PWM_Claw:PWMUDB:control_1\, \PWM_Claw:PWMUDB:control_0\));
\PWM_Claw:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Claw:PWMUDB:status_5\, zero, \PWM_Claw:PWMUDB:status_3\,
			\PWM_Claw:PWMUDB:status_2\, \PWM_Claw:PWMUDB:status_1\, \PWM_Claw:PWMUDB:status_0\),
		interrupt=>\PWM_Claw:Net_55\);
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Claw:PWMUDB:tc_i\, \PWM_Claw:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Claw:PWMUDB:nc2\,
		cl0=>\PWM_Claw:PWMUDB:nc3\,
		z0=>\PWM_Claw:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Claw:PWMUDB:nc4\,
		cl1=>\PWM_Claw:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Claw:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Claw:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Claw:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Claw:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Claw:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Claw:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Claw:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Claw:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Claw:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Claw:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Claw:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Claw:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Claw:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Claw:PWMUDB:tc_i\, \PWM_Claw:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Claw:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Claw:PWMUDB:cmp1_less\,
		z0=>\PWM_Claw:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Claw:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Claw:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Claw:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Claw:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Claw:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Claw:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Claw:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Claw:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Claw:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Claw:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Claw:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Claw:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Claw:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Claw:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Claw:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Claw:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Claw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a322622a-0389-41e4-88e8-c4a4146f4cbf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_556,
		fb=>(tmpFB_0__Pin_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"45c8dd62-edbd-4b5f-b053-e4b556da07dd",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_567,
		dig_domain_out=>open);
\Quad_1:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_482,
		enable=>one,
		clock_out=>\Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Quad_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_482,
		enable=>one,
		clock_out=>\Quad_1:Cnt16:CounterUDB:Clk_Ctl_i\);
\Quad_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Quad_1:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\Quad_1:Cnt16:CounterUDB:control_7\, \Quad_1:Cnt16:CounterUDB:control_6\, \Quad_1:Cnt16:CounterUDB:control_5\, \Quad_1:Cnt16:CounterUDB:control_4\,
			\Quad_1:Cnt16:CounterUDB:control_3\, \Quad_1:Cnt16:CounterUDB:control_2\, \Quad_1:Cnt16:CounterUDB:control_1\, \Quad_1:Cnt16:CounterUDB:control_0\));
\Quad_1:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Quad_1:Net_1260\,
		clock=>\Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Quad_1:Cnt16:CounterUDB:status_6\, \Quad_1:Cnt16:CounterUDB:status_5\, zero, \Quad_1:Cnt16:CounterUDB:status_3\,
			\Quad_1:Cnt16:CounterUDB:status_2\, \Quad_1:Cnt16:CounterUDB:status_1\, \Quad_1:Cnt16:CounterUDB:status_0\),
		interrupt=>\Quad_1:Cnt16:Net_43\);
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Quad_1:Net_1251\, \Quad_1:Cnt16:CounterUDB:count_enable\, \Quad_1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Quad_1:Cnt16:CounterUDB:nc16\,
		cl0=>\Quad_1:Cnt16:CounterUDB:nc17\,
		z0=>\Quad_1:Cnt16:CounterUDB:nc1\,
		ff0=>\Quad_1:Cnt16:CounterUDB:nc10\,
		ce1=>\Quad_1:Cnt16:CounterUDB:nc2\,
		cl1=>\Quad_1:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Quad_1:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Quad_1:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Quad_1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Quad_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Quad_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Quad_1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Quad_1:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Quad_1:Net_1251\, \Quad_1:Cnt16:CounterUDB:count_enable\, \Quad_1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Quad_1:Cnt16:CounterUDB:per_equal\,
		cl0=>\Quad_1:Cnt16:CounterUDB:nc43\,
		z0=>\Quad_1:Cnt16:CounterUDB:status_1\,
		ff0=>\Quad_1:Cnt16:CounterUDB:overflow\,
		ce1=>\Quad_1:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Quad_1:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Quad_1:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Quad_1:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Quad_1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Quad_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Quad_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Quad_1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Quad_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Quad_1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Quad_1:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_482,
		enable=>one,
		clock_out=>\Quad_1:bQuadDec:sync_clock\);
\Quad_1:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_2766,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:bQuadDec:quad_A_delayed_0\);
\Quad_1:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Quad_1:bQuadDec:quad_A_delayed_0\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:bQuadDec:quad_A_delayed_1\);
\Quad_1:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Quad_1:bQuadDec:quad_A_delayed_1\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:bQuadDec:quad_A_delayed_2\);
\Quad_1:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_2767,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:bQuadDec:quad_B_delayed_0\);
\Quad_1:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Quad_1:bQuadDec:quad_B_delayed_0\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:bQuadDec:quad_B_delayed_1\);
\Quad_1:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Quad_1:bQuadDec:quad_B_delayed_1\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:bQuadDec:quad_B_delayed_2\);
\Quad_1:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\Quad_1:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \Quad_1:bQuadDec:error\,
			\Quad_1:Net_1260\, \Quad_1:Net_611\, \Quad_1:Net_530\),
		interrupt=>Net_2774);
SE1A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"658394c1-d86a-4a9b-ae31-f4521fd3373f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_2766,
		analog=>(open),
		io=>(tmpIO_0__SE1A_net_0),
		siovref=>(tmpSIOVREF__SE1A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SE1A_net_0);
SE1B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"051238a0-8a22-41ed-993b-13cb23cc83d9",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_2767,
		analog=>(open),
		io=>(tmpIO_0__SE1B_net_0),
		siovref=>(tmpSIOVREF__SE1B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SE1B_net_0);
isr_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2774);
\Quad_2:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_482,
		enable=>one,
		clock_out=>\Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Quad_2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_482,
		enable=>one,
		clock_out=>\Quad_2:Cnt16:CounterUDB:Clk_Ctl_i\);
\Quad_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Quad_2:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\Quad_2:Cnt16:CounterUDB:control_7\, \Quad_2:Cnt16:CounterUDB:control_6\, \Quad_2:Cnt16:CounterUDB:control_5\, \Quad_2:Cnt16:CounterUDB:control_4\,
			\Quad_2:Cnt16:CounterUDB:control_3\, \Quad_2:Cnt16:CounterUDB:control_2\, \Quad_2:Cnt16:CounterUDB:control_1\, \Quad_2:Cnt16:CounterUDB:control_0\));
\Quad_2:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Quad_2:Net_1260\,
		clock=>\Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Quad_2:Cnt16:CounterUDB:status_6\, \Quad_2:Cnt16:CounterUDB:status_5\, zero, \Quad_2:Cnt16:CounterUDB:status_3\,
			\Quad_2:Cnt16:CounterUDB:status_2\, \Quad_2:Cnt16:CounterUDB:status_1\, \Quad_2:Cnt16:CounterUDB:status_0\),
		interrupt=>\Quad_2:Cnt16:Net_43\);
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Quad_2:Net_1251\, \Quad_2:Cnt16:CounterUDB:count_enable\, \Quad_2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Quad_2:Cnt16:CounterUDB:nc16\,
		cl0=>\Quad_2:Cnt16:CounterUDB:nc17\,
		z0=>\Quad_2:Cnt16:CounterUDB:nc1\,
		ff0=>\Quad_2:Cnt16:CounterUDB:nc10\,
		ce1=>\Quad_2:Cnt16:CounterUDB:nc2\,
		cl1=>\Quad_2:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Quad_2:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Quad_2:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Quad_2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Quad_2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Quad_2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Quad_2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Quad_2:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Quad_2:Net_1251\, \Quad_2:Cnt16:CounterUDB:count_enable\, \Quad_2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Quad_2:Cnt16:CounterUDB:per_equal\,
		cl0=>\Quad_2:Cnt16:CounterUDB:nc43\,
		z0=>\Quad_2:Cnt16:CounterUDB:status_1\,
		ff0=>\Quad_2:Cnt16:CounterUDB:overflow\,
		ce1=>\Quad_2:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Quad_2:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Quad_2:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Quad_2:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Quad_2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Quad_2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Quad_2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Quad_2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Quad_2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Quad_2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Quad_2:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_482,
		enable=>one,
		clock_out=>\Quad_2:bQuadDec:sync_clock\);
\Quad_2:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_660,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:bQuadDec:quad_A_delayed_0\);
\Quad_2:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Quad_2:bQuadDec:quad_A_delayed_0\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:bQuadDec:quad_A_delayed_1\);
\Quad_2:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Quad_2:bQuadDec:quad_A_delayed_1\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:bQuadDec:quad_A_delayed_2\);
\Quad_2:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_661,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:bQuadDec:quad_B_delayed_0\);
\Quad_2:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Quad_2:bQuadDec:quad_B_delayed_0\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:bQuadDec:quad_B_delayed_1\);
\Quad_2:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Quad_2:bQuadDec:quad_B_delayed_1\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:bQuadDec:quad_B_delayed_2\);
\Quad_2:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\Quad_2:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \Quad_2:bQuadDec:error\,
			\Quad_2:Net_1260\, \Quad_2:Net_611\, \Quad_2:Net_530\),
		interrupt=>Net_663);
SE2A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0a453816-e792-4c9f-bcec-5fdbeeaec26b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_660,
		analog=>(open),
		io=>(tmpIO_0__SE2A_net_0),
		siovref=>(tmpSIOVREF__SE2A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SE2A_net_0);
SE2B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d8357e58-a75c-4d2b-923a-dd90aa0615d1",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_661,
		analog=>(open),
		io=>(tmpIO_0__SE2B_net_0),
		siovref=>(tmpSIOVREF__SE2B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SE2B_net_0);
isr_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_663);
USTX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"55c87019-94e7-4d5e-b713-cd1df68391db",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__USTX_net_0),
		analog=>(open),
		io=>(tmpIO_0__USTX_net_0),
		siovref=>(tmpSIOVREF__USTX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__USTX_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Timer_1:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_10,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_1:Net_51\,
		compare=>\Timer_1:Net_261\,
		interrupt=>\Timer_1:Net_57\);
USTX2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"84897fe0-2498-4307-810c-4e9b64956cd0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__USTX2_net_0),
		analog=>(open),
		io=>(tmpIO_0__USTX2_net_0),
		siovref=>(tmpSIOVREF__USTX2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__USTX2_net_0);
SELiftB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1785c40a-0530-4d68-9e0d-ee16bd76eca1",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_770,
		analog=>(open),
		io=>(tmpIO_0__SELiftB_net_0),
		siovref=>(tmpSIOVREF__SELiftB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SELiftB_net_0);
isr_4:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_773);
LiftA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d6446de4-99e4-4b3f-b36c-62c014090523",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LiftA_net_0),
		analog=>(open),
		io=>(tmpIO_0__LiftA_net_0),
		siovref=>(tmpSIOVREF__LiftA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LiftA_net_0);
LiftB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ab1d4afd-6fee-4827-baab-3876b53ce3b2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LiftB_net_0),
		analog=>(open),
		io=>(tmpIO_0__LiftB_net_0),
		siovref=>(tmpSIOVREF__LiftB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LiftB_net_0);
timer_clock_sense:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c123c00a-33b4-4ab8-a4f0-45bac584aed5",
		source_clock_id=>"",
		divisor=>0,
		period=>"27777777.7777778",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_783,
		dig_domain_out=>open);
\Timer_2:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_783,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_2:Net_51\,
		compare=>\Timer_2:Net_261\,
		interrupt=>\Timer_2:Net_57\);
Net_303:cy_dff
	PORT MAP(d=>Net_303D,
		clk=>Net_428,
		q=>Net_303);
\Camera:FIFO:parity\:cy_dff
	PORT MAP(d=>\Camera:FIFO:parity\\D\,
		clk=>\Camera:PixCLK\,
		q=>\Camera:FIFO:parity\);
\Camera:RowSync_1:phase__1\:cy_dff
	PORT MAP(d=>\Camera:RowSync_1:phase__1\\D\,
		clk=>\Camera:PixCLK\,
		q=>\Camera:phase_1\);
\Camera:RowSync_1:phase__0\:cy_dff
	PORT MAP(d=>\Camera:RowSync_1:phase__0\\D\,
		clk=>\Camera:PixCLK\,
		q=>\Camera:phase_0\);
\Camera:RowSync_1:href_\:cy_dff
	PORT MAP(d=>Net_191,
		clk=>\Camera:PixCLK\,
		q=>\Camera:RowSync_1:href_\);
\Camera:FIFO_Colours:parity\:cy_dff
	PORT MAP(d=>\Camera:FIFO_Colours:parity\\D\,
		clk=>\Camera:PixCLK\,
		q=>\Camera:FIFO_Colours:parity\);
\SW:cydff_1\:cy_dff
	PORT MAP(d=>\SW:mux_0\,
		clk=>Net_482,
		q=>\SW:mux_1\);
\SW:cy_dffe_1\:cy_dff
	PORT MAP(d=>\SW:cy_dffe_1\\D\,
		clk=>Net_482,
		q=>Net_400);
\SW:cydff_2\:cy_dff
	PORT MAP(d=>\SW:mux_1\,
		clk=>Net_482,
		q=>\SW:mux_2\);
\SW:cy_dffe_2\:cy_dff
	PORT MAP(d=>\SW:cy_dffe_2\\D\,
		clk=>Net_482,
		q=>Net_430);
\SW:cy_dffe_3\:cy_dff
	PORT MAP(d=>\SW:cy_dffe_3\\D\,
		clk=>Net_482,
		q=>Net_449);
\PWM_Pan:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:min_kill_reg\);
\PWM_Pan:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:prevCapture\);
\PWM_Pan:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:trig_last\);
\PWM_Pan:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Pan:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:runmode_enable\);
\PWM_Pan:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Pan:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:sc_kill_tmp\);
\PWM_Pan:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:ltch_kill_reg\);
\PWM_Pan:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Pan:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:dith_count_1\);
\PWM_Pan:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Pan:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:dith_count_0\);
\PWM_Pan:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Pan:PWMUDB:cmp1_less\,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:prevCompare1\);
\PWM_Pan:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Pan:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:status_0\);
\PWM_Pan:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:status_1\);
\PWM_Pan:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:status_5\);
\PWM_Pan:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Pan:PWMUDB:pwm_i\,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_517);
\PWM_Pan:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:pwm1_i_reg\);
\PWM_Pan:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:pwm2_i_reg\);
\PWM_Pan:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Pan:PWMUDB:status_2\,
		clk=>\PWM_Pan:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Pan:PWMUDB:tc_i_reg\);
\PWM_Tilt:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:min_kill_reg\);
\PWM_Tilt:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:prevCapture\);
\PWM_Tilt:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:trig_last\);
\PWM_Tilt:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Tilt:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:runmode_enable\);
\PWM_Tilt:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Tilt:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:sc_kill_tmp\);
\PWM_Tilt:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:ltch_kill_reg\);
\PWM_Tilt:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Tilt:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:dith_count_1\);
\PWM_Tilt:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Tilt:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:dith_count_0\);
\PWM_Tilt:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Tilt:PWMUDB:cmp1_less\,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:prevCompare1\);
\PWM_Tilt:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Tilt:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:status_0\);
\PWM_Tilt:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:status_1\);
\PWM_Tilt:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:status_5\);
\PWM_Tilt:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Tilt:PWMUDB:pwm_i\,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_530);
\PWM_Tilt:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:pwm1_i_reg\);
\PWM_Tilt:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:pwm2_i_reg\);
\PWM_Tilt:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Tilt:PWMUDB:status_2\,
		clk=>\PWM_Tilt:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Tilt:PWMUDB:tc_i_reg\);
\Quad_3:Net_1251\:cy_dff
	PORT MAP(d=>\Quad_3:Net_1251\\D\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:Net_1251\);
\Quad_3:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_3:Cnt16:CounterUDB:prevCapture\);
\Quad_3:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Quad_3:Cnt16:CounterUDB:overflow\,
		clk=>\Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_3:Cnt16:CounterUDB:overflow_reg_i\);
\Quad_3:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Quad_3:Cnt16:CounterUDB:status_1\,
		clk=>\Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_3:Cnt16:CounterUDB:underflow_reg_i\);
\Quad_3:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Quad_3:Cnt16:CounterUDB:reload_tc\,
		clk=>\Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_3:Net_1275\);
\Quad_3:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Quad_3:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_3:Cnt16:CounterUDB:prevCompare\);
\Quad_3:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Quad_3:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_3:Net_1264\);
\Quad_3:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Quad_3:Net_1203\,
		clk=>\Quad_3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_3:Cnt16:CounterUDB:count_stored_i\);
\Quad_3:Net_1203\:cy_dff
	PORT MAP(d=>\Quad_3:Net_1203\\D\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:Net_1203\);
\Quad_3:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Quad_3:bQuadDec:quad_A_filt\\D\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:bQuadDec:quad_A_filt\);
\Quad_3:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Quad_3:bQuadDec:quad_B_filt\\D\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:bQuadDec:quad_B_filt\);
\Quad_3:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Quad_3:bQuadDec:state_2\\D\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:Net_1260\);
\Quad_3:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Quad_3:bQuadDec:state_3\\D\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:bQuadDec:error\);
\Quad_3:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Quad_3:bQuadDec:state_1\\D\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:bQuadDec:state_1\);
\Quad_3:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Quad_3:bQuadDec:state_0\\D\,
		clk=>\Quad_3:bQuadDec:sync_clock\,
		q=>\Quad_3:bQuadDec:state_0\);
\PWM_Claw:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:min_kill_reg\);
\PWM_Claw:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:prevCapture\);
\PWM_Claw:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:trig_last\);
\PWM_Claw:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Claw:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:runmode_enable\);
\PWM_Claw:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Claw:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:sc_kill_tmp\);
\PWM_Claw:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:ltch_kill_reg\);
\PWM_Claw:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Claw:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:dith_count_1\);
\PWM_Claw:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Claw:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:dith_count_0\);
\PWM_Claw:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Claw:PWMUDB:cmp1_less\,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:prevCompare1\);
\PWM_Claw:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Claw:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:status_0\);
\PWM_Claw:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:status_1\);
\PWM_Claw:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:status_5\);
\PWM_Claw:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Claw:PWMUDB:pwm_i\,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_556);
\PWM_Claw:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:pwm1_i_reg\);
\PWM_Claw:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:pwm2_i_reg\);
\PWM_Claw:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Claw:PWMUDB:status_2\,
		clk=>\PWM_Claw:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Claw:PWMUDB:tc_i_reg\);
\Quad_1:Net_1251\:cy_dff
	PORT MAP(d=>\Quad_1:Net_1251\\D\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:Net_1251\);
\Quad_1:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_1:Cnt16:CounterUDB:prevCapture\);
\Quad_1:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Quad_1:Cnt16:CounterUDB:overflow\,
		clk=>\Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_1:Cnt16:CounterUDB:overflow_reg_i\);
\Quad_1:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Quad_1:Cnt16:CounterUDB:status_1\,
		clk=>\Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_1:Cnt16:CounterUDB:underflow_reg_i\);
\Quad_1:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Quad_1:Cnt16:CounterUDB:reload_tc\,
		clk=>\Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_1:Net_1275\);
\Quad_1:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Quad_1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_1:Cnt16:CounterUDB:prevCompare\);
\Quad_1:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Quad_1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_1:Net_1264\);
\Quad_1:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Quad_1:Net_1203\,
		clk=>\Quad_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_1:Cnt16:CounterUDB:count_stored_i\);
\Quad_1:Net_1203\:cy_dff
	PORT MAP(d=>\Quad_1:Net_1203\\D\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:Net_1203\);
\Quad_1:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Quad_1:bQuadDec:quad_A_filt\\D\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:bQuadDec:quad_A_filt\);
\Quad_1:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Quad_1:bQuadDec:quad_B_filt\\D\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:bQuadDec:quad_B_filt\);
\Quad_1:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Quad_1:bQuadDec:state_2\\D\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:Net_1260\);
\Quad_1:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Quad_1:bQuadDec:state_3\\D\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:bQuadDec:error\);
\Quad_1:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Quad_1:bQuadDec:state_1\\D\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:bQuadDec:state_1\);
\Quad_1:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Quad_1:bQuadDec:state_0\\D\,
		clk=>\Quad_1:bQuadDec:sync_clock\,
		q=>\Quad_1:bQuadDec:state_0\);
\Quad_2:Net_1251\:cy_dff
	PORT MAP(d=>\Quad_2:Net_1251\\D\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:Net_1251\);
\Quad_2:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_2:Cnt16:CounterUDB:prevCapture\);
\Quad_2:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Quad_2:Cnt16:CounterUDB:overflow\,
		clk=>\Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_2:Cnt16:CounterUDB:overflow_reg_i\);
\Quad_2:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Quad_2:Cnt16:CounterUDB:status_1\,
		clk=>\Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_2:Cnt16:CounterUDB:underflow_reg_i\);
\Quad_2:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Quad_2:Cnt16:CounterUDB:reload_tc\,
		clk=>\Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_2:Net_1275\);
\Quad_2:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Quad_2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_2:Cnt16:CounterUDB:prevCompare\);
\Quad_2:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Quad_2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_2:Net_1264\);
\Quad_2:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Quad_2:Net_1203\,
		clk=>\Quad_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Quad_2:Cnt16:CounterUDB:count_stored_i\);
\Quad_2:Net_1203\:cy_dff
	PORT MAP(d=>\Quad_2:Net_1203\\D\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:Net_1203\);
\Quad_2:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Quad_2:bQuadDec:quad_A_filt\\D\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:bQuadDec:quad_A_filt\);
\Quad_2:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Quad_2:bQuadDec:quad_B_filt\\D\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:bQuadDec:quad_B_filt\);
\Quad_2:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Quad_2:bQuadDec:state_2\\D\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:Net_1260\);
\Quad_2:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Quad_2:bQuadDec:state_3\\D\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:bQuadDec:error\);
\Quad_2:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Quad_2:bQuadDec:state_1\\D\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:bQuadDec:state_1\);
\Quad_2:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Quad_2:bQuadDec:state_0\\D\,
		clk=>\Quad_2:bQuadDec:sync_clock\,
		q=>\Quad_2:bQuadDec:state_0\);

END R_T_L;
