
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a570  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000027ac  0801a750  0801a750  0001b750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801cefc  0801cefc  0001e368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801cefc  0801cefc  0001defc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801cf04  0801cf04  0001e368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801cf04  0801cf04  0001df04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801cf08  0801cf08  0001df08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801cf0c  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b70  20000368  0801d274  0001e368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ed8  0801d274  0001eed8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fb8b  00000000  00000000  0001e398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007c49  00000000  00000000  0004df23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002538  00000000  00000000  00055b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c4c  00000000  00000000  000580a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f946  00000000  00000000  00059cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003ca60  00000000  00000000  0008963a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfe8f  00000000  00000000  000c609a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a5f29  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a8a0  00000000  00000000  001a5f6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b080c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801a738 	.word	0x0801a738

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801a738 	.word	0x0801a738

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fcc4 	bl	80028e8 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fd68 	bl	8002a3c <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fdf8 	bl	8002b68 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 f8f4 	bl	800316c <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f002 fc77 	bl	8003888 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f002 fc6c 	bl	8003888 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fc91 	bl	8002928 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fdca 	bl	8002ba8 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f002 fc73 	bl	8003908 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f002 fc6c 	bl	8003908 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9ba 	bl	800153c <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f017 f923 	bl	801859a <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f017 f930 	bl	80185ce <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 feab 	bl	8002122 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fe8d 	bl	8002122 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f017 f92b 	bl	80186ce <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f004 fbe6 	bl	8005c54 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fe3f 	bl	8002122 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fa60 	bl	8003988 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f001 fdba 	bl	800305c <io_holding_reg_type_clear>

	memset(rules, 0, sizeof(rules));
 80014e8:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014ec:	2100      	movs	r1, #0
 80014ee:	4811      	ldr	r0, [pc, #68]	@ (8001534 <automation_factory_reset+0x58>)
 80014f0:	f017 f86d 	bl	80185ce <memset>
	rule_count = 0;
 80014f4:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <automation_factory_reset+0x5c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 80014fa:	f7ff ff53 	bl	80013a4 <automation_save_rules>
 80014fe:	4603      	mov	r3, r0
 8001500:	f083 0301 	eor.w	r3, r3, #1
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <automation_factory_reset+0x32>
 800150a:	2300      	movs	r3, #0
 800150c:	e00e      	b.n	800152c <automation_factory_reset+0x50>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800150e:	2304      	movs	r3, #4
 8001510:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 8001512:	88fb      	ldrh	r3, [r7, #6]
 8001514:	4618      	mov	r0, r3
 8001516:	f002 fc19 	bl	8003d4c <io_virtual_factory_reset>
 800151a:	4603      	mov	r3, r0
 800151c:	f083 0301 	eor.w	r3, r3, #1
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <automation_factory_reset+0x4e>
 8001526:	2300      	movs	r3, #0
 8001528:	e000      	b.n	800152c <automation_factory_reset+0x50>

	return true;
 800152a:	2301      	movs	r3, #1
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000384 	.word	0x20000384
 8001538:	20000644 	.word	0x20000644

0800153c <automation_load_rules>:

bool automation_load_rules(void) {
 800153c:	b580      	push	{r7, lr}
 800153e:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 8001542:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001544:	2300      	movs	r3, #0
 8001546:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001550:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001554:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001558:	2202      	movs	r2, #2
 800155a:	4618      	mov	r0, r3
 800155c:	f000 fdf9 	bl	8002152 <EEPROM_LoadBlock>
 8001560:	4603      	mov	r3, r0
 8001562:	f083 0301 	eor.w	r3, r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <automation_load_rules+0x34>
		return false;
 800156c:	2300      	movs	r3, #0
 800156e:	e0c5      	b.n	80016fc <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 8001570:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001574:	2b20      	cmp	r3, #32
 8001576:	d901      	bls.n	800157c <automation_load_rules+0x40>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0bf      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 800157c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001580:	3302      	adds	r3, #2
 8001582:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001586:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800158a:	2b00      	cmp	r3, #0
 800158c:	d12c      	bne.n	80015e8 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800158e:	2300      	movs	r3, #0
 8001590:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001594:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 8001598:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800159c:	2202      	movs	r2, #2
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fdd7 	bl	8002152 <EEPROM_LoadBlock>
 80015a4:	4603      	mov	r3, r0
 80015a6:	f083 0301 	eor.w	r3, r3, #1
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <automation_load_rules+0x78>
			return false;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e0a3      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015b4:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015b8:	2102      	movs	r1, #2
 80015ba:	4618      	mov	r0, r3
 80015bc:	f004 fb4a 	bl	8005c54 <modbus_crc16>
 80015c0:	4603      	mov	r3, r0
 80015c2:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015c6:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015ca:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d001      	beq.n	80015d6 <automation_load_rules+0x9a>
			return false;
 80015d2:	2300      	movs	r3, #0
 80015d4:	e092      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001708 <automation_load_rules+0x1cc>)
 80015d8:	2200      	movs	r2, #0
 80015da:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015dc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015e0:	3302      	adds	r3, #2
 80015e2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015e6:	e07b      	b.n	80016e0 <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015e8:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ec:	461a      	mov	r2, r3
 80015ee:	0092      	lsls	r2, r2, #2
 80015f0:	441a      	add	r2, r3
 80015f2:	0052      	lsls	r2, r2, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	4639      	mov	r1, r7
 80015fc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001600:	4618      	mov	r0, r3
 8001602:	f000 fda6 	bl	8002152 <EEPROM_LoadBlock>
 8001606:	4603      	mov	r3, r0
 8001608:	f083 0301 	eor.w	r3, r3, #1
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <automation_load_rules+0xda>
			return false;
 8001612:	2300      	movs	r3, #0
 8001614:	e072      	b.n	80016fc <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001616:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800161a:	461a      	mov	r2, r3
 800161c:	0092      	lsls	r2, r2, #2
 800161e:	441a      	add	r2, r3
 8001620:	0052      	lsls	r2, r2, #1
 8001622:	4413      	add	r3, r2
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	b29a      	uxth	r2, r3
 8001628:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800162c:	4413      	add	r3, r2
 800162e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001638:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 800163c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001640:	2202      	movs	r2, #2
 8001642:	4618      	mov	r0, r3
 8001644:	f000 fd85 	bl	8002152 <EEPROM_LoadBlock>
 8001648:	4603      	mov	r3, r0
 800164a:	f083 0301 	eor.w	r3, r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <automation_load_rules+0x11c>
			return false;
 8001654:	2300      	movs	r3, #0
 8001656:	e051      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001658:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800165c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001660:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001664:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001666:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800166a:	3302      	adds	r3, #2
 800166c:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001670:	4611      	mov	r1, r2
 8001672:	2216      	movs	r2, #22
 8001674:	fb01 f202 	mul.w	r2, r1, r2
 8001678:	4639      	mov	r1, r7
 800167a:	4618      	mov	r0, r3
 800167c:	f017 f827 	bl	80186ce <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 8001680:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001684:	461a      	mov	r2, r3
 8001686:	0092      	lsls	r2, r2, #2
 8001688:	441a      	add	r2, r3
 800168a:	0052      	lsls	r2, r2, #1
 800168c:	4413      	add	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	b29b      	uxth	r3, r3
 8001692:	3302      	adds	r3, #2
 8001694:	b29a      	uxth	r2, r3
 8001696:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f004 fad9 	bl	8005c54 <modbus_crc16>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016a8:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016ac:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d001      	beq.n	80016b8 <automation_load_rules+0x17c>
			return false;
 80016b4:	2300      	movs	r3, #0
 80016b6:	e021      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016b8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016bc:	3302      	adds	r3, #2
 80016be:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016c2:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016c6:	461a      	mov	r2, r3
 80016c8:	2316      	movs	r3, #22
 80016ca:	fb03 f202 	mul.w	r2, r3, r2
 80016ce:	463b      	mov	r3, r7
 80016d0:	4619      	mov	r1, r3
 80016d2:	480e      	ldr	r0, [pc, #56]	@ (800170c <automation_load_rules+0x1d0>)
 80016d4:	f016 fffb 	bl	80186ce <memcpy>
		rule_count = saved_count;
 80016d8:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001708 <automation_load_rules+0x1cc>)
 80016de:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016e0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016e4:	4618      	mov	r0, r3
 80016e6:	f002 fa01 	bl	8003aec <io_virtual_load>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f083 0301 	eor.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <automation_load_rules+0x1be>
		return false;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e000      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	return true;
 80016fa:	2301      	movs	r3, #1
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000644 	.word	0x20000644
 800170c:	20000384 	.word	0x20000384

08001710 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 7;

void display_Setup() {
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001714:	f000 fe94 	bl	8002440 <ssd1306_Init>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}

0800171c <display_Boot>:

void display_Boot(void) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8001722:	2000      	movs	r0, #0
 8001724:	f000 fef6 	bl	8002514 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001728:	2114      	movs	r1, #20
 800172a:	200a      	movs	r0, #10
 800172c:	f001 f83e 	bl	80027ac <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001730:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <display_Boot+0x44>)
 8001732:	2201      	movs	r2, #1
 8001734:	9200      	str	r2, [sp, #0]
 8001736:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001738:	480a      	ldr	r0, [pc, #40]	@ (8001764 <display_Boot+0x48>)
 800173a:	f001 f811 	bl	8002760 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800173e:	212d      	movs	r1, #45	@ 0x2d
 8001740:	2019      	movs	r0, #25
 8001742:	f001 f833 	bl	80027ac <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001746:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <display_Boot+0x4c>)
 8001748:	2201      	movs	r2, #1
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800174e:	4807      	ldr	r0, [pc, #28]	@ (800176c <display_Boot+0x50>)
 8001750:	f001 f806 	bl	8002760 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001754:	f000 fef6 	bl	8002544 <ssd1306_UpdateScreen>
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	0801c6fc 	.word	0x0801c6fc
 8001764:	0801a750 	.word	0x0801a750
 8001768:	0801c6f0 	.word	0x0801c6f0
 800176c:	0801a75c 	.word	0x0801a75c

08001770 <display_StatusPage>:

void display_StatusPage(void) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b090      	sub	sp, #64	@ 0x40
 8001774:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001776:	4bc0      	ldr	r3, [pc, #768]	@ (8001a78 <display_StatusPage+0x308>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	2b07      	cmp	r3, #7
 800177c:	f200 8351 	bhi.w	8001e22 <display_StatusPage+0x6b2>
 8001780:	a201      	add	r2, pc, #4	@ (adr r2, 8001788 <display_StatusPage+0x18>)
 8001782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001786:	bf00      	nop
 8001788:	080017a9 	.word	0x080017a9
 800178c:	0800188d 	.word	0x0800188d
 8001790:	08001983 	.word	0x08001983
 8001794:	08001abd 	.word	0x08001abd
 8001798:	08001b37 	.word	0x08001b37
 800179c:	08001bcd 	.word	0x08001bcd
 80017a0:	08001ca3 	.word	0x08001ca3
 80017a4:	08001d9d 	.word	0x08001d9d
		case 0:
			ssd1306_Fill(Black);
 80017a8:	2000      	movs	r0, #0
 80017aa:	f000 feb3 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017ae:	2100      	movs	r1, #0
 80017b0:	2019      	movs	r0, #25
 80017b2:	f000 fffb 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017b6:	4bb1      	ldr	r3, [pc, #708]	@ (8001a7c <display_StatusPage+0x30c>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	9200      	str	r2, [sp, #0]
 80017bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017be:	48b0      	ldr	r0, [pc, #704]	@ (8001a80 <display_StatusPage+0x310>)
 80017c0:	f000 ffce 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017c4:	2119      	movs	r1, #25
 80017c6:	2002      	movs	r0, #2
 80017c8:	f000 fff0 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017cc:	f004 fa36 	bl	8005c3c <modbusGetSlaveAddress>
 80017d0:	4603      	mov	r3, r0
 80017d2:	461a      	mov	r2, r3
 80017d4:	f107 0314 	add.w	r3, r7, #20
 80017d8:	49aa      	ldr	r1, [pc, #680]	@ (8001a84 <display_StatusPage+0x314>)
 80017da:	4618      	mov	r0, r3
 80017dc:	f016 fe78 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017e0:	4ba9      	ldr	r3, [pc, #676]	@ (8001a88 <display_StatusPage+0x318>)
 80017e2:	f107 0014 	add.w	r0, r7, #20
 80017e6:	2201      	movs	r2, #1
 80017e8:	9200      	str	r2, [sp, #0]
 80017ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017ec:	f000 ffb8 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017f0:	2128      	movs	r1, #40	@ 0x28
 80017f2:	2002      	movs	r0, #2
 80017f4:	f000 ffda 	bl	80027ac <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017f8:	f000 fdb4 	bl	8002364 <INA226_ReadBusVoltage>
 80017fc:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001800:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001804:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001808:	eef4 7ac7 	vcmpe.f32	s15, s14
 800180c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001810:	dd0a      	ble.n	8001828 <display_StatusPage+0xb8>
 8001812:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001814:	f7fe fec0 	bl	8000598 <__aeabi_f2d>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	f107 0014 	add.w	r0, r7, #20
 8001820:	499a      	ldr	r1, [pc, #616]	@ (8001a8c <display_StatusPage+0x31c>)
 8001822:	f016 fe55 	bl	80184d0 <siprintf>
 8001826:	e009      	b.n	800183c <display_StatusPage+0xcc>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001828:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800182a:	f7fe feb5 	bl	8000598 <__aeabi_f2d>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	f107 0014 	add.w	r0, r7, #20
 8001836:	4996      	ldr	r1, [pc, #600]	@ (8001a90 <display_StatusPage+0x320>)
 8001838:	f016 fe4a 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800183c:	4b92      	ldr	r3, [pc, #584]	@ (8001a88 <display_StatusPage+0x318>)
 800183e:	f107 0014 	add.w	r0, r7, #20
 8001842:	2201      	movs	r2, #1
 8001844:	9200      	str	r2, [sp, #0]
 8001846:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001848:	f000 ff8a 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 800184c:	2137      	movs	r1, #55	@ 0x37
 800184e:	2002      	movs	r0, #2
 8001850:	f000 ffac 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001854:	f000 fda6 	bl	80023a4 <INA226_ReadCurrent>
 8001858:	eef0 7a40 	vmov.f32	s15, s0
 800185c:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a94 <display_StatusPage+0x324>
 8001860:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001864:	ee17 0a90 	vmov	r0, s15
 8001868:	f7fe fe96 	bl	8000598 <__aeabi_f2d>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	f107 0014 	add.w	r0, r7, #20
 8001874:	4988      	ldr	r1, [pc, #544]	@ (8001a98 <display_StatusPage+0x328>)
 8001876:	f016 fe2b 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800187a:	4b83      	ldr	r3, [pc, #524]	@ (8001a88 <display_StatusPage+0x318>)
 800187c:	f107 0014 	add.w	r0, r7, #20
 8001880:	2201      	movs	r2, #1
 8001882:	9200      	str	r2, [sp, #0]
 8001884:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001886:	f000 ff6b 	bl	8002760 <ssd1306_WriteString>
			break;
 800188a:	e2ca      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 1:
			ssd1306_Fill(Black);
 800188c:	2000      	movs	r0, #0
 800188e:	f000 fe41 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8001892:	2100      	movs	r1, #0
 8001894:	201e      	movs	r0, #30
 8001896:	f000 ff89 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 800189a:	4b78      	ldr	r3, [pc, #480]	@ (8001a7c <display_StatusPage+0x30c>)
 800189c:	2201      	movs	r2, #1
 800189e:	9200      	str	r2, [sp, #0]
 80018a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018a2:	487e      	ldr	r0, [pc, #504]	@ (8001a9c <display_StatusPage+0x32c>)
 80018a4:	f000 ff5c 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018a8:	2119      	movs	r1, #25
 80018aa:	2002      	movs	r0, #2
 80018ac:	f000 ff7e 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018b0:	2000      	movs	r0, #0
 80018b2:	f001 f819 	bl	80028e8 <io_coil_read>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <display_StatusPage+0x150>
 80018bc:	4a78      	ldr	r2, [pc, #480]	@ (8001aa0 <display_StatusPage+0x330>)
 80018be:	e000      	b.n	80018c2 <display_StatusPage+0x152>
 80018c0:	4a78      	ldr	r2, [pc, #480]	@ (8001aa4 <display_StatusPage+0x334>)
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4978      	ldr	r1, [pc, #480]	@ (8001aa8 <display_StatusPage+0x338>)
 80018c8:	4618      	mov	r0, r3
 80018ca:	f016 fe01 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018ce:	4b6e      	ldr	r3, [pc, #440]	@ (8001a88 <display_StatusPage+0x318>)
 80018d0:	f107 0014 	add.w	r0, r7, #20
 80018d4:	2201      	movs	r2, #1
 80018d6:	9200      	str	r2, [sp, #0]
 80018d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018da:	f000 ff41 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018de:	2128      	movs	r1, #40	@ 0x28
 80018e0:	2002      	movs	r0, #2
 80018e2:	f000 ff63 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018e6:	2001      	movs	r0, #1
 80018e8:	f000 fffe 	bl	80028e8 <io_coil_read>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <display_StatusPage+0x186>
 80018f2:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa0 <display_StatusPage+0x330>)
 80018f4:	e000      	b.n	80018f8 <display_StatusPage+0x188>
 80018f6:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa4 <display_StatusPage+0x334>)
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	496b      	ldr	r1, [pc, #428]	@ (8001aac <display_StatusPage+0x33c>)
 80018fe:	4618      	mov	r0, r3
 8001900:	f016 fde6 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001904:	4b60      	ldr	r3, [pc, #384]	@ (8001a88 <display_StatusPage+0x318>)
 8001906:	f107 0014 	add.w	r0, r7, #20
 800190a:	2201      	movs	r2, #1
 800190c:	9200      	str	r2, [sp, #0]
 800190e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001910:	f000 ff26 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001914:	2119      	movs	r1, #25
 8001916:	203c      	movs	r0, #60	@ 0x3c
 8001918:	f000 ff48 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 800191c:	2002      	movs	r0, #2
 800191e:	f000 ffe3 	bl	80028e8 <io_coil_read>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <display_StatusPage+0x1bc>
 8001928:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa0 <display_StatusPage+0x330>)
 800192a:	e000      	b.n	800192e <display_StatusPage+0x1be>
 800192c:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa4 <display_StatusPage+0x334>)
 800192e:	f107 0314 	add.w	r3, r7, #20
 8001932:	495f      	ldr	r1, [pc, #380]	@ (8001ab0 <display_StatusPage+0x340>)
 8001934:	4618      	mov	r0, r3
 8001936:	f016 fdcb 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800193a:	4b53      	ldr	r3, [pc, #332]	@ (8001a88 <display_StatusPage+0x318>)
 800193c:	f107 0014 	add.w	r0, r7, #20
 8001940:	2201      	movs	r2, #1
 8001942:	9200      	str	r2, [sp, #0]
 8001944:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001946:	f000 ff0b 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800194a:	2128      	movs	r1, #40	@ 0x28
 800194c:	203c      	movs	r0, #60	@ 0x3c
 800194e:	f000 ff2d 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001952:	2003      	movs	r0, #3
 8001954:	f000 ffc8 	bl	80028e8 <io_coil_read>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <display_StatusPage+0x1f2>
 800195e:	4a50      	ldr	r2, [pc, #320]	@ (8001aa0 <display_StatusPage+0x330>)
 8001960:	e000      	b.n	8001964 <display_StatusPage+0x1f4>
 8001962:	4a50      	ldr	r2, [pc, #320]	@ (8001aa4 <display_StatusPage+0x334>)
 8001964:	f107 0314 	add.w	r3, r7, #20
 8001968:	4952      	ldr	r1, [pc, #328]	@ (8001ab4 <display_StatusPage+0x344>)
 800196a:	4618      	mov	r0, r3
 800196c:	f016 fdb0 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001970:	4b45      	ldr	r3, [pc, #276]	@ (8001a88 <display_StatusPage+0x318>)
 8001972:	f107 0014 	add.w	r0, r7, #20
 8001976:	2201      	movs	r2, #1
 8001978:	9200      	str	r2, [sp, #0]
 800197a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800197c:	f000 fef0 	bl	8002760 <ssd1306_WriteString>
			break;
 8001980:	e24f      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 2:
			ssd1306_Fill(Black);
 8001982:	2000      	movs	r0, #0
 8001984:	f000 fdc6 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001988:	2100      	movs	r1, #0
 800198a:	2004      	movs	r0, #4
 800198c:	f000 ff0e 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001990:	4b3a      	ldr	r3, [pc, #232]	@ (8001a7c <display_StatusPage+0x30c>)
 8001992:	2201      	movs	r2, #1
 8001994:	9200      	str	r2, [sp, #0]
 8001996:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001998:	4847      	ldr	r0, [pc, #284]	@ (8001ab8 <display_StatusPage+0x348>)
 800199a:	f000 fee1 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800199e:	2119      	movs	r1, #25
 80019a0:	2002      	movs	r0, #2
 80019a2:	f000 ff03 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019a6:	2000      	movs	r0, #0
 80019a8:	f001 f848 	bl	8002a3c <io_discrete_in_read>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <display_StatusPage+0x246>
 80019b2:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa0 <display_StatusPage+0x330>)
 80019b4:	e000      	b.n	80019b8 <display_StatusPage+0x248>
 80019b6:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa4 <display_StatusPage+0x334>)
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	493a      	ldr	r1, [pc, #232]	@ (8001aa8 <display_StatusPage+0x338>)
 80019be:	4618      	mov	r0, r3
 80019c0:	f016 fd86 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019c4:	4b30      	ldr	r3, [pc, #192]	@ (8001a88 <display_StatusPage+0x318>)
 80019c6:	f107 0014 	add.w	r0, r7, #20
 80019ca:	2201      	movs	r2, #1
 80019cc:	9200      	str	r2, [sp, #0]
 80019ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019d0:	f000 fec6 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019d4:	2128      	movs	r1, #40	@ 0x28
 80019d6:	2002      	movs	r0, #2
 80019d8:	f000 fee8 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019dc:	2001      	movs	r0, #1
 80019de:	f001 f82d 	bl	8002a3c <io_discrete_in_read>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <display_StatusPage+0x27c>
 80019e8:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa0 <display_StatusPage+0x330>)
 80019ea:	e000      	b.n	80019ee <display_StatusPage+0x27e>
 80019ec:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa4 <display_StatusPage+0x334>)
 80019ee:	f107 0314 	add.w	r3, r7, #20
 80019f2:	492e      	ldr	r1, [pc, #184]	@ (8001aac <display_StatusPage+0x33c>)
 80019f4:	4618      	mov	r0, r3
 80019f6:	f016 fd6b 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019fa:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <display_StatusPage+0x318>)
 80019fc:	f107 0014 	add.w	r0, r7, #20
 8001a00:	2201      	movs	r2, #1
 8001a02:	9200      	str	r2, [sp, #0]
 8001a04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a06:	f000 feab 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a0a:	2119      	movs	r1, #25
 8001a0c:	203c      	movs	r0, #60	@ 0x3c
 8001a0e:	f000 fecd 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a12:	2002      	movs	r0, #2
 8001a14:	f001 f812 	bl	8002a3c <io_discrete_in_read>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <display_StatusPage+0x2b2>
 8001a1e:	4a20      	ldr	r2, [pc, #128]	@ (8001aa0 <display_StatusPage+0x330>)
 8001a20:	e000      	b.n	8001a24 <display_StatusPage+0x2b4>
 8001a22:	4a20      	ldr	r2, [pc, #128]	@ (8001aa4 <display_StatusPage+0x334>)
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	4921      	ldr	r1, [pc, #132]	@ (8001ab0 <display_StatusPage+0x340>)
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f016 fd50 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a30:	4b15      	ldr	r3, [pc, #84]	@ (8001a88 <display_StatusPage+0x318>)
 8001a32:	f107 0014 	add.w	r0, r7, #20
 8001a36:	2201      	movs	r2, #1
 8001a38:	9200      	str	r2, [sp, #0]
 8001a3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a3c:	f000 fe90 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a40:	2128      	movs	r1, #40	@ 0x28
 8001a42:	203c      	movs	r0, #60	@ 0x3c
 8001a44:	f000 feb2 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a48:	2003      	movs	r0, #3
 8001a4a:	f000 fff7 	bl	8002a3c <io_discrete_in_read>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <display_StatusPage+0x2e8>
 8001a54:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <display_StatusPage+0x330>)
 8001a56:	e000      	b.n	8001a5a <display_StatusPage+0x2ea>
 8001a58:	4a12      	ldr	r2, [pc, #72]	@ (8001aa4 <display_StatusPage+0x334>)
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	4915      	ldr	r1, [pc, #84]	@ (8001ab4 <display_StatusPage+0x344>)
 8001a60:	4618      	mov	r0, r3
 8001a62:	f016 fd35 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a66:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <display_StatusPage+0x318>)
 8001a68:	f107 0014 	add.w	r0, r7, #20
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	9200      	str	r2, [sp, #0]
 8001a70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a72:	f000 fe75 	bl	8002760 <ssd1306_WriteString>
			break;
 8001a76:	e1d4      	b.n	8001e22 <display_StatusPage+0x6b2>
 8001a78:	20000646 	.word	0x20000646
 8001a7c:	0801c6fc 	.word	0x0801c6fc
 8001a80:	0801a768 	.word	0x0801a768
 8001a84:	0801a770 	.word	0x0801a770
 8001a88:	0801c6e4 	.word	0x0801c6e4
 8001a8c:	0801a784 	.word	0x0801a784
 8001a90:	0801a794 	.word	0x0801a794
 8001a94:	447a0000 	.word	0x447a0000
 8001a98:	0801a7a4 	.word	0x0801a7a4
 8001a9c:	0801a7b4 	.word	0x0801a7b4
 8001aa0:	0801a7bc 	.word	0x0801a7bc
 8001aa4:	0801a7c0 	.word	0x0801a7c0
 8001aa8:	0801a7c4 	.word	0x0801a7c4
 8001aac:	0801a7cc 	.word	0x0801a7cc
 8001ab0:	0801a7d4 	.word	0x0801a7d4
 8001ab4:	0801a7dc 	.word	0x0801a7dc
 8001ab8:	0801a7e4 	.word	0x0801a7e4
		case 3:
			ssd1306_Fill(Black);
 8001abc:	2000      	movs	r0, #0
 8001abe:	f000 fd29 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	2002      	movs	r0, #2
 8001ac6:	f000 fe71 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001aca:	4ba4      	ldr	r3, [pc, #656]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001acc:	2201      	movs	r2, #1
 8001ace:	9200      	str	r2, [sp, #0]
 8001ad0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ad2:	48a3      	ldr	r0, [pc, #652]	@ (8001d60 <display_StatusPage+0x5f0>)
 8001ad4:	f000 fe44 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001ad8:	2119      	movs	r1, #25
 8001ada:	2002      	movs	r0, #2
 8001adc:	f000 fe66 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001ae0:	2000      	movs	r0, #0
 8001ae2:	f001 f841 	bl	8002b68 <io_holding_reg_read>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	461a      	mov	r2, r3
 8001aea:	f107 0314 	add.w	r3, r7, #20
 8001aee:	499d      	ldr	r1, [pc, #628]	@ (8001d64 <display_StatusPage+0x5f4>)
 8001af0:	4618      	mov	r0, r3
 8001af2:	f016 fced 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001af6:	4b9c      	ldr	r3, [pc, #624]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001af8:	f107 0014 	add.w	r0, r7, #20
 8001afc:	2201      	movs	r2, #1
 8001afe:	9200      	str	r2, [sp, #0]
 8001b00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b02:	f000 fe2d 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b06:	2128      	movs	r1, #40	@ 0x28
 8001b08:	2002      	movs	r0, #2
 8001b0a:	f000 fe4f 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b0e:	2001      	movs	r0, #1
 8001b10:	f001 f82a 	bl	8002b68 <io_holding_reg_read>
 8001b14:	4603      	mov	r3, r0
 8001b16:	461a      	mov	r2, r3
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	4993      	ldr	r1, [pc, #588]	@ (8001d6c <display_StatusPage+0x5fc>)
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f016 fcd6 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b24:	4b90      	ldr	r3, [pc, #576]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001b26:	f107 0014 	add.w	r0, r7, #20
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	9200      	str	r2, [sp, #0]
 8001b2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b30:	f000 fe16 	bl	8002760 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b34:	e175      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 4:
			ssd1306_Fill(Black);
 8001b36:	2000      	movs	r0, #0
 8001b38:	f000 fcec 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	2002      	movs	r0, #2
 8001b40:	f000 fe34 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001b44:	4b85      	ldr	r3, [pc, #532]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	9200      	str	r2, [sp, #0]
 8001b4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b4c:	4884      	ldr	r0, [pc, #528]	@ (8001d60 <display_StatusPage+0x5f0>)
 8001b4e:	f000 fe07 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b52:	2119      	movs	r1, #25
 8001b54:	2002      	movs	r0, #2
 8001b56:	f000 fe29 	bl	80027ac <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode0;
			io_holding_reg_get_mode(0, &mode0);
 8001b5a:	f107 0313 	add.w	r3, r7, #19
 8001b5e:	4619      	mov	r1, r3
 8001b60:	2000      	movs	r0, #0
 8001b62:	f001 f8cd 	bl	8002d00 <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0 == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001b66:	7cfb      	ldrb	r3, [r7, #19]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <display_StatusPage+0x400>
 8001b6c:	4a80      	ldr	r2, [pc, #512]	@ (8001d70 <display_StatusPage+0x600>)
 8001b6e:	e000      	b.n	8001b72 <display_StatusPage+0x402>
 8001b70:	4a80      	ldr	r2, [pc, #512]	@ (8001d74 <display_StatusPage+0x604>)
 8001b72:	f107 0314 	add.w	r3, r7, #20
 8001b76:	4980      	ldr	r1, [pc, #512]	@ (8001d78 <display_StatusPage+0x608>)
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f016 fca9 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b7e:	4b7a      	ldr	r3, [pc, #488]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001b80:	f107 0014 	add.w	r0, r7, #20
 8001b84:	2201      	movs	r2, #1
 8001b86:	9200      	str	r2, [sp, #0]
 8001b88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b8a:	f000 fde9 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b8e:	2128      	movs	r1, #40	@ 0x28
 8001b90:	2002      	movs	r0, #2
 8001b92:	f000 fe0b 	bl	80027ac <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode1;
			io_holding_reg_get_mode(1, &mode1);
 8001b96:	f107 0312 	add.w	r3, r7, #18
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	f001 f8af 	bl	8002d00 <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1 == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001ba2:	7cbb      	ldrb	r3, [r7, #18]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d101      	bne.n	8001bac <display_StatusPage+0x43c>
 8001ba8:	4a71      	ldr	r2, [pc, #452]	@ (8001d70 <display_StatusPage+0x600>)
 8001baa:	e000      	b.n	8001bae <display_StatusPage+0x43e>
 8001bac:	4a71      	ldr	r2, [pc, #452]	@ (8001d74 <display_StatusPage+0x604>)
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	4972      	ldr	r1, [pc, #456]	@ (8001d7c <display_StatusPage+0x60c>)
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f016 fc8b 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bba:	4b6b      	ldr	r3, [pc, #428]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001bbc:	f107 0014 	add.w	r0, r7, #20
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	9200      	str	r2, [sp, #0]
 8001bc4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bc6:	f000 fdcb 	bl	8002760 <ssd1306_WriteString>

			break;
 8001bca:	e12a      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 5:
			ssd1306_Fill(Black);
 8001bcc:	2000      	movs	r0, #0
 8001bce:	f000 fca1 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	200c      	movs	r0, #12
 8001bd6:	f000 fde9 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001bda:	4b60      	ldr	r3, [pc, #384]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	9200      	str	r2, [sp, #0]
 8001be0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001be2:	4867      	ldr	r0, [pc, #412]	@ (8001d80 <display_StatusPage+0x610>)
 8001be4:	f000 fdbc 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001be8:	2119      	movs	r1, #25
 8001bea:	2002      	movs	r0, #2
 8001bec:	f000 fdde 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	f001 fabb 	bl	800316c <io_input_reg_read>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	f107 0314 	add.w	r3, r7, #20
 8001bfe:	4959      	ldr	r1, [pc, #356]	@ (8001d64 <display_StatusPage+0x5f4>)
 8001c00:	4618      	mov	r0, r3
 8001c02:	f016 fc65 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c06:	4b58      	ldr	r3, [pc, #352]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c08:	f107 0014 	add.w	r0, r7, #20
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	9200      	str	r2, [sp, #0]
 8001c10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c12:	f000 fda5 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001c16:	2128      	movs	r1, #40	@ 0x28
 8001c18:	2002      	movs	r0, #2
 8001c1a:	f000 fdc7 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001c1e:	2001      	movs	r0, #1
 8001c20:	f001 faa4 	bl	800316c <io_input_reg_read>
 8001c24:	4603      	mov	r3, r0
 8001c26:	461a      	mov	r2, r3
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	494f      	ldr	r1, [pc, #316]	@ (8001d6c <display_StatusPage+0x5fc>)
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f016 fc4e 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c34:	4b4c      	ldr	r3, [pc, #304]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c36:	f107 0014 	add.w	r0, r7, #20
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	9200      	str	r2, [sp, #0]
 8001c3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c40:	f000 fd8e 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001c44:	2119      	movs	r1, #25
 8001c46:	203c      	movs	r0, #60	@ 0x3c
 8001c48:	f000 fdb0 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001c4c:	2002      	movs	r0, #2
 8001c4e:	f001 fa8d 	bl	800316c <io_input_reg_read>
 8001c52:	4603      	mov	r3, r0
 8001c54:	461a      	mov	r2, r3
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	494a      	ldr	r1, [pc, #296]	@ (8001d84 <display_StatusPage+0x614>)
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f016 fc37 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c62:	4b41      	ldr	r3, [pc, #260]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c64:	f107 0014 	add.w	r0, r7, #20
 8001c68:	2201      	movs	r2, #1
 8001c6a:	9200      	str	r2, [sp, #0]
 8001c6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c6e:	f000 fd77 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001c72:	2128      	movs	r1, #40	@ 0x28
 8001c74:	203c      	movs	r0, #60	@ 0x3c
 8001c76:	f000 fd99 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001c7a:	2003      	movs	r0, #3
 8001c7c:	f001 fa76 	bl	800316c <io_input_reg_read>
 8001c80:	4603      	mov	r3, r0
 8001c82:	461a      	mov	r2, r3
 8001c84:	f107 0314 	add.w	r3, r7, #20
 8001c88:	493f      	ldr	r1, [pc, #252]	@ (8001d88 <display_StatusPage+0x618>)
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f016 fc20 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c90:	4b35      	ldr	r3, [pc, #212]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c92:	f107 0014 	add.w	r0, r7, #20
 8001c96:	2201      	movs	r2, #1
 8001c98:	9200      	str	r2, [sp, #0]
 8001c9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c9c:	f000 fd60 	bl	8002760 <ssd1306_WriteString>
			break;
 8001ca0:	e0bf      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 6:
			ssd1306_Fill(Black);
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	f000 fc36 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001ca8:	2100      	movs	r1, #0
 8001caa:	2007      	movs	r0, #7
 8001cac:	f000 fd7e 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	9200      	str	r2, [sp, #0]
 8001cb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cb8:	4834      	ldr	r0, [pc, #208]	@ (8001d8c <display_StatusPage+0x61c>)
 8001cba:	f000 fd51 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001cbe:	2119      	movs	r1, #25
 8001cc0:	2002      	movs	r0, #2
 8001cc2:	f000 fd73 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001cc6:	f7ff fae1 	bl	800128c <automation_get_rule_count>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	461a      	mov	r2, r3
 8001cce:	f107 0314 	add.w	r3, r7, #20
 8001cd2:	492f      	ldr	r1, [pc, #188]	@ (8001d90 <display_StatusPage+0x620>)
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f016 fbfb 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cda:	4b23      	ldr	r3, [pc, #140]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001cdc:	f107 0014 	add.w	r0, r7, #20
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	9200      	str	r2, [sp, #0]
 8001ce4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ce6:	f000 fd3b 	bl	8002760 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	823b      	strh	r3, [r7, #16]
			uint16_t virtHolding = 0;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	81fb      	strh	r3, [r7, #14]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001cf2:	f107 0310 	add.w	r3, r7, #16
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	f001 fd9d 	bl	8003838 <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001cfe:	f107 030e 	add.w	r3, r7, #14
 8001d02:	4619      	mov	r1, r3
 8001d04:	2001      	movs	r0, #1
 8001d06:	f001 fd97 	bl	8003838 <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001d0a:	2128      	movs	r1, #40	@ 0x28
 8001d0c:	2002      	movs	r0, #2
 8001d0e:	f000 fd4d 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001d12:	8a3b      	ldrh	r3, [r7, #16]
 8001d14:	461a      	mov	r2, r3
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	491e      	ldr	r1, [pc, #120]	@ (8001d94 <display_StatusPage+0x624>)
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f016 fbd7 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d22:	4b11      	ldr	r3, [pc, #68]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001d24:	f107 0014 	add.w	r0, r7, #20
 8001d28:	2201      	movs	r2, #1
 8001d2a:	9200      	str	r2, [sp, #0]
 8001d2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d2e:	f000 fd17 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001d32:	2137      	movs	r1, #55	@ 0x37
 8001d34:	2002      	movs	r0, #2
 8001d36:	f000 fd39 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001d3a:	89fb      	ldrh	r3, [r7, #14]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	f107 0314 	add.w	r3, r7, #20
 8001d42:	4915      	ldr	r1, [pc, #84]	@ (8001d98 <display_StatusPage+0x628>)
 8001d44:	4618      	mov	r0, r3
 8001d46:	f016 fbc3 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d4a:	4b07      	ldr	r3, [pc, #28]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001d4c:	f107 0014 	add.w	r0, r7, #20
 8001d50:	2201      	movs	r2, #1
 8001d52:	9200      	str	r2, [sp, #0]
 8001d54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d56:	f000 fd03 	bl	8002760 <ssd1306_WriteString>
			break;
 8001d5a:	e062      	b.n	8001e22 <display_StatusPage+0x6b2>
 8001d5c:	0801c6fc 	.word	0x0801c6fc
 8001d60:	0801a7f0 	.word	0x0801a7f0
 8001d64:	0801a7fc 	.word	0x0801a7fc
 8001d68:	0801c6e4 	.word	0x0801c6e4
 8001d6c:	0801a804 	.word	0x0801a804
 8001d70:	0801a80c 	.word	0x0801a80c
 8001d74:	0801a814 	.word	0x0801a814
 8001d78:	0801a7c4 	.word	0x0801a7c4
 8001d7c:	0801a7cc 	.word	0x0801a7cc
 8001d80:	0801a81c 	.word	0x0801a81c
 8001d84:	0801a828 	.word	0x0801a828
 8001d88:	0801a830 	.word	0x0801a830
 8001d8c:	0801a838 	.word	0x0801a838
 8001d90:	0801a844 	.word	0x0801a844
 8001d94:	0801a850 	.word	0x0801a850
 8001d98:	0801a860 	.word	0x0801a860
		case 7:
			ssd1306_Fill(Black);
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	f000 fbb9 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001da2:	2100      	movs	r1, #0
 8001da4:	2032      	movs	r0, #50	@ 0x32
 8001da6:	f000 fd01 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001daa:	4b2c      	ldr	r3, [pc, #176]	@ (8001e5c <display_StatusPage+0x6ec>)
 8001dac:	2201      	movs	r2, #1
 8001dae:	9200      	str	r2, [sp, #0]
 8001db0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001db2:	482b      	ldr	r0, [pc, #172]	@ (8001e60 <display_StatusPage+0x6f0>)
 8001db4:	f000 fcd4 	bl	8002760 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001db8:	1d3b      	adds	r3, r7, #4
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f005 fad4 	bl	8007368 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001dc0:	2119      	movs	r1, #25
 8001dc2:	2002      	movs	r0, #2
 8001dc4:	f000 fcf2 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001dc8:	79bb      	ldrb	r3, [r7, #6]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	797b      	ldrb	r3, [r7, #5]
 8001dce:	4619      	mov	r1, r3
 8001dd0:	793b      	ldrb	r3, [r7, #4]
 8001dd2:	f107 0014 	add.w	r0, r7, #20
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4922      	ldr	r1, [pc, #136]	@ (8001e64 <display_StatusPage+0x6f4>)
 8001ddc:	f016 fb78 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001de0:	4b21      	ldr	r3, [pc, #132]	@ (8001e68 <display_StatusPage+0x6f8>)
 8001de2:	f107 0014 	add.w	r0, r7, #20
 8001de6:	2201      	movs	r2, #1
 8001de8:	9200      	str	r2, [sp, #0]
 8001dea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dec:	f000 fcb8 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001df0:	2128      	movs	r1, #40	@ 0x28
 8001df2:	2002      	movs	r0, #2
 8001df4:	f000 fcda 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001df8:	7a3b      	ldrb	r3, [r7, #8]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	7a7b      	ldrb	r3, [r7, #9]
 8001dfe:	4619      	mov	r1, r3
 8001e00:	7abb      	ldrb	r3, [r7, #10]
 8001e02:	f107 0014 	add.w	r0, r7, #20
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	4918      	ldr	r1, [pc, #96]	@ (8001e6c <display_StatusPage+0x6fc>)
 8001e0c:	f016 fb60 	bl	80184d0 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e10:	4b15      	ldr	r3, [pc, #84]	@ (8001e68 <display_StatusPage+0x6f8>)
 8001e12:	f107 0014 	add.w	r0, r7, #20
 8001e16:	2201      	movs	r2, #1
 8001e18:	9200      	str	r2, [sp, #0]
 8001e1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e1c:	f000 fca0 	bl	8002760 <ssd1306_WriteString>
			break;
 8001e20:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001e22:	2138      	movs	r1, #56	@ 0x38
 8001e24:	206e      	movs	r0, #110	@ 0x6e
 8001e26:	f000 fcc1 	bl	80027ac <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001e2a:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <display_StatusPage+0x700>)
 8001e2c:	881b      	ldrh	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	4b10      	ldr	r3, [pc, #64]	@ (8001e74 <display_StatusPage+0x704>)
 8001e32:	881b      	ldrh	r3, [r3, #0]
 8001e34:	f107 0014 	add.w	r0, r7, #20
 8001e38:	490f      	ldr	r1, [pc, #60]	@ (8001e78 <display_StatusPage+0x708>)
 8001e3a:	f016 fb49 	bl	80184d0 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <display_StatusPage+0x6f8>)
 8001e40:	f107 0014 	add.w	r0, r7, #20
 8001e44:	2201      	movs	r2, #1
 8001e46:	9200      	str	r2, [sp, #0]
 8001e48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e4a:	f000 fc89 	bl	8002760 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001e4e:	f000 fb79 	bl	8002544 <ssd1306_UpdateScreen>
}
 8001e52:	bf00      	nop
 8001e54:	3738      	adds	r7, #56	@ 0x38
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	0801c6fc 	.word	0x0801c6fc
 8001e60:	0801a874 	.word	0x0801a874
 8001e64:	0801a878 	.word	0x0801a878
 8001e68:	0801c6e4 	.word	0x0801c6e4
 8001e6c:	0801a888 	.word	0x0801a888
 8001e70:	20000646 	.word	0x20000646
 8001e74:	20000000 	.word	0x20000000
 8001e78:	0801a89c 	.word	0x0801a89c

08001e7c <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af02      	add	r7, sp, #8
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8001e86:	2000      	movs	r0, #0
 8001e88:	f000 fb44 	bl	8002514 <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	2019      	movs	r0, #25
 8001e90:	f000 fc8c 	bl	80027ac <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8001e94:	4b3b      	ldr	r3, [pc, #236]	@ (8001f84 <display_FactoryResetPage+0x108>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	9200      	str	r2, [sp, #0]
 8001e9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e9c:	483a      	ldr	r0, [pc, #232]	@ (8001f88 <display_FactoryResetPage+0x10c>)
 8001e9e:	f000 fc5f 	bl	8002760 <ssd1306_WriteString>

	switch (page) {
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	2b03      	cmp	r3, #3
 8001ea6:	d867      	bhi.n	8001f78 <display_FactoryResetPage+0xfc>
 8001ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8001eb0 <display_FactoryResetPage+0x34>)
 8001eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eae:	bf00      	nop
 8001eb0:	08001ec1 	.word	0x08001ec1
 8001eb4:	08001eef 	.word	0x08001eef
 8001eb8:	08001f1d 	.word	0x08001f1d
 8001ebc:	08001f4b 	.word	0x08001f4b
		case 0:
			ssd1306_SetCursor(2, 25);
 8001ec0:	2119      	movs	r1, #25
 8001ec2:	2002      	movs	r0, #2
 8001ec4:	f000 fc72 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001ec8:	4b30      	ldr	r3, [pc, #192]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001eca:	2201      	movs	r2, #1
 8001ecc:	9200      	str	r2, [sp, #0]
 8001ece:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ed0:	482f      	ldr	r0, [pc, #188]	@ (8001f90 <display_FactoryResetPage+0x114>)
 8001ed2:	f000 fc45 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001ed6:	2128      	movs	r1, #40	@ 0x28
 8001ed8:	2002      	movs	r0, #2
 8001eda:	f000 fc67 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 8001ede:	4b2b      	ldr	r3, [pc, #172]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	9200      	str	r2, [sp, #0]
 8001ee4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ee6:	482b      	ldr	r0, [pc, #172]	@ (8001f94 <display_FactoryResetPage+0x118>)
 8001ee8:	f000 fc3a 	bl	8002760 <ssd1306_WriteString>
			break;
 8001eec:	e044      	b.n	8001f78 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 8001eee:	2119      	movs	r1, #25
 8001ef0:	2002      	movs	r0, #2
 8001ef2:	f000 fc5b 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 8001ef6:	4b25      	ldr	r3, [pc, #148]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001ef8:	2201      	movs	r2, #1
 8001efa:	9200      	str	r2, [sp, #0]
 8001efc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001efe:	4826      	ldr	r0, [pc, #152]	@ (8001f98 <display_FactoryResetPage+0x11c>)
 8001f00:	f000 fc2e 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f04:	2128      	movs	r1, #40	@ 0x28
 8001f06:	2002      	movs	r0, #2
 8001f08:	f000 fc50 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	9200      	str	r2, [sp, #0]
 8001f12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f14:	4821      	ldr	r0, [pc, #132]	@ (8001f9c <display_FactoryResetPage+0x120>)
 8001f16:	f000 fc23 	bl	8002760 <ssd1306_WriteString>
			break;
 8001f1a:	e02d      	b.n	8001f78 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 8001f1c:	2119      	movs	r1, #25
 8001f1e:	2002      	movs	r0, #2
 8001f20:	f000 fc44 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8001f24:	4b19      	ldr	r3, [pc, #100]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	9200      	str	r2, [sp, #0]
 8001f2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f2c:	481c      	ldr	r0, [pc, #112]	@ (8001fa0 <display_FactoryResetPage+0x124>)
 8001f2e:	f000 fc17 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f32:	2128      	movs	r1, #40	@ 0x28
 8001f34:	2002      	movs	r0, #2
 8001f36:	f000 fc39 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001f3a:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	9200      	str	r2, [sp, #0]
 8001f40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f42:	4816      	ldr	r0, [pc, #88]	@ (8001f9c <display_FactoryResetPage+0x120>)
 8001f44:	f000 fc0c 	bl	8002760 <ssd1306_WriteString>
			break;
 8001f48:	e016      	b.n	8001f78 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 8001f4a:	2119      	movs	r1, #25
 8001f4c:	2002      	movs	r0, #2
 8001f4e:	f000 fc2d 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8001f52:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	9200      	str	r2, [sp, #0]
 8001f58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f5a:	4812      	ldr	r0, [pc, #72]	@ (8001fa4 <display_FactoryResetPage+0x128>)
 8001f5c:	f000 fc00 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f60:	2128      	movs	r1, #40	@ 0x28
 8001f62:	2002      	movs	r0, #2
 8001f64:	f000 fc22 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001f68:	4b08      	ldr	r3, [pc, #32]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	9200      	str	r2, [sp, #0]
 8001f6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f70:	480a      	ldr	r0, [pc, #40]	@ (8001f9c <display_FactoryResetPage+0x120>)
 8001f72:	f000 fbf5 	bl	8002760 <ssd1306_WriteString>
			break;
 8001f76:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8001f78:	f000 fae4 	bl	8002544 <ssd1306_UpdateScreen>
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	0801c6fc 	.word	0x0801c6fc
 8001f88:	0801a8a4 	.word	0x0801a8a4
 8001f8c:	0801c6e4 	.word	0x0801c6e4
 8001f90:	0801a8ac 	.word	0x0801a8ac
 8001f94:	0801a8c0 	.word	0x0801a8c0
 8001f98:	0801a8d0 	.word	0x0801a8d0
 8001f9c:	0801a75c 	.word	0x0801a75c
 8001fa0:	0801a8e4 	.word	0x0801a8e4
 8001fa4:	0801a8f8 	.word	0x0801a8f8

08001fa8 <display_BtnPress>:

void display_BtnPress() {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001fac:	4b09      	ldr	r3, [pc, #36]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fae:	881a      	ldrh	r2, [r3, #0]
 8001fb0:	4b09      	ldr	r3, [pc, #36]	@ (8001fd8 <display_BtnPress+0x30>)
 8001fb2:	881b      	ldrh	r3, [r3, #0]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d103      	bne.n	8001fc0 <display_BtnPress+0x18>
		currentPage = 0;
 8001fb8:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	801a      	strh	r2, [r3, #0]
 8001fbe:	e005      	b.n	8001fcc <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001fc0:	4b04      	ldr	r3, [pc, #16]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	4b02      	ldr	r3, [pc, #8]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fca:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001fcc:	f7ff fbd0 	bl	8001770 <display_StatusPage>
}
 8001fd0:	bf00      	nop
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20000646 	.word	0x20000646
 8001fd8:	20000000 	.word	0x20000000

08001fdc <display_setPage>:

void display_setPage(uint16_t page) {
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001fe6:	4b07      	ldr	r3, [pc, #28]	@ (8002004 <display_setPage+0x28>)
 8001fe8:	881b      	ldrh	r3, [r3, #0]
 8001fea:	88fa      	ldrh	r2, [r7, #6]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d803      	bhi.n	8001ff8 <display_setPage+0x1c>
	currentPage = page;
 8001ff0:	4a05      	ldr	r2, [pc, #20]	@ (8002008 <display_setPage+0x2c>)
 8001ff2:	88fb      	ldrh	r3, [r7, #6]
 8001ff4:	8013      	strh	r3, [r2, #0]
 8001ff6:	e000      	b.n	8001ffa <display_setPage+0x1e>
	if (page > endPage) return;
 8001ff8:	bf00      	nop
}
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	20000000 	.word	0x20000000
 8002008:	20000646 	.word	0x20000646

0800200c <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b08c      	sub	sp, #48	@ 0x30
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	6039      	str	r1, [r7, #0]
 8002016:	80fb      	strh	r3, [r7, #6]
 8002018:	4613      	mov	r3, r2
 800201a:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 800201c:	e04d      	b.n	80020ba <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 800201e:	88fb      	ldrh	r3, [r7, #6]
 8002020:	b2db      	uxtb	r3, r3
 8002022:	f003 031f 	and.w	r3, r3, #31
 8002026:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 800202a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800202e:	f1c3 0320 	rsb	r3, r3, #32
 8002032:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8002036:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800203a:	b29b      	uxth	r3, r3
 800203c:	88ba      	ldrh	r2, [r7, #4]
 800203e:	429a      	cmp	r2, r3
 8002040:	d202      	bcs.n	8002048 <EEPROM_Write+0x3c>
 8002042:	88bb      	ldrh	r3, [r7, #4]
 8002044:	b2db      	uxtb	r3, r3
 8002046:	e001      	b.n	800204c <EEPROM_Write+0x40>
 8002048:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800204c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8002050:	88fb      	ldrh	r3, [r7, #6]
 8002052:	0a1b      	lsrs	r3, r3, #8
 8002054:	b29b      	uxth	r3, r3
 8002056:	b2db      	uxtb	r3, r3
 8002058:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 800205a:	88fb      	ldrh	r3, [r7, #6]
 800205c:	b2db      	uxtb	r3, r3
 800205e:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8002060:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8002064:	f107 0308 	add.w	r3, r7, #8
 8002068:	3302      	adds	r3, #2
 800206a:	6839      	ldr	r1, [r7, #0]
 800206c:	4618      	mov	r0, r3
 800206e:	f016 fb2e 	bl	80186ce <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8002072:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002076:	b29b      	uxth	r3, r3
 8002078:	3302      	adds	r3, #2
 800207a:	b29a      	uxth	r2, r3
 800207c:	f107 0308 	add.w	r3, r7, #8
 8002080:	4619      	mov	r1, r3
 8002082:	20ae      	movs	r0, #174	@ 0xae
 8002084:	f000 f888 	bl	8002198 <I2C_Transmit>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <EEPROM_Write+0x86>
			return false;
 800208e:	2300      	movs	r3, #0
 8002090:	e017      	b.n	80020c2 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8002092:	2005      	movs	r0, #5
 8002094:	f006 f87a 	bl	800818c <HAL_Delay>

		memAddr += writeLen;
 8002098:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800209c:	b29a      	uxth	r2, r3
 800209e:	88fb      	ldrh	r3, [r7, #6]
 80020a0:	4413      	add	r3, r2
 80020a2:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 80020a4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80020a8:	683a      	ldr	r2, [r7, #0]
 80020aa:	4413      	add	r3, r2
 80020ac:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 80020ae:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	88ba      	ldrh	r2, [r7, #4]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 80020ba:	88bb      	ldrh	r3, [r7, #4]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1ae      	bne.n	800201e <EEPROM_Write+0x12>
	}

	return true;
 80020c0:	2301      	movs	r3, #1
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3730      	adds	r7, #48	@ 0x30
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b084      	sub	sp, #16
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	4603      	mov	r3, r0
 80020d2:	6039      	str	r1, [r7, #0]
 80020d4:	80fb      	strh	r3, [r7, #6]
 80020d6:	4613      	mov	r3, r2
 80020d8:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 80020da:	88fb      	ldrh	r3, [r7, #6]
 80020dc:	0a1b      	lsrs	r3, r3, #8
 80020de:	b29b      	uxth	r3, r3
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	733b      	strb	r3, [r7, #12]
 80020e4:	88fb      	ldrh	r3, [r7, #6]
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 80020ea:	f107 030c 	add.w	r3, r7, #12
 80020ee:	2202      	movs	r2, #2
 80020f0:	4619      	mov	r1, r3
 80020f2:	20ae      	movs	r0, #174	@ 0xae
 80020f4:	f000 f850 	bl	8002198 <I2C_Transmit>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <EEPROM_Read+0x38>
		return false;
 80020fe:	2300      	movs	r3, #0
 8002100:	e00b      	b.n	800211a <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8002102:	88bb      	ldrh	r3, [r7, #4]
 8002104:	461a      	mov	r2, r3
 8002106:	6839      	ldr	r1, [r7, #0]
 8002108:	20af      	movs	r0, #175	@ 0xaf
 800210a:	f000 f85f 	bl	80021cc <I2C_Receive>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <EEPROM_Read+0x4e>
		return false;
 8002114:	2300      	movs	r3, #0
 8002116:	e000      	b.n	800211a <EEPROM_Read+0x50>
	}

	return true;
 8002118:	2301      	movs	r3, #1
}
 800211a:	4618      	mov	r0, r3
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	4603      	mov	r3, r0
 800212a:	6039      	str	r1, [r7, #0]
 800212c:	80fb      	strh	r3, [r7, #6]
 800212e:	4613      	mov	r3, r2
 8002130:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8002132:	88bb      	ldrh	r3, [r7, #4]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d101      	bne.n	800213c <EEPROM_WriteBlock+0x1a>
 8002138:	2301      	movs	r3, #1
 800213a:	e006      	b.n	800214a <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 800213c:	88ba      	ldrh	r2, [r7, #4]
 800213e:	88fb      	ldrh	r3, [r7, #6]
 8002140:	6839      	ldr	r1, [r7, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff ff62 	bl	800200c <EEPROM_Write>
 8002148:	4603      	mov	r3, r0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	4603      	mov	r3, r0
 800215a:	6039      	str	r1, [r7, #0]
 800215c:	80fb      	strh	r3, [r7, #6]
 800215e:	4613      	mov	r3, r2
 8002160:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8002162:	88ba      	ldrh	r2, [r7, #4]
 8002164:	88fb      	ldrh	r3, [r7, #6]
 8002166:	6839      	ldr	r1, [r7, #0]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff ffae 	bl	80020ca <EEPROM_Read>
 800216e:	4603      	mov	r3, r0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8002180:	4a04      	ldr	r2, [pc, #16]	@ (8002194 <I2C_Setup+0x1c>)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6013      	str	r3, [r2, #0]
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	20000648 	.word	0x20000648

08002198 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af02      	add	r7, sp, #8
 800219e:	4603      	mov	r3, r0
 80021a0:	6039      	str	r1, [r7, #0]
 80021a2:	80fb      	strh	r3, [r7, #6]
 80021a4:	4613      	mov	r3, r2
 80021a6:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80021a8:	4b07      	ldr	r3, [pc, #28]	@ (80021c8 <I2C_Transmit+0x30>)
 80021aa:	6818      	ldr	r0, [r3, #0]
 80021ac:	88bb      	ldrh	r3, [r7, #4]
 80021ae:	88f9      	ldrh	r1, [r7, #6]
 80021b0:	f04f 32ff 	mov.w	r2, #4294967295
 80021b4:	9200      	str	r2, [sp, #0]
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	f008 fd40 	bl	800ac3c <HAL_I2C_Master_Transmit>
 80021bc:	4603      	mov	r3, r0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000648 	.word	0x20000648

080021cc <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af02      	add	r7, sp, #8
 80021d2:	4603      	mov	r3, r0
 80021d4:	6039      	str	r1, [r7, #0]
 80021d6:	80fb      	strh	r3, [r7, #6]
 80021d8:	4613      	mov	r3, r2
 80021da:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 80021dc:	4b07      	ldr	r3, [pc, #28]	@ (80021fc <I2C_Receive+0x30>)
 80021de:	6818      	ldr	r0, [r3, #0]
 80021e0:	88bb      	ldrh	r3, [r7, #4]
 80021e2:	88f9      	ldrh	r1, [r7, #6]
 80021e4:	f04f 32ff 	mov.w	r2, #4294967295
 80021e8:	9200      	str	r2, [sp, #0]
 80021ea:	683a      	ldr	r2, [r7, #0]
 80021ec:	f008 fe3e 	bl	800ae6c <HAL_I2C_Master_Receive>
 80021f0:	4603      	mov	r3, r0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000648 	.word	0x20000648

08002200 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002200:	b580      	push	{r7, lr}
 8002202:	b08e      	sub	sp, #56	@ 0x38
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	4608      	mov	r0, r1
 800220a:	4611      	mov	r1, r2
 800220c:	461a      	mov	r2, r3
 800220e:	4603      	mov	r3, r0
 8002210:	817b      	strh	r3, [r7, #10]
 8002212:	460b      	mov	r3, r1
 8002214:	727b      	strb	r3, [r7, #9]
 8002216:	4613      	mov	r3, r2
 8002218:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 800221a:	897b      	ldrh	r3, [r7, #10]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	b29b      	uxth	r3, r3
 8002220:	f107 0109 	add.w	r1, r7, #9
 8002224:	2201      	movs	r2, #1
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ffb6 	bl	8002198 <I2C_Transmit>
 800222c:	4603      	mov	r3, r0
 800222e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002232:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00d      	beq.n	8002256 <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 800223a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800223e:	f107 0014 	add.w	r0, r7, #20
 8002242:	4a17      	ldr	r2, [pc, #92]	@ (80022a0 <I2C_Read+0xa0>)
 8002244:	2120      	movs	r1, #32
 8002246:	f016 f90d 	bl	8018464 <sniprintf>
		usb_serial_println(msg);
 800224a:	f107 0314 	add.w	r3, r7, #20
 800224e:	4618      	mov	r0, r3
 8002250:	f002 fe00 	bl	8004e54 <usb_serial_println>
 8002254:	e020      	b.n	8002298 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8002256:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	b21b      	sxth	r3, r3
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	b21b      	sxth	r3, r3
 8002264:	b29b      	uxth	r3, r3
 8002266:	88fa      	ldrh	r2, [r7, #6]
 8002268:	68f9      	ldr	r1, [r7, #12]
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff ffae 	bl	80021cc <I2C_Receive>
 8002270:	4603      	mov	r3, r0
 8002272:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002276:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00c      	beq.n	8002298 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 800227e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002282:	f107 0014 	add.w	r0, r7, #20
 8002286:	4a07      	ldr	r2, [pc, #28]	@ (80022a4 <I2C_Read+0xa4>)
 8002288:	2120      	movs	r1, #32
 800228a:	f016 f8eb 	bl	8018464 <sniprintf>
		usb_serial_println(msg);
 800228e:	f107 0314 	add.w	r3, r7, #20
 8002292:	4618      	mov	r0, r3
 8002294:	f002 fdde 	bl	8004e54 <usb_serial_println>
		return;
	}
#endif
}
 8002298:	3738      	adds	r7, #56	@ 0x38
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	0801a90c 	.word	0x0801a90c
 80022a4:	0801a924 	.word	0x0801a924

080022a8 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	460a      	mov	r2, r1
 80022b2:	71fb      	strb	r3, [r7, #7]
 80022b4:	4613      	mov	r3, r2
 80022b6:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 80022bc:	88bb      	ldrh	r3, [r7, #4]
 80022be:	0a1b      	lsrs	r3, r3, #8
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 80022c6:	88bb      	ldrh	r3, [r7, #4]
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80022cc:	f107 030c 	add.w	r3, r7, #12
 80022d0:	2203      	movs	r2, #3
 80022d2:	4619      	mov	r1, r3
 80022d4:	2080      	movs	r0, #128	@ 0x80
 80022d6:	f7ff ff5f 	bl	8002198 <I2C_Transmit>
}
 80022da:	bf00      	nop
 80022dc:	3710      	adds	r7, #16
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b084      	sub	sp, #16
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	4603      	mov	r3, r0
 80022ea:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 80022ec:	79fa      	ldrb	r2, [r7, #7]
 80022ee:	f107 000c 	add.w	r0, r7, #12
 80022f2:	2302      	movs	r3, #2
 80022f4:	2140      	movs	r1, #64	@ 0x40
 80022f6:	f7ff ff83 	bl	8002200 <I2C_Read>
    return (data[0] << 8) | data[1];
 80022fa:	7b3b      	ldrb	r3, [r7, #12]
 80022fc:	b21b      	sxth	r3, r3
 80022fe:	021b      	lsls	r3, r3, #8
 8002300:	b21a      	sxth	r2, r3
 8002302:	7b7b      	ldrb	r3, [r7, #13]
 8002304:	b21b      	sxth	r3, r3
 8002306:	4313      	orrs	r3, r2
 8002308:	b21b      	sxth	r3, r3
 800230a:	b29b      	uxth	r3, r3
}
 800230c:	4618      	mov	r0, r3
 800230e:	3710      	adds	r7, #16
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 800231c:	4a0a      	ldr	r2, [pc, #40]	@ (8002348 <INA226_Init+0x34>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4610      	mov	r0, r2
 8002322:	4619      	mov	r1, r3
 8002324:	2354      	movs	r3, #84	@ 0x54
 8002326:	461a      	mov	r2, r3
 8002328:	f016 f9d1 	bl	80186ce <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 800232c:	f244 1127 	movw	r1, #16679	@ 0x4127
 8002330:	2000      	movs	r0, #0
 8002332:	f7ff ffb9 	bl	80022a8 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8002336:	f240 1155 	movw	r1, #341	@ 0x155
 800233a:	2005      	movs	r0, #5
 800233c:	f7ff ffb4 	bl	80022a8 <INA226_WriteRegister>
}
 8002340:	bf00      	nop
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	2000064c 	.word	0x2000064c

0800234c <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8002354:	2002      	movs	r0, #2
 8002356:	f7ff ffc4 	bl	80022e2 <INA226_ReadRegister>
 800235a:	4603      	mov	r3, r0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8002368:	2000      	movs	r0, #0
 800236a:	f7ff ffef 	bl	800234c <INA226_ReadBusVoltageRaw>
 800236e:	4603      	mov	r3, r0
 8002370:	ee07 3a90 	vmov	s15, r3
 8002374:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002378:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002388 <INA226_ReadBusVoltage+0x24>
 800237c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002380:	eeb0 0a67 	vmov.f32	s0, s15
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	3aa3d70a 	.word	0x3aa3d70a

0800238c <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002394:	2004      	movs	r0, #4
 8002396:	f7ff ffa4 	bl	80022e2 <INA226_ReadRegister>
 800239a:	4603      	mov	r3, r0
}
 800239c:	4618      	mov	r0, r3
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 80023a8:	2000      	movs	r0, #0
 80023aa:	f7ff ffef 	bl	800238c <INA226_ReadCurrentRaw>
 80023ae:	4603      	mov	r3, r0
 80023b0:	ee07 3a90 	vmov	s15, r3
 80023b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023b8:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80023c8 <INA226_ReadCurrent+0x24>
 80023bc:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80023c0:	eeb0 0a67 	vmov.f32	s0, s15
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	391d4952 	.word	0x391d4952

080023cc <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
	...

080023dc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af04      	add	r7, sp, #16
 80023e2:	4603      	mov	r3, r0
 80023e4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80023e6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ea:	9302      	str	r3, [sp, #8]
 80023ec:	2301      	movs	r3, #1
 80023ee:	9301      	str	r3, [sp, #4]
 80023f0:	1dfb      	adds	r3, r7, #7
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	2301      	movs	r3, #1
 80023f6:	2200      	movs	r2, #0
 80023f8:	2178      	movs	r1, #120	@ 0x78
 80023fa:	4803      	ldr	r0, [pc, #12]	@ (8002408 <ssd1306_WriteCommand+0x2c>)
 80023fc:	f008 fe2c 	bl	800b058 <HAL_I2C_Mem_Write>
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	20001194 	.word	0x20001194

0800240c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af04      	add	r7, sp, #16
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	b29b      	uxth	r3, r3
 800241a:	f04f 32ff 	mov.w	r2, #4294967295
 800241e:	9202      	str	r2, [sp, #8]
 8002420:	9301      	str	r3, [sp, #4]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	2301      	movs	r3, #1
 8002428:	2240      	movs	r2, #64	@ 0x40
 800242a:	2178      	movs	r1, #120	@ 0x78
 800242c:	4803      	ldr	r0, [pc, #12]	@ (800243c <ssd1306_WriteData+0x30>)
 800242e:	f008 fe13 	bl	800b058 <HAL_I2C_Mem_Write>
}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20001194 	.word	0x20001194

08002440 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002444:	f7ff ffc2 	bl	80023cc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002448:	2064      	movs	r0, #100	@ 0x64
 800244a:	f005 fe9f 	bl	800818c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800244e:	2000      	movs	r0, #0
 8002450:	f000 f9d8 	bl	8002804 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002454:	2020      	movs	r0, #32
 8002456:	f7ff ffc1 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800245a:	2000      	movs	r0, #0
 800245c:	f7ff ffbe 	bl	80023dc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002460:	20b0      	movs	r0, #176	@ 0xb0
 8002462:	f7ff ffbb 	bl	80023dc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002466:	20c8      	movs	r0, #200	@ 0xc8
 8002468:	f7ff ffb8 	bl	80023dc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800246c:	2000      	movs	r0, #0
 800246e:	f7ff ffb5 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002472:	2010      	movs	r0, #16
 8002474:	f7ff ffb2 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002478:	2040      	movs	r0, #64	@ 0x40
 800247a:	f7ff ffaf 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800247e:	20ff      	movs	r0, #255	@ 0xff
 8002480:	f000 f9ac 	bl	80027dc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002484:	20a1      	movs	r0, #161	@ 0xa1
 8002486:	f7ff ffa9 	bl	80023dc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800248a:	20a6      	movs	r0, #166	@ 0xa6
 800248c:	f7ff ffa6 	bl	80023dc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002490:	20a8      	movs	r0, #168	@ 0xa8
 8002492:	f7ff ffa3 	bl	80023dc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002496:	203f      	movs	r0, #63	@ 0x3f
 8002498:	f7ff ffa0 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800249c:	20a4      	movs	r0, #164	@ 0xa4
 800249e:	f7ff ff9d 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80024a2:	20d3      	movs	r0, #211	@ 0xd3
 80024a4:	f7ff ff9a 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80024a8:	2000      	movs	r0, #0
 80024aa:	f7ff ff97 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80024ae:	20d5      	movs	r0, #213	@ 0xd5
 80024b0:	f7ff ff94 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80024b4:	20f0      	movs	r0, #240	@ 0xf0
 80024b6:	f7ff ff91 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80024ba:	20d9      	movs	r0, #217	@ 0xd9
 80024bc:	f7ff ff8e 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80024c0:	2022      	movs	r0, #34	@ 0x22
 80024c2:	f7ff ff8b 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80024c6:	20da      	movs	r0, #218	@ 0xda
 80024c8:	f7ff ff88 	bl	80023dc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80024cc:	2012      	movs	r0, #18
 80024ce:	f7ff ff85 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80024d2:	20db      	movs	r0, #219	@ 0xdb
 80024d4:	f7ff ff82 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80024d8:	2020      	movs	r0, #32
 80024da:	f7ff ff7f 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80024de:	208d      	movs	r0, #141	@ 0x8d
 80024e0:	f7ff ff7c 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80024e4:	2014      	movs	r0, #20
 80024e6:	f7ff ff79 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80024ea:	2001      	movs	r0, #1
 80024ec:	f000 f98a 	bl	8002804 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80024f0:	2000      	movs	r0, #0
 80024f2:	f000 f80f 	bl	8002514 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80024f6:	f000 f825 	bl	8002544 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80024fa:	4b05      	ldr	r3, [pc, #20]	@ (8002510 <ssd1306_Init+0xd0>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002500:	4b03      	ldr	r3, [pc, #12]	@ (8002510 <ssd1306_Init+0xd0>)
 8002502:	2200      	movs	r2, #0
 8002504:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002506:	4b02      	ldr	r3, [pc, #8]	@ (8002510 <ssd1306_Init+0xd0>)
 8002508:	2201      	movs	r2, #1
 800250a:	711a      	strb	r2, [r3, #4]
}
 800250c:	bf00      	nop
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000aa0 	.word	0x20000aa0

08002514 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d101      	bne.n	8002528 <ssd1306_Fill+0x14>
 8002524:	2300      	movs	r3, #0
 8002526:	e000      	b.n	800252a <ssd1306_Fill+0x16>
 8002528:	23ff      	movs	r3, #255	@ 0xff
 800252a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800252e:	4619      	mov	r1, r3
 8002530:	4803      	ldr	r0, [pc, #12]	@ (8002540 <ssd1306_Fill+0x2c>)
 8002532:	f016 f84c 	bl	80185ce <memset>
}
 8002536:	bf00      	nop
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	200006a0 	.word	0x200006a0

08002544 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800254a:	2300      	movs	r3, #0
 800254c:	71fb      	strb	r3, [r7, #7]
 800254e:	e016      	b.n	800257e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	3b50      	subs	r3, #80	@ 0x50
 8002554:	b2db      	uxtb	r3, r3
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff ff40 	bl	80023dc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800255c:	2000      	movs	r0, #0
 800255e:	f7ff ff3d 	bl	80023dc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002562:	2010      	movs	r0, #16
 8002564:	f7ff ff3a 	bl	80023dc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	01db      	lsls	r3, r3, #7
 800256c:	4a08      	ldr	r2, [pc, #32]	@ (8002590 <ssd1306_UpdateScreen+0x4c>)
 800256e:	4413      	add	r3, r2
 8002570:	2180      	movs	r1, #128	@ 0x80
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff ff4a 	bl	800240c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	3301      	adds	r3, #1
 800257c:	71fb      	strb	r3, [r7, #7]
 800257e:	79fb      	ldrb	r3, [r7, #7]
 8002580:	2b07      	cmp	r3, #7
 8002582:	d9e5      	bls.n	8002550 <ssd1306_UpdateScreen+0xc>
    }
}
 8002584:	bf00      	nop
 8002586:	bf00      	nop
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	200006a0 	.word	0x200006a0

08002594 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
 800259e:	460b      	mov	r3, r1
 80025a0:	71bb      	strb	r3, [r7, #6]
 80025a2:	4613      	mov	r3, r2
 80025a4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80025a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	db3d      	blt.n	800262a <ssd1306_DrawPixel+0x96>
 80025ae:	79bb      	ldrb	r3, [r7, #6]
 80025b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80025b2:	d83a      	bhi.n	800262a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80025b4:	797b      	ldrb	r3, [r7, #5]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d11a      	bne.n	80025f0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80025ba:	79fa      	ldrb	r2, [r7, #7]
 80025bc:	79bb      	ldrb	r3, [r7, #6]
 80025be:	08db      	lsrs	r3, r3, #3
 80025c0:	b2d8      	uxtb	r0, r3
 80025c2:	4603      	mov	r3, r0
 80025c4:	01db      	lsls	r3, r3, #7
 80025c6:	4413      	add	r3, r2
 80025c8:	4a1b      	ldr	r2, [pc, #108]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 80025ca:	5cd3      	ldrb	r3, [r2, r3]
 80025cc:	b25a      	sxtb	r2, r3
 80025ce:	79bb      	ldrb	r3, [r7, #6]
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	2101      	movs	r1, #1
 80025d6:	fa01 f303 	lsl.w	r3, r1, r3
 80025da:	b25b      	sxtb	r3, r3
 80025dc:	4313      	orrs	r3, r2
 80025de:	b259      	sxtb	r1, r3
 80025e0:	79fa      	ldrb	r2, [r7, #7]
 80025e2:	4603      	mov	r3, r0
 80025e4:	01db      	lsls	r3, r3, #7
 80025e6:	4413      	add	r3, r2
 80025e8:	b2c9      	uxtb	r1, r1
 80025ea:	4a13      	ldr	r2, [pc, #76]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 80025ec:	54d1      	strb	r1, [r2, r3]
 80025ee:	e01d      	b.n	800262c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80025f0:	79fa      	ldrb	r2, [r7, #7]
 80025f2:	79bb      	ldrb	r3, [r7, #6]
 80025f4:	08db      	lsrs	r3, r3, #3
 80025f6:	b2d8      	uxtb	r0, r3
 80025f8:	4603      	mov	r3, r0
 80025fa:	01db      	lsls	r3, r3, #7
 80025fc:	4413      	add	r3, r2
 80025fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 8002600:	5cd3      	ldrb	r3, [r2, r3]
 8002602:	b25a      	sxtb	r2, r3
 8002604:	79bb      	ldrb	r3, [r7, #6]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	2101      	movs	r1, #1
 800260c:	fa01 f303 	lsl.w	r3, r1, r3
 8002610:	b25b      	sxtb	r3, r3
 8002612:	43db      	mvns	r3, r3
 8002614:	b25b      	sxtb	r3, r3
 8002616:	4013      	ands	r3, r2
 8002618:	b259      	sxtb	r1, r3
 800261a:	79fa      	ldrb	r2, [r7, #7]
 800261c:	4603      	mov	r3, r0
 800261e:	01db      	lsls	r3, r3, #7
 8002620:	4413      	add	r3, r2
 8002622:	b2c9      	uxtb	r1, r1
 8002624:	4a04      	ldr	r2, [pc, #16]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 8002626:	54d1      	strb	r1, [r2, r3]
 8002628:	e000      	b.n	800262c <ssd1306_DrawPixel+0x98>
        return;
 800262a:	bf00      	nop
    }
}
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	200006a0 	.word	0x200006a0

0800263c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800263c:	b590      	push	{r4, r7, lr}
 800263e:	b089      	sub	sp, #36	@ 0x24
 8002640:	af00      	add	r7, sp, #0
 8002642:	4604      	mov	r4, r0
 8002644:	4638      	mov	r0, r7
 8002646:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800264a:	4623      	mov	r3, r4
 800264c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800264e:	7bfb      	ldrb	r3, [r7, #15]
 8002650:	2b1f      	cmp	r3, #31
 8002652:	d902      	bls.n	800265a <ssd1306_WriteChar+0x1e>
 8002654:	7bfb      	ldrb	r3, [r7, #15]
 8002656:	2b7e      	cmp	r3, #126	@ 0x7e
 8002658:	d901      	bls.n	800265e <ssd1306_WriteChar+0x22>
        return 0;
 800265a:	2300      	movs	r3, #0
 800265c:	e079      	b.n	8002752 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d005      	beq.n	8002670 <ssd1306_WriteChar+0x34>
 8002664:	68ba      	ldr	r2, [r7, #8]
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	3b20      	subs	r3, #32
 800266a:	4413      	add	r3, r2
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	e000      	b.n	8002672 <ssd1306_WriteChar+0x36>
 8002670:	783b      	ldrb	r3, [r7, #0]
 8002672:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002674:	4b39      	ldr	r3, [pc, #228]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002676:	881b      	ldrh	r3, [r3, #0]
 8002678:	461a      	mov	r2, r3
 800267a:	7dfb      	ldrb	r3, [r7, #23]
 800267c:	4413      	add	r3, r2
 800267e:	2b80      	cmp	r3, #128	@ 0x80
 8002680:	dc06      	bgt.n	8002690 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002682:	4b36      	ldr	r3, [pc, #216]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002684:	885b      	ldrh	r3, [r3, #2]
 8002686:	461a      	mov	r2, r3
 8002688:	787b      	ldrb	r3, [r7, #1]
 800268a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800268c:	2b40      	cmp	r3, #64	@ 0x40
 800268e:	dd01      	ble.n	8002694 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002690:	2300      	movs	r3, #0
 8002692:	e05e      	b.n	8002752 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002694:	2300      	movs	r3, #0
 8002696:	61fb      	str	r3, [r7, #28]
 8002698:	e04d      	b.n	8002736 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	3b20      	subs	r3, #32
 80026a0:	7879      	ldrb	r1, [r7, #1]
 80026a2:	fb01 f303 	mul.w	r3, r1, r3
 80026a6:	4619      	mov	r1, r3
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	440b      	add	r3, r1
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	4413      	add	r3, r2
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80026b4:	2300      	movs	r3, #0
 80026b6:	61bb      	str	r3, [r7, #24]
 80026b8:	e036      	b.n	8002728 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d013      	beq.n	80026f2 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80026ca:	4b24      	ldr	r3, [pc, #144]	@ (800275c <ssd1306_WriteChar+0x120>)
 80026cc:	881b      	ldrh	r3, [r3, #0]
 80026ce:	b2da      	uxtb	r2, r3
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	4413      	add	r3, r2
 80026d6:	b2d8      	uxtb	r0, r3
 80026d8:	4b20      	ldr	r3, [pc, #128]	@ (800275c <ssd1306_WriteChar+0x120>)
 80026da:	885b      	ldrh	r3, [r3, #2]
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	4413      	add	r3, r2
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80026ea:	4619      	mov	r1, r3
 80026ec:	f7ff ff52 	bl	8002594 <ssd1306_DrawPixel>
 80026f0:	e017      	b.n	8002722 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80026f2:	4b1a      	ldr	r3, [pc, #104]	@ (800275c <ssd1306_WriteChar+0x120>)
 80026f4:	881b      	ldrh	r3, [r3, #0]
 80026f6:	b2da      	uxtb	r2, r3
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	4413      	add	r3, r2
 80026fe:	b2d8      	uxtb	r0, r3
 8002700:	4b16      	ldr	r3, [pc, #88]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002702:	885b      	ldrh	r3, [r3, #2]
 8002704:	b2da      	uxtb	r2, r3
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	b2db      	uxtb	r3, r3
 800270a:	4413      	add	r3, r2
 800270c:	b2d9      	uxtb	r1, r3
 800270e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002712:	2b00      	cmp	r3, #0
 8002714:	bf0c      	ite	eq
 8002716:	2301      	moveq	r3, #1
 8002718:	2300      	movne	r3, #0
 800271a:	b2db      	uxtb	r3, r3
 800271c:	461a      	mov	r2, r3
 800271e:	f7ff ff39 	bl	8002594 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	3301      	adds	r3, #1
 8002726:	61bb      	str	r3, [r7, #24]
 8002728:	7dfb      	ldrb	r3, [r7, #23]
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	429a      	cmp	r2, r3
 800272e:	d3c4      	bcc.n	80026ba <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	3301      	adds	r3, #1
 8002734:	61fb      	str	r3, [r7, #28]
 8002736:	787b      	ldrb	r3, [r7, #1]
 8002738:	461a      	mov	r2, r3
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	4293      	cmp	r3, r2
 800273e:	d3ac      	bcc.n	800269a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002740:	4b06      	ldr	r3, [pc, #24]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002742:	881a      	ldrh	r2, [r3, #0]
 8002744:	7dfb      	ldrb	r3, [r7, #23]
 8002746:	b29b      	uxth	r3, r3
 8002748:	4413      	add	r3, r2
 800274a:	b29a      	uxth	r2, r3
 800274c:	4b03      	ldr	r3, [pc, #12]	@ (800275c <ssd1306_WriteChar+0x120>)
 800274e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002750:	7bfb      	ldrb	r3, [r7, #15]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3724      	adds	r7, #36	@ 0x24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd90      	pop	{r4, r7, pc}
 800275a:	bf00      	nop
 800275c:	20000aa0 	.word	0x20000aa0

08002760 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af02      	add	r7, sp, #8
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	4638      	mov	r0, r7
 800276a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800276e:	e013      	b.n	8002798 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	7818      	ldrb	r0, [r3, #0]
 8002774:	7e3b      	ldrb	r3, [r7, #24]
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	463b      	mov	r3, r7
 800277a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800277c:	f7ff ff5e 	bl	800263c <ssd1306_WriteChar>
 8002780:	4603      	mov	r3, r0
 8002782:	461a      	mov	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	d002      	beq.n	8002792 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	e008      	b.n	80027a4 <ssd1306_WriteString+0x44>
        }
        str++;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	3301      	adds	r3, #1
 8002796:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1e7      	bne.n	8002770 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	781b      	ldrb	r3, [r3, #0]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	460a      	mov	r2, r1
 80027b6:	71fb      	strb	r3, [r7, #7]
 80027b8:	4613      	mov	r3, r2
 80027ba:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80027bc:	79fb      	ldrb	r3, [r7, #7]
 80027be:	b29a      	uxth	r2, r3
 80027c0:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <ssd1306_SetCursor+0x2c>)
 80027c2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80027c4:	79bb      	ldrb	r3, [r7, #6]
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	4b03      	ldr	r3, [pc, #12]	@ (80027d8 <ssd1306_SetCursor+0x2c>)
 80027ca:	805a      	strh	r2, [r3, #2]
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	20000aa0 	.word	0x20000aa0

080027dc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80027e6:	2381      	movs	r3, #129	@ 0x81
 80027e8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff fdf5 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80027f2:	79fb      	ldrb	r3, [r7, #7]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff fdf1 	bl	80023dc <ssd1306_WriteCommand>
}
 80027fa:	bf00      	nop
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
	...

08002804 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	4603      	mov	r3, r0
 800280c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002814:	23af      	movs	r3, #175	@ 0xaf
 8002816:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002818:	4b08      	ldr	r3, [pc, #32]	@ (800283c <ssd1306_SetDisplayOn+0x38>)
 800281a:	2201      	movs	r2, #1
 800281c:	715a      	strb	r2, [r3, #5]
 800281e:	e004      	b.n	800282a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002820:	23ae      	movs	r3, #174	@ 0xae
 8002822:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002824:	4b05      	ldr	r3, [pc, #20]	@ (800283c <ssd1306_SetDisplayOn+0x38>)
 8002826:	2200      	movs	r2, #0
 8002828:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800282a:	7bfb      	ldrb	r3, [r7, #15]
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff fdd5 	bl	80023dc <ssd1306_WriteCommand>
}
 8002832:	bf00      	nop
 8002834:	3710      	adds	r7, #16
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20000aa0 	.word	0x20000aa0

08002840 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 800284a:	4b23      	ldr	r3, [pc, #140]	@ (80028d8 <io_coil_add_channel+0x98>)
 800284c:	881b      	ldrh	r3, [r3, #0]
 800284e:	2b20      	cmp	r3, #32
 8002850:	d101      	bne.n	8002856 <io_coil_add_channel+0x16>
		return false;
 8002852:	2300      	movs	r3, #0
 8002854:	e039      	b.n	80028ca <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a20      	ldr	r2, [pc, #128]	@ (80028dc <io_coil_add_channel+0x9c>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d10b      	bne.n	8002876 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 800285e:	4b20      	ldr	r3, [pc, #128]	@ (80028e0 <io_coil_add_channel+0xa0>)
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	2b03      	cmp	r3, #3
 8002864:	d901      	bls.n	800286a <io_coil_add_channel+0x2a>
			return false;
 8002866:	2300      	movs	r3, #0
 8002868:	e02f      	b.n	80028ca <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 800286a:	4b1d      	ldr	r3, [pc, #116]	@ (80028e0 <io_coil_add_channel+0xa0>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	3301      	adds	r3, #1
 8002870:	b29a      	uxth	r2, r3
 8002872:	4b1b      	ldr	r3, [pc, #108]	@ (80028e0 <io_coil_add_channel+0xa0>)
 8002874:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002876:	4b18      	ldr	r3, [pc, #96]	@ (80028d8 <io_coil_add_channel+0x98>)
 8002878:	881b      	ldrh	r3, [r3, #0]
 800287a:	4619      	mov	r1, r3
 800287c:	4a19      	ldr	r2, [pc, #100]	@ (80028e4 <io_coil_add_channel+0xa4>)
 800287e:	460b      	mov	r3, r1
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	440b      	add	r3, r1
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 800288c:	4b12      	ldr	r3, [pc, #72]	@ (80028d8 <io_coil_add_channel+0x98>)
 800288e:	881b      	ldrh	r3, [r3, #0]
 8002890:	4619      	mov	r1, r3
 8002892:	4a14      	ldr	r2, [pc, #80]	@ (80028e4 <io_coil_add_channel+0xa4>)
 8002894:	460b      	mov	r3, r1
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	440b      	add	r3, r1
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	4413      	add	r3, r2
 800289e:	3304      	adds	r3, #4
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 80028a4:	4b0c      	ldr	r3, [pc, #48]	@ (80028d8 <io_coil_add_channel+0x98>)
 80028a6:	881b      	ldrh	r3, [r3, #0]
 80028a8:	4619      	mov	r1, r3
 80028aa:	4a0e      	ldr	r2, [pc, #56]	@ (80028e4 <io_coil_add_channel+0xa4>)
 80028ac:	460b      	mov	r3, r1
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	440b      	add	r3, r1
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	4413      	add	r3, r2
 80028b6:	3308      	adds	r3, #8
 80028b8:	2200      	movs	r2, #0
 80028ba:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 80028bc:	4b06      	ldr	r3, [pc, #24]	@ (80028d8 <io_coil_add_channel+0x98>)
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	3301      	adds	r3, #1
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	4b04      	ldr	r3, [pc, #16]	@ (80028d8 <io_coil_add_channel+0x98>)
 80028c6:	801a      	strh	r2, [r3, #0]
	return true;
 80028c8:	2301      	movs	r3, #1
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	20000c28 	.word	0x20000c28
 80028dc:	080029a9 	.word	0x080029a9
 80028e0:	20000c2a 	.word	0x20000c2a
 80028e4:	20000aa8 	.word	0x20000aa8

080028e8 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	4603      	mov	r3, r0
 80028f0:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 80028f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002920 <io_coil_read+0x38>)
 80028f4:	881b      	ldrh	r3, [r3, #0]
 80028f6:	88fa      	ldrh	r2, [r7, #6]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d209      	bcs.n	8002910 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 80028fc:	88fa      	ldrh	r2, [r7, #6]
 80028fe:	4909      	ldr	r1, [pc, #36]	@ (8002924 <io_coil_read+0x3c>)
 8002900:	4613      	mov	r3, r2
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	4413      	add	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	440b      	add	r3, r1
 800290a:	3308      	adds	r3, #8
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	e000      	b.n	8002912 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	20000c28 	.word	0x20000c28
 8002924:	20000aa8 	.word	0x20000aa8

08002928 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002928:	b590      	push	{r4, r7, lr}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	4603      	mov	r3, r0
 8002930:	460a      	mov	r2, r1
 8002932:	80fb      	strh	r3, [r7, #6]
 8002934:	4613      	mov	r3, r2
 8002936:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002938:	4b19      	ldr	r3, [pc, #100]	@ (80029a0 <io_coil_write+0x78>)
 800293a:	881b      	ldrh	r3, [r3, #0]
 800293c:	88fa      	ldrh	r2, [r7, #6]
 800293e:	429a      	cmp	r2, r3
 8002940:	d229      	bcs.n	8002996 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002942:	88fa      	ldrh	r2, [r7, #6]
 8002944:	4917      	ldr	r1, [pc, #92]	@ (80029a4 <io_coil_write+0x7c>)
 8002946:	4613      	mov	r3, r2
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	4413      	add	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	440b      	add	r3, r1
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d015      	beq.n	8002982 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002956:	88fa      	ldrh	r2, [r7, #6]
 8002958:	4912      	ldr	r1, [pc, #72]	@ (80029a4 <io_coil_write+0x7c>)
 800295a:	4613      	mov	r3, r2
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	440b      	add	r3, r1
 8002964:	681c      	ldr	r4, [r3, #0]
 8002966:	88fa      	ldrh	r2, [r7, #6]
 8002968:	490e      	ldr	r1, [pc, #56]	@ (80029a4 <io_coil_write+0x7c>)
 800296a:	4613      	mov	r3, r2
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	4413      	add	r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	440b      	add	r3, r1
 8002974:	3304      	adds	r3, #4
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	797a      	ldrb	r2, [r7, #5]
 800297a:	b292      	uxth	r2, r2
 800297c:	4611      	mov	r1, r2
 800297e:	4618      	mov	r0, r3
 8002980:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002982:	88fa      	ldrh	r2, [r7, #6]
 8002984:	4907      	ldr	r1, [pc, #28]	@ (80029a4 <io_coil_write+0x7c>)
 8002986:	4613      	mov	r3, r2
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	4413      	add	r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	440b      	add	r3, r1
 8002990:	3308      	adds	r3, #8
 8002992:	797a      	ldrb	r2, [r7, #5]
 8002994:	701a      	strb	r2, [r3, #0]
	}
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bd90      	pop	{r4, r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000c28 	.word	0x20000c28
 80029a4:	20000aa8 	.word	0x20000aa8

080029a8 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	460b      	mov	r3, r1
 80029b2:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6818      	ldr	r0, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	889b      	ldrh	r3, [r3, #4]
 80029c0:	78fa      	ldrb	r2, [r7, #3]
 80029c2:	4619      	mov	r1, r3
 80029c4:	f008 f886 	bl	800aad4 <HAL_GPIO_WritePin>
}
 80029c8:	bf00      	nop
 80029ca:	3710      	adds	r7, #16
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a13      	ldr	r2, [pc, #76]	@ (8002a2c <io_discrete_in_add_channel+0x5c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d109      	bne.n	80029f6 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 80029e2:	4b13      	ldr	r3, [pc, #76]	@ (8002a30 <io_discrete_in_add_channel+0x60>)
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d81a      	bhi.n	8002a20 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 80029ea:	4b11      	ldr	r3, [pc, #68]	@ (8002a30 <io_discrete_in_add_channel+0x60>)
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	3301      	adds	r3, #1
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002a30 <io_discrete_in_add_channel+0x60>)
 80029f4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 80029f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 80029f8:	881b      	ldrh	r3, [r3, #0]
 80029fa:	4619      	mov	r1, r3
 80029fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002a38 <io_discrete_in_add_channel+0x68>)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002a04:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 8002a06:	881b      	ldrh	r3, [r3, #0]
 8002a08:	4a0b      	ldr	r2, [pc, #44]	@ (8002a38 <io_discrete_in_add_channel+0x68>)
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	4413      	add	r3, r2
 8002a0e:	683a      	ldr	r2, [r7, #0]
 8002a10:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002a12:	4b08      	ldr	r3, [pc, #32]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 8002a14:	881b      	ldrh	r3, [r3, #0]
 8002a16:	3301      	adds	r3, #1
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 8002a1c:	801a      	strh	r2, [r3, #0]
 8002a1e:	e000      	b.n	8002a22 <io_discrete_in_add_channel+0x52>
			return;
 8002a20:	bf00      	nop
}
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	08002a7d 	.word	0x08002a7d
 8002a30:	20000c4e 	.word	0x20000c4e
 8002a34:	20000c4c 	.word	0x20000c4c
 8002a38:	20000c2c 	.word	0x20000c2c

08002a3c <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002a46:	4b0b      	ldr	r3, [pc, #44]	@ (8002a74 <io_discrete_in_read+0x38>)
 8002a48:	881b      	ldrh	r3, [r3, #0]
 8002a4a:	88fa      	ldrh	r2, [r7, #6]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d20c      	bcs.n	8002a6a <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002a50:	88fb      	ldrh	r3, [r7, #6]
 8002a52:	4a09      	ldr	r2, [pc, #36]	@ (8002a78 <io_discrete_in_read+0x3c>)
 8002a54:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002a58:	88fb      	ldrh	r3, [r7, #6]
 8002a5a:	4907      	ldr	r1, [pc, #28]	@ (8002a78 <io_discrete_in_read+0x3c>)
 8002a5c:	00db      	lsls	r3, r3, #3
 8002a5e:	440b      	add	r3, r1
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	4618      	mov	r0, r3
 8002a64:	4790      	blx	r2
 8002a66:	4603      	mov	r3, r0
 8002a68:	e000      	b.n	8002a6c <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8002a6a:	2300      	movs	r3, #0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3708      	adds	r7, #8
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	20000c4c 	.word	0x20000c4c
 8002a78:	20000c2c 	.word	0x20000c2c

08002a7c <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	889b      	ldrh	r3, [r3, #4]
 8002a90:	4619      	mov	r1, r3
 8002a92:	4610      	mov	r0, r2
 8002a94:	f008 f806 	bl	800aaa4 <HAL_GPIO_ReadPin>
 8002a98:	4603      	mov	r3, r0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 8002ab2:	4b29      	ldr	r3, [pc, #164]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	2b20      	cmp	r3, #32
 8002ab8:	d101      	bne.n	8002abe <io_holding_reg_add_channel+0x1a>
		return false;
 8002aba:	2300      	movs	r3, #0
 8002abc:	e045      	b.n	8002b4a <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	4a26      	ldr	r2, [pc, #152]	@ (8002b5c <io_holding_reg_add_channel+0xb8>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d10b      	bne.n	8002ade <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002ac6:	4b26      	ldr	r3, [pc, #152]	@ (8002b60 <io_holding_reg_add_channel+0xbc>)
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d901      	bls.n	8002ad2 <io_holding_reg_add_channel+0x2e>
			return false;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	e03b      	b.n	8002b4a <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8002ad2:	4b23      	ldr	r3, [pc, #140]	@ (8002b60 <io_holding_reg_add_channel+0xbc>)
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	4b21      	ldr	r3, [pc, #132]	@ (8002b60 <io_holding_reg_add_channel+0xbc>)
 8002adc:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8002ade:	4b1e      	ldr	r3, [pc, #120]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002ae0:	881b      	ldrh	r3, [r3, #0]
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4a1f      	ldr	r2, [pc, #124]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	440b      	add	r3, r1
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	68fa      	ldr	r2, [r7, #12]
 8002af2:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002af4:	4b18      	ldr	r3, [pc, #96]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002af6:	881b      	ldrh	r3, [r3, #0]
 8002af8:	4619      	mov	r1, r3
 8002afa:	4a1a      	ldr	r2, [pc, #104]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002afc:	460b      	mov	r3, r1
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	440b      	add	r3, r1
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	3304      	adds	r3, #4
 8002b08:	68ba      	ldr	r2, [r7, #8]
 8002b0a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002b0c:	4b12      	ldr	r3, [pc, #72]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	4619      	mov	r1, r3
 8002b12:	4a14      	ldr	r2, [pc, #80]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002b14:	460b      	mov	r3, r1
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	440b      	add	r3, r1
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	4413      	add	r3, r2
 8002b1e:	3308      	adds	r3, #8
 8002b20:	2200      	movs	r2, #0
 8002b22:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 8002b24:	4b0c      	ldr	r3, [pc, #48]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	4a0e      	ldr	r2, [pc, #56]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	440b      	add	r3, r1
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	4413      	add	r3, r2
 8002b36:	330a      	adds	r3, #10
 8002b38:	79fa      	ldrb	r2, [r7, #7]
 8002b3a:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 8002b3c:	4b06      	ldr	r3, [pc, #24]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b3e:	881b      	ldrh	r3, [r3, #0]
 8002b40:	3301      	adds	r3, #1
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	4b04      	ldr	r3, [pc, #16]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b46:	801a      	strh	r2, [r3, #0]
	return true;
 8002b48:	2301      	movs	r3, #1
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3714      	adds	r7, #20
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	20000dd0 	.word	0x20000dd0
 8002b5c:	08002c35 	.word	0x08002c35
 8002b60:	20000dd2 	.word	0x20000dd2
 8002b64:	20000c50 	.word	0x20000c50

08002b68 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002b72:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba0 <io_holding_reg_read+0x38>)
 8002b74:	881b      	ldrh	r3, [r3, #0]
 8002b76:	88fa      	ldrh	r2, [r7, #6]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d209      	bcs.n	8002b90 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002b7c:	88fa      	ldrh	r2, [r7, #6]
 8002b7e:	4909      	ldr	r1, [pc, #36]	@ (8002ba4 <io_holding_reg_read+0x3c>)
 8002b80:	4613      	mov	r3, r2
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	4413      	add	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	3308      	adds	r3, #8
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	e000      	b.n	8002b92 <io_holding_reg_read+0x2a>
	}
	return 0;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	20000dd0 	.word	0x20000dd0
 8002ba4:	20000c50 	.word	0x20000c50

08002ba8 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002ba8:	b590      	push	{r4, r7, lr}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	460a      	mov	r2, r1
 8002bb2:	80fb      	strh	r3, [r7, #6]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8002bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8002c2c <io_holding_reg_write+0x84>)
 8002bba:	881b      	ldrh	r3, [r3, #0]
 8002bbc:	88fa      	ldrh	r2, [r7, #6]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d230      	bcs.n	8002c24 <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 8002bc2:	88fa      	ldrh	r2, [r7, #6]
 8002bc4:	491a      	ldr	r1, [pc, #104]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	4413      	add	r3, r2
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	440b      	add	r3, r1
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d01c      	beq.n	8002c10 <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 8002bd6:	88fa      	ldrh	r2, [r7, #6]
 8002bd8:	4915      	ldr	r1, [pc, #84]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bda:	4613      	mov	r3, r2
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	4413      	add	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	440b      	add	r3, r1
 8002be4:	681c      	ldr	r4, [r3, #0]
 8002be6:	88fa      	ldrh	r2, [r7, #6]
 8002be8:	4911      	ldr	r1, [pc, #68]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bea:	4613      	mov	r3, r2
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	6818      	ldr	r0, [r3, #0]
 8002bf8:	88fa      	ldrh	r2, [r7, #6]
 8002bfa:	490d      	ldr	r1, [pc, #52]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	4413      	add	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	330a      	adds	r3, #10
 8002c08:	781a      	ldrb	r2, [r3, #0]
 8002c0a:	88bb      	ldrh	r3, [r7, #4]
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002c10:	88fa      	ldrh	r2, [r7, #6]
 8002c12:	4907      	ldr	r1, [pc, #28]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002c14:	4613      	mov	r3, r2
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	4413      	add	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	3308      	adds	r3, #8
 8002c20:	88ba      	ldrh	r2, [r7, #4]
 8002c22:	801a      	strh	r2, [r3, #0]
	}
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd90      	pop	{r4, r7, pc}
 8002c2c:	20000dd0 	.word	0x20000dd0
 8002c30:	20000c50 	.word	0x20000c50

08002c34 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	807b      	strh	r3, [r7, #2]
 8002c40:	4613      	mov	r3, r2
 8002c42:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8002c44:	4b1a      	ldr	r3, [pc, #104]	@ (8002cb0 <dac_write_func+0x7c>)
 8002c46:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 8002c48:	787b      	ldrb	r3, [r7, #1]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d002      	beq.n	8002c54 <dac_write_func+0x20>
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d00a      	beq.n	8002c68 <dac_write_func+0x34>
 8002c52:	e01e      	b.n	8002c92 <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 8002c54:	887a      	ldrh	r2, [r7, #2]
 8002c56:	4613      	mov	r3, r2
 8002c58:	031b      	lsls	r3, r3, #12
 8002c5a:	1a9b      	subs	r3, r3, r2
 8002c5c:	4a15      	ldr	r2, [pc, #84]	@ (8002cb4 <dac_write_func+0x80>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	0bdb      	lsrs	r3, r3, #15
 8002c64:	617b      	str	r3, [r7, #20]
				break;
 8002c66:	e014      	b.n	8002c92 <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 8002c68:	f240 3311 	movw	r3, #785	@ 0x311
 8002c6c:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 8002c6e:	f640 735c 	movw	r3, #3932	@ 0xf5c
 8002c72:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 8002c74:	89ba      	ldrh	r2, [r7, #12]
 8002c76:	89fb      	ldrh	r3, [r7, #14]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 8002c7c:	89fa      	ldrh	r2, [r7, #14]
 8002c7e:	887b      	ldrh	r3, [r7, #2]
 8002c80:	8979      	ldrh	r1, [r7, #10]
 8002c82:	fb01 f303 	mul.w	r3, r1, r3
 8002c86:	490b      	ldr	r1, [pc, #44]	@ (8002cb4 <dac_write_func+0x80>)
 8002c88:	fba1 1303 	umull	r1, r3, r1, r3
 8002c8c:	0bdb      	lsrs	r3, r3, #15
 8002c8e:	4413      	add	r3, r2
 8002c90:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	2200      	movs	r2, #0
 8002c96:	6879      	ldr	r1, [r7, #4]
 8002c98:	6938      	ldr	r0, [r7, #16]
 8002c9a:	f007 f867 	bl	8009d6c <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	6938      	ldr	r0, [r7, #16]
 8002ca2:	f006 fff7 	bl	8009c94 <HAL_DAC_Start>
#endif
}
 8002ca6:	bf00      	nop
 8002ca8:	3718      	adds	r7, #24
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	20001180 	.word	0x20001180
 8002cb4:	80008001 	.word	0x80008001

08002cb8 <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	460a      	mov	r2, r1
 8002cc2:	80fb      	strh	r3, [r7, #6]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 8002cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf8 <io_holding_reg_set_mode+0x40>)
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	88fa      	ldrh	r2, [r7, #6]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d20d      	bcs.n	8002cee <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 8002cd2:	88fa      	ldrh	r2, [r7, #6]
 8002cd4:	4909      	ldr	r1, [pc, #36]	@ (8002cfc <io_holding_reg_set_mode+0x44>)
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	4413      	add	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	440b      	add	r3, r1
 8002ce0:	330a      	adds	r3, #10
 8002ce2:	797a      	ldrb	r2, [r7, #5]
 8002ce4:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8002ce6:	f7fe fb5d 	bl	80013a4 <automation_save_rules>
 8002cea:	4603      	mov	r3, r0
 8002cec:	e000      	b.n	8002cf0 <io_holding_reg_set_mode+0x38>
	}
	return false;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20000dd0 	.word	0x20000dd0
 8002cfc:	20000c50 	.word	0x20000c50

08002d00 <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	6039      	str	r1, [r7, #0]
 8002d0a:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d40 <io_holding_reg_get_mode+0x40>)
 8002d0e:	881b      	ldrh	r3, [r3, #0]
 8002d10:	88fa      	ldrh	r2, [r7, #6]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d20c      	bcs.n	8002d30 <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 8002d16:	88fa      	ldrh	r2, [r7, #6]
 8002d18:	490a      	ldr	r1, [pc, #40]	@ (8002d44 <io_holding_reg_get_mode+0x44>)
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	4413      	add	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	440b      	add	r3, r1
 8002d24:	330a      	adds	r3, #10
 8002d26:	781a      	ldrb	r2, [r3, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	701a      	strb	r2, [r3, #0]
		return true;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e000      	b.n	8002d32 <io_holding_reg_get_mode+0x32>
	}
	return false;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20000dd0 	.word	0x20000dd0
 8002d44:	20000c50 	.word	0x20000c50

08002d48 <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 8002d48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d4c:	b089      	sub	sp, #36	@ 0x24
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	4603      	mov	r3, r0
 8002d52:	80fb      	strh	r3, [r7, #6]
 8002d54:	466b      	mov	r3, sp
 8002d56:	461e      	mov	r6, r3
	usb_serial_println("saving hold reg");
 8002d58:	485b      	ldr	r0, [pc, #364]	@ (8002ec8 <io_holding_reg_type_save+0x180>)
 8002d5a:	f002 f87b 	bl	8004e54 <usb_serial_println>

	// Count physical DAC holding regs
	uint16_t count = 0;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002d62:	2300      	movs	r3, #0
 8002d64:	83fb      	strh	r3, [r7, #30]
 8002d66:	e011      	b.n	8002d8c <io_holding_reg_type_save+0x44>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002d68:	8bfa      	ldrh	r2, [r7, #30]
 8002d6a:	4958      	ldr	r1, [pc, #352]	@ (8002ecc <io_holding_reg_type_save+0x184>)
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	4413      	add	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	440b      	add	r3, r1
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a55      	ldr	r2, [pc, #340]	@ (8002ed0 <io_holding_reg_type_save+0x188>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d103      	bne.n	8002d86 <io_holding_reg_type_save+0x3e>
			count++;
 8002d7e:	89fb      	ldrh	r3, [r7, #14]
 8002d80:	3301      	adds	r3, #1
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002d86:	8bfb      	ldrh	r3, [r7, #30]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	83fb      	strh	r3, [r7, #30]
 8002d8c:	4b51      	ldr	r3, [pc, #324]	@ (8002ed4 <io_holding_reg_type_save+0x18c>)
 8002d8e:	881b      	ldrh	r3, [r3, #0]
 8002d90:	8bfa      	ldrh	r2, [r7, #30]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d3e8      	bcc.n	8002d68 <io_holding_reg_type_save+0x20>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8002d96:	89fb      	ldrh	r3, [r7, #14]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <io_holding_reg_type_save+0x58>
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e08c      	b.n	8002eba <io_holding_reg_type_save+0x172>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 8002da0:	89fb      	ldrh	r3, [r7, #14]
 8002da2:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8002da4:	1c99      	adds	r1, r3, #2
 8002da6:	460b      	mov	r3, r1
	uint8_t buffer[
 8002da8:	3b01      	subs	r3, #1
 8002daa:	617b      	str	r3, [r7, #20]
 8002dac:	2300      	movs	r3, #0
 8002dae:	4688      	mov	r8, r1
 8002db0:	4699      	mov	r9, r3
 8002db2:	f04f 0200 	mov.w	r2, #0
 8002db6:	f04f 0300 	mov.w	r3, #0
 8002dba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	460c      	mov	r4, r1
 8002dca:	461d      	mov	r5, r3
 8002dcc:	f04f 0200 	mov.w	r2, #0
 8002dd0:	f04f 0300 	mov.w	r3, #0
 8002dd4:	00eb      	lsls	r3, r5, #3
 8002dd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dda:	00e2      	lsls	r2, r4, #3
 8002ddc:	1dcb      	adds	r3, r1, #7
 8002dde:	08db      	lsrs	r3, r3, #3
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	ebad 0d03 	sub.w	sp, sp, r3
 8002de6:	466b      	mov	r3, sp
 8002de8:	3300      	adds	r3, #0
 8002dea:	613b      	str	r3, [r7, #16]
    ];

	uint16_t offset = 0;
 8002dec:	2300      	movs	r3, #0
 8002dee:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8002df0:	8bbb      	ldrh	r3, [r7, #28]
 8002df2:	693a      	ldr	r2, [r7, #16]
 8002df4:	4413      	add	r3, r2
 8002df6:	89fa      	ldrh	r2, [r7, #14]
 8002df8:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8002dfa:	8bbb      	ldrh	r3, [r7, #28]
 8002dfc:	3302      	adds	r3, #2
 8002dfe:	83bb      	strh	r3, [r7, #28]

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002e00:	2300      	movs	r3, #0
 8002e02:	837b      	strh	r3, [r7, #26]
 8002e04:	e021      	b.n	8002e4a <io_holding_reg_type_save+0x102>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002e06:	8b7a      	ldrh	r2, [r7, #26]
 8002e08:	4930      	ldr	r1, [pc, #192]	@ (8002ecc <io_holding_reg_type_save+0x184>)
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	4413      	add	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	440b      	add	r3, r1
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a2e      	ldr	r2, [pc, #184]	@ (8002ed0 <io_holding_reg_type_save+0x188>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d113      	bne.n	8002e44 <io_holding_reg_type_save+0xfc>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 8002e1c:	8b7b      	ldrh	r3, [r7, #26]
 8002e1e:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 8002e20:	8b7a      	ldrh	r2, [r7, #26]
 8002e22:	492a      	ldr	r1, [pc, #168]	@ (8002ecc <io_holding_reg_type_save+0x184>)
 8002e24:	4613      	mov	r3, r2
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	4413      	add	r3, r2
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	440b      	add	r3, r1
 8002e2e:	330a      	adds	r3, #10
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8002e34:	8bbb      	ldrh	r3, [r7, #28]
 8002e36:	693a      	ldr	r2, [r7, #16]
 8002e38:	4413      	add	r3, r2
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8002e3e:	8bbb      	ldrh	r3, [r7, #28]
 8002e40:	3304      	adds	r3, #4
 8002e42:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002e44:	8b7b      	ldrh	r3, [r7, #26]
 8002e46:	3301      	adds	r3, #1
 8002e48:	837b      	strh	r3, [r7, #26]
 8002e4a:	4b22      	ldr	r3, [pc, #136]	@ (8002ed4 <io_holding_reg_type_save+0x18c>)
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	8b7a      	ldrh	r2, [r7, #26]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d3d8      	bcc.n	8002e06 <io_holding_reg_type_save+0xbe>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002e54:	8bba      	ldrh	r2, [r7, #28]
 8002e56:	88fb      	ldrh	r3, [r7, #6]
 8002e58:	6939      	ldr	r1, [r7, #16]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7ff f961 	bl	8002122 <EEPROM_WriteBlock>
 8002e60:	4603      	mov	r3, r0
 8002e62:	f083 0301 	eor.w	r3, r3, #1
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <io_holding_reg_type_save+0x128>
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	e024      	b.n	8002eba <io_holding_reg_type_save+0x172>
	baseAddress += offset;
 8002e70:	88fa      	ldrh	r2, [r7, #6]
 8002e72:	8bbb      	ldrh	r3, [r7, #28]
 8002e74:	4413      	add	r3, r2
 8002e76:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002e78:	8bbb      	ldrh	r3, [r7, #28]
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	6938      	ldr	r0, [r7, #16]
 8002e7e:	f002 fee9 	bl	8005c54 <modbus_crc16>
 8002e82:	4603      	mov	r3, r0
 8002e84:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002e86:	f107 010c 	add.w	r1, r7, #12
 8002e8a:	88fb      	ldrh	r3, [r7, #6]
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff f947 	bl	8002122 <EEPROM_WriteBlock>
 8002e94:	4603      	mov	r3, r0
 8002e96:	f083 0301 	eor.w	r3, r3, #1
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <io_holding_reg_type_save+0x15c>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	e00a      	b.n	8002eba <io_holding_reg_type_save+0x172>

	// Pass onto input reg to save
	baseAddress += sizeof(crc);
 8002ea4:	88fb      	ldrh	r3, [r7, #6]
 8002ea6:	3302      	adds	r3, #2
 8002ea8:	80fb      	strh	r3, [r7, #6]

	usb_serial_println("passing to input reg");
 8002eaa:	480b      	ldr	r0, [pc, #44]	@ (8002ed8 <io_holding_reg_type_save+0x190>)
 8002eac:	f001 ffd2 	bl	8004e54 <usb_serial_println>
	return io_input_reg_type_save(baseAddress);
 8002eb0:	88fb      	ldrh	r3, [r7, #6]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f000 fa1a 	bl	80032ec <io_input_reg_type_save>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	46b5      	mov	sp, r6
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3724      	adds	r7, #36	@ 0x24
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ec6:	bf00      	nop
 8002ec8:	0801a93c 	.word	0x0801a93c
 8002ecc:	20000c50 	.word	0x20000c50
 8002ed0:	08002c35 	.word	0x08002c35
 8002ed4:	20000dd0 	.word	0x20000dd0
 8002ed8:	0801a94c 	.word	0x0801a94c

08002edc <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 8002edc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ee0:	b08b      	sub	sp, #44	@ 0x2c
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	80fb      	strh	r3, [r7, #6]
 8002ee8:	466b      	mov	r3, sp
 8002eea:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 8002eec:	230c      	movs	r3, #12
 8002eee:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint8_t buffer[dataLen];
 8002ef0:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	623b      	str	r3, [r7, #32]
 8002ef8:	b28b      	uxth	r3, r1
 8002efa:	2200      	movs	r2, #0
 8002efc:	4698      	mov	r8, r3
 8002efe:	4691      	mov	r9, r2
 8002f00:	f04f 0200 	mov.w	r2, #0
 8002f04:	f04f 0300 	mov.w	r3, #0
 8002f08:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f0c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f10:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f14:	b28b      	uxth	r3, r1
 8002f16:	2200      	movs	r2, #0
 8002f18:	461c      	mov	r4, r3
 8002f1a:	4615      	mov	r5, r2
 8002f1c:	f04f 0200 	mov.w	r2, #0
 8002f20:	f04f 0300 	mov.w	r3, #0
 8002f24:	00eb      	lsls	r3, r5, #3
 8002f26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f2a:	00e2      	lsls	r2, r4, #3
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	3307      	adds	r3, #7
 8002f30:	08db      	lsrs	r3, r3, #3
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	ebad 0d03 	sub.w	sp, sp, r3
 8002f38:	466b      	mov	r3, sp
 8002f3a:	3300      	adds	r3, #0
 8002f3c:	61fb      	str	r3, [r7, #28]

	uint16_t offset = 0;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	837b      	strh	r3, [r7, #26]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8002f42:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f44:	88fb      	ldrh	r3, [r7, #6]
 8002f46:	69f9      	ldr	r1, [r7, #28]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff f902 	bl	8002152 <EEPROM_LoadBlock>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	f083 0301 	eor.w	r3, r3, #1
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <io_holding_reg_type_load+0x82>
		return false;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	e074      	b.n	8003048 <io_holding_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8002f5e:	8b7b      	ldrh	r3, [r7, #26]
 8002f60:	69fa      	ldr	r2, [r7, #28]
 8002f62:	4413      	add	r3, r2
 8002f64:	881b      	ldrh	r3, [r3, #0]
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	82bb      	strh	r3, [r7, #20]
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 8002f6a:	8abb      	ldrh	r3, [r7, #20]
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <io_holding_reg_type_load+0x98>
		return false;
 8002f70:	2300      	movs	r3, #0
 8002f72:	e069      	b.n	8003048 <io_holding_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8002f74:	8b7b      	ldrh	r3, [r7, #26]
 8002f76:	3302      	adds	r3, #2
 8002f78:	837b      	strh	r3, [r7, #26]

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 8002f7a:	8b7b      	ldrh	r3, [r7, #26]
 8002f7c:	69fa      	ldr	r2, [r7, #28]
 8002f7e:	18d1      	adds	r1, r2, r3
 8002f80:	8abb      	ldrh	r3, [r7, #20]
 8002f82:	009a      	lsls	r2, r3, #2
 8002f84:	f107 030c 	add.w	r3, r7, #12
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f015 fba0 	bl	80186ce <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 8002f8e:	8abb      	ldrh	r3, [r7, #20]
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	8b7b      	ldrh	r3, [r7, #26]
 8002f96:	4413      	add	r3, r2
 8002f98:	837b      	strh	r3, [r7, #26]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8002f9a:	88fa      	ldrh	r2, [r7, #6]
 8002f9c:	8b7b      	ldrh	r3, [r7, #26]
 8002f9e:	4413      	add	r3, r2
 8002fa0:	b29b      	uxth	r3, r3
 8002fa2:	f107 010a 	add.w	r1, r7, #10
 8002fa6:	2202      	movs	r2, #2
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7ff f8d2 	bl	8002152 <EEPROM_LoadBlock>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	f083 0301 	eor.w	r3, r3, #1
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <io_holding_reg_type_load+0xe2>
		return false;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	e044      	b.n	8003048 <io_holding_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002fbe:	8b7b      	ldrh	r3, [r7, #26]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	69f8      	ldr	r0, [r7, #28]
 8002fc4:	f002 fe46 	bl	8005c54 <modbus_crc16>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	833b      	strh	r3, [r7, #24]
	if (computed_crc != stored_crc) {
 8002fcc:	897b      	ldrh	r3, [r7, #10]
 8002fce:	8b3a      	ldrh	r2, [r7, #24]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d001      	beq.n	8002fd8 <io_holding_reg_type_load+0xfc>
		return false;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	e037      	b.n	8003048 <io_holding_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8002fd8:	2300      	movs	r3, #0
 8002fda:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002fdc:	e024      	b.n	8003028 <io_holding_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 8002fde:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	3328      	adds	r3, #40	@ 0x28
 8002fe4:	443b      	add	r3, r7
 8002fe6:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 8002fea:	82fb      	strh	r3, [r7, #22]
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 8002fec:	8afa      	ldrh	r2, [r7, #22]
 8002fee:	4919      	ldr	r1, [pc, #100]	@ (8003054 <io_holding_reg_type_load+0x178>)
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	4413      	add	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a16      	ldr	r2, [pc, #88]	@ (8003058 <io_holding_reg_type_load+0x17c>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d10f      	bne.n	8003022 <io_holding_reg_type_load+0x146>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 8003002:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003004:	8afa      	ldrh	r2, [r7, #22]
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	3328      	adds	r3, #40	@ 0x28
 800300a:	443b      	add	r3, r7
 800300c:	f813 0c1a 	ldrb.w	r0, [r3, #-26]
 8003010:	4910      	ldr	r1, [pc, #64]	@ (8003054 <io_holding_reg_type_load+0x178>)
 8003012:	4613      	mov	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	4413      	add	r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	440b      	add	r3, r1
 800301c:	330a      	adds	r3, #10
 800301e:	4602      	mov	r2, r0
 8003020:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003022:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003024:	3301      	adds	r3, #1
 8003026:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003028:	8abb      	ldrh	r3, [r7, #20]
 800302a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800302c:	429a      	cmp	r2, r3
 800302e:	d3d6      	bcc.n	8002fde <io_holding_reg_type_load+0x102>
		}
	}

	// Pass onto input reg to load
	baseAddress += offset;
 8003030:	88fa      	ldrh	r2, [r7, #6]
 8003032:	8b7b      	ldrh	r3, [r7, #26]
 8003034:	4413      	add	r3, r2
 8003036:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 8003038:	88fb      	ldrh	r3, [r7, #6]
 800303a:	3302      	adds	r3, #2
 800303c:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_load(baseAddress);
 800303e:	88fb      	ldrh	r3, [r7, #6]
 8003040:	4618      	mov	r0, r3
 8003042:	f000 fa2f 	bl	80034a4 <io_input_reg_type_load>
 8003046:	4603      	mov	r3, r0
 8003048:	46b5      	mov	sp, r6
}
 800304a:	4618      	mov	r0, r3
 800304c:	372c      	adds	r7, #44	@ 0x2c
 800304e:	46bd      	mov	sp, r7
 8003050:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003054:	20000c50 	.word	0x20000c50
 8003058:	08002c35 	.word	0x08002c35

0800305c <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003066:	2300      	movs	r3, #0
 8003068:	81fb      	strh	r3, [r7, #14]
 800306a:	e017      	b.n	800309c <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 800306c:	89fa      	ldrh	r2, [r7, #14]
 800306e:	4915      	ldr	r1, [pc, #84]	@ (80030c4 <io_holding_reg_type_clear+0x68>)
 8003070:	4613      	mov	r3, r2
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	4413      	add	r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	440b      	add	r3, r1
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a12      	ldr	r2, [pc, #72]	@ (80030c8 <io_holding_reg_type_clear+0x6c>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d109      	bne.n	8003096 <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 8003082:	89fa      	ldrh	r2, [r7, #14]
 8003084:	490f      	ldr	r1, [pc, #60]	@ (80030c4 <io_holding_reg_type_clear+0x68>)
 8003086:	4613      	mov	r3, r2
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	4413      	add	r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	440b      	add	r3, r1
 8003090:	330a      	adds	r3, #10
 8003092:	2200      	movs	r2, #0
 8003094:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003096:	89fb      	ldrh	r3, [r7, #14]
 8003098:	3301      	adds	r3, #1
 800309a:	81fb      	strh	r3, [r7, #14]
 800309c:	4b0b      	ldr	r3, [pc, #44]	@ (80030cc <io_holding_reg_type_clear+0x70>)
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	89fa      	ldrh	r2, [r7, #14]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d3e2      	bcc.n	800306c <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	f083 0301 	eor.w	r3, r3, #1
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 80030b2:	f7fe f977 	bl	80013a4 <automation_save_rules>
 80030b6:	4603      	mov	r3, r0
 80030b8:	e000      	b.n	80030bc <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 80030ba:	2301      	movs	r3, #1
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3710      	adds	r7, #16
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	20000c50 	.word	0x20000c50
 80030c8:	08002c35 	.word	0x08002c35
 80030cc:	20000dd0 	.word	0x20000dd0

080030d0 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*, IO_Input_Reg_Mode), void* context, IO_Input_Reg_Mode mode) {
 80030d0:	b480      	push	{r7}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	4613      	mov	r3, r2
 80030dc:	71fb      	strb	r3, [r7, #7]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	4a1e      	ldr	r2, [pc, #120]	@ (800315c <io_input_reg_add_channel+0x8c>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d109      	bne.n	80030fa <io_input_reg_add_channel+0x2a>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 80030e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003160 <io_input_reg_add_channel+0x90>)
 80030e8:	881b      	ldrh	r3, [r3, #0]
 80030ea:	2b03      	cmp	r3, #3
 80030ec:	d82f      	bhi.n	800314e <io_input_reg_add_channel+0x7e>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80030ee:	4b1c      	ldr	r3, [pc, #112]	@ (8003160 <io_input_reg_add_channel+0x90>)
 80030f0:	881b      	ldrh	r3, [r3, #0]
 80030f2:	3301      	adds	r3, #1
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003160 <io_input_reg_add_channel+0x90>)
 80030f8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80030fa:	4b1a      	ldr	r3, [pc, #104]	@ (8003164 <io_input_reg_add_channel+0x94>)
 80030fc:	881b      	ldrh	r3, [r3, #0]
 80030fe:	4619      	mov	r1, r3
 8003100:	4a19      	ldr	r2, [pc, #100]	@ (8003168 <io_input_reg_add_channel+0x98>)
 8003102:	460b      	mov	r3, r1
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	440b      	add	r3, r1
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	4413      	add	r3, r2
 800310c:	68fa      	ldr	r2, [r7, #12]
 800310e:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8003110:	4b14      	ldr	r3, [pc, #80]	@ (8003164 <io_input_reg_add_channel+0x94>)
 8003112:	881b      	ldrh	r3, [r3, #0]
 8003114:	4619      	mov	r1, r3
 8003116:	4a14      	ldr	r2, [pc, #80]	@ (8003168 <io_input_reg_add_channel+0x98>)
 8003118:	460b      	mov	r3, r1
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	440b      	add	r3, r1
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	4413      	add	r3, r2
 8003122:	3304      	adds	r3, #4
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].mode = mode;
 8003128:	4b0e      	ldr	r3, [pc, #56]	@ (8003164 <io_input_reg_add_channel+0x94>)
 800312a:	881b      	ldrh	r3, [r3, #0]
 800312c:	4619      	mov	r1, r3
 800312e:	4a0e      	ldr	r2, [pc, #56]	@ (8003168 <io_input_reg_add_channel+0x98>)
 8003130:	460b      	mov	r3, r1
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	440b      	add	r3, r1
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	4413      	add	r3, r2
 800313a:	3308      	adds	r3, #8
 800313c:	79fa      	ldrb	r2, [r7, #7]
 800313e:	701a      	strb	r2, [r3, #0]

	io_input_reg_channel_count++; // increase overall channel count
 8003140:	4b08      	ldr	r3, [pc, #32]	@ (8003164 <io_input_reg_add_channel+0x94>)
 8003142:	881b      	ldrh	r3, [r3, #0]
 8003144:	3301      	adds	r3, #1
 8003146:	b29a      	uxth	r2, r3
 8003148:	4b06      	ldr	r3, [pc, #24]	@ (8003164 <io_input_reg_add_channel+0x94>)
 800314a:	801a      	strh	r2, [r3, #0]
 800314c:	e000      	b.n	8003150 <io_input_reg_add_channel+0x80>
			return;
 800314e:	bf00      	nop
}
 8003150:	3714      	adds	r7, #20
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	080031d1 	.word	0x080031d1
 8003160:	20000f56 	.word	0x20000f56
 8003164:	20000f54 	.word	0x20000f54
 8003168:	20000dd4 	.word	0x20000dd4

0800316c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 800316c:	b590      	push	{r4, r7, lr}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003176:	4b14      	ldr	r3, [pc, #80]	@ (80031c8 <io_input_reg_read+0x5c>)
 8003178:	881b      	ldrh	r3, [r3, #0]
 800317a:	88fa      	ldrh	r2, [r7, #6]
 800317c:	429a      	cmp	r2, r3
 800317e:	d21d      	bcs.n	80031bc <io_input_reg_read+0x50>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context, io_input_reg_channels[index].mode);
 8003180:	88fa      	ldrh	r2, [r7, #6]
 8003182:	4912      	ldr	r1, [pc, #72]	@ (80031cc <io_input_reg_read+0x60>)
 8003184:	4613      	mov	r3, r2
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	4413      	add	r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	440b      	add	r3, r1
 800318e:	681c      	ldr	r4, [r3, #0]
 8003190:	88fa      	ldrh	r2, [r7, #6]
 8003192:	490e      	ldr	r1, [pc, #56]	@ (80031cc <io_input_reg_read+0x60>)
 8003194:	4613      	mov	r3, r2
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	4413      	add	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	440b      	add	r3, r1
 800319e:	3304      	adds	r3, #4
 80031a0:	6818      	ldr	r0, [r3, #0]
 80031a2:	88fa      	ldrh	r2, [r7, #6]
 80031a4:	4909      	ldr	r1, [pc, #36]	@ (80031cc <io_input_reg_read+0x60>)
 80031a6:	4613      	mov	r3, r2
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	4413      	add	r3, r2
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	440b      	add	r3, r1
 80031b0:	3308      	adds	r3, #8
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	4619      	mov	r1, r3
 80031b6:	47a0      	blx	r4
 80031b8:	4603      	mov	r3, r0
 80031ba:	e000      	b.n	80031be <io_input_reg_read+0x52>
	}
	return 0;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	370c      	adds	r7, #12
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd90      	pop	{r4, r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20000f54 	.word	0x20000f54
 80031cc:	20000dd4 	.word	0x20000dd4

080031d0 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b08c      	sub	sp, #48	@ 0x30
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	460b      	mov	r3, r1
 80031da:	70fb      	strb	r3, [r7, #3]
// TODO: NEED TO ADD CURRENT MODE!

#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 80031dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003254 <adc_read_func+0x84>)
 80031de:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 80031e0:	481c      	ldr	r0, [pc, #112]	@ (8003254 <adc_read_func+0x84>)
 80031e2:	f005 fcaf 	bl	8008b44 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 80031e6:	f107 030c 	add.w	r3, r7, #12
 80031ea:	2220      	movs	r2, #32
 80031ec:	2100      	movs	r1, #0
 80031ee:	4618      	mov	r0, r3
 80031f0:	f015 f9ed 	bl	80185ce <memset>
		sConfig.Channel = channel;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80031f8:	2306      	movs	r3, #6
 80031fa:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80031fc:	2304      	movs	r3, #4
 80031fe:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8003200:	237f      	movs	r3, #127	@ 0x7f
 8003202:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8003204:	f107 030c 	add.w	r3, r7, #12
 8003208:	4619      	mov	r1, r3
 800320a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800320c:	f005 fdb4 	bl	8008d78 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8003210:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003212:	f005 fbdb 	bl	80089cc <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8003216:	2164      	movs	r1, #100	@ 0x64
 8003218:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800321a:	f005 fcc7 	bl	8008bac <HAL_ADC_PollForConversion>
 800321e:	4603      	mov	r3, r0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d10f      	bne.n	8003244 <adc_read_func+0x74>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8003224:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003226:	f005 fd99 	bl	8008d5c <HAL_ADC_GetValue>
 800322a:	4602      	mov	r2, r0
 800322c:	4613      	mov	r3, r2
 800322e:	041b      	lsls	r3, r3, #16
 8003230:	1a9a      	subs	r2, r3, r2
 8003232:	4b09      	ldr	r3, [pc, #36]	@ (8003258 <adc_read_func+0x88>)
 8003234:	fba3 1302 	umull	r1, r3, r3, r2
 8003238:	1ad2      	subs	r2, r2, r3
 800323a:	0852      	lsrs	r2, r2, #1
 800323c:	4413      	add	r3, r2
 800323e:	0adb      	lsrs	r3, r3, #11
 8003240:	b29b      	uxth	r3, r3
 8003242:	e003      	b.n	800324c <adc_read_func+0x7c>
		}
		HAL_ADC_Stop(hadc);
 8003244:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003246:	f005 fc7d 	bl	8008b44 <HAL_ADC_Stop>
#endif
	return 0;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3730      	adds	r7, #48	@ 0x30
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	20001114 	.word	0x20001114
 8003258:	00100101 	.word	0x00100101

0800325c <io_input_reg_set_mode>:

bool io_input_reg_set_mode(uint16_t index, IO_Input_Reg_Mode mode) {
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	460a      	mov	r2, r1
 8003266:	80fb      	strh	r3, [r7, #6]
 8003268:	4613      	mov	r3, r2
 800326a:	717b      	strb	r3, [r7, #5]
	if (index < io_input_reg_channel_count) {
 800326c:	4b0b      	ldr	r3, [pc, #44]	@ (800329c <io_input_reg_set_mode+0x40>)
 800326e:	881b      	ldrh	r3, [r3, #0]
 8003270:	88fa      	ldrh	r2, [r7, #6]
 8003272:	429a      	cmp	r2, r3
 8003274:	d20d      	bcs.n	8003292 <io_input_reg_set_mode+0x36>
		io_input_reg_channels[index].mode = mode;
 8003276:	88fa      	ldrh	r2, [r7, #6]
 8003278:	4909      	ldr	r1, [pc, #36]	@ (80032a0 <io_input_reg_set_mode+0x44>)
 800327a:	4613      	mov	r3, r2
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	4413      	add	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	440b      	add	r3, r1
 8003284:	3308      	adds	r3, #8
 8003286:	797a      	ldrb	r2, [r7, #5]
 8003288:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 800328a:	f7fe f88b 	bl	80013a4 <automation_save_rules>
 800328e:	4603      	mov	r3, r0
 8003290:	e000      	b.n	8003294 <io_input_reg_set_mode+0x38>
	}
	return false;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3708      	adds	r7, #8
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	20000f54 	.word	0x20000f54
 80032a0:	20000dd4 	.word	0x20000dd4

080032a4 <io_input_reg_get_mode>:

bool io_input_reg_get_mode(uint16_t index, IO_Input_Reg_Mode* mode) {
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	6039      	str	r1, [r7, #0]
 80032ae:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 80032b0:	4b0c      	ldr	r3, [pc, #48]	@ (80032e4 <io_input_reg_get_mode+0x40>)
 80032b2:	881b      	ldrh	r3, [r3, #0]
 80032b4:	88fa      	ldrh	r2, [r7, #6]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d20c      	bcs.n	80032d4 <io_input_reg_get_mode+0x30>
		*mode = io_input_reg_channels[index].mode;
 80032ba:	88fa      	ldrh	r2, [r7, #6]
 80032bc:	490a      	ldr	r1, [pc, #40]	@ (80032e8 <io_input_reg_get_mode+0x44>)
 80032be:	4613      	mov	r3, r2
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	4413      	add	r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	440b      	add	r3, r1
 80032c8:	3308      	adds	r3, #8
 80032ca:	781a      	ldrb	r2, [r3, #0]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	701a      	strb	r2, [r3, #0]
		return true;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e000      	b.n	80032d6 <io_input_reg_get_mode+0x32>
	}
	return false;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	20000f54 	.word	0x20000f54
 80032e8:	20000dd4 	.word	0x20000dd4

080032ec <io_input_reg_type_save>:

bool io_input_reg_type_save(uint16_t baseAddress) {
 80032ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80032f0:	b099      	sub	sp, #100	@ 0x64
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	4603      	mov	r3, r0
 80032f6:	80fb      	strh	r3, [r7, #6]
 80032f8:	466b      	mov	r3, sp
 80032fa:	461e      	mov	r6, r3
	char msg[64];
	sprintf(msg, "saving to base address %d", baseAddress);
 80032fc:	88fa      	ldrh	r2, [r7, #6]
 80032fe:	f107 0310 	add.w	r3, r7, #16
 8003302:	4964      	ldr	r1, [pc, #400]	@ (8003494 <io_input_reg_type_save+0x1a8>)
 8003304:	4618      	mov	r0, r3
 8003306:	f015 f8e3 	bl	80184d0 <siprintf>
	usb_serial_println(msg);
 800330a:	f107 0310 	add.w	r3, r7, #16
 800330e:	4618      	mov	r0, r3
 8003310:	f001 fda0 	bl	8004e54 <usb_serial_println>

	// Count physical ADC input regs
	uint16_t count = 0;
 8003314:	2300      	movs	r3, #0
 8003316:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003318:	2300      	movs	r3, #0
 800331a:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800331e:	e014      	b.n	800334a <io_input_reg_type_save+0x5e>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003320:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8003324:	495c      	ldr	r1, [pc, #368]	@ (8003498 <io_input_reg_type_save+0x1ac>)
 8003326:	4613      	mov	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4413      	add	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a5a      	ldr	r2, [pc, #360]	@ (800349c <io_input_reg_type_save+0x1b0>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d103      	bne.n	8003340 <io_input_reg_type_save+0x54>
			count++;
 8003338:	89fb      	ldrh	r3, [r7, #14]
 800333a:	3301      	adds	r3, #1
 800333c:	b29b      	uxth	r3, r3
 800333e:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003340:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8003344:	3301      	adds	r3, #1
 8003346:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800334a:	4b55      	ldr	r3, [pc, #340]	@ (80034a0 <io_input_reg_type_save+0x1b4>)
 800334c:	881b      	ldrh	r3, [r3, #0]
 800334e:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8003352:	429a      	cmp	r2, r3
 8003354:	d3e4      	bcc.n	8003320 <io_input_reg_type_save+0x34>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003356:	89fb      	ldrh	r3, [r7, #14]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d101      	bne.n	8003360 <io_input_reg_type_save+0x74>
 800335c:	2301      	movs	r3, #1
 800335e:	e093      	b.n	8003488 <io_input_reg_type_save+0x19c>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Input_Reg_Type_Record) * count
 8003360:	89fb      	ldrh	r3, [r7, #14]
 8003362:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8003364:	1c99      	adds	r1, r3, #2
 8003366:	460b      	mov	r3, r1
	uint8_t buffer[
 8003368:	3b01      	subs	r3, #1
 800336a:	657b      	str	r3, [r7, #84]	@ 0x54
 800336c:	2300      	movs	r3, #0
 800336e:	4688      	mov	r8, r1
 8003370:	4699      	mov	r9, r3
 8003372:	f04f 0200 	mov.w	r2, #0
 8003376:	f04f 0300 	mov.w	r3, #0
 800337a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800337e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003382:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003386:	2300      	movs	r3, #0
 8003388:	460c      	mov	r4, r1
 800338a:	461d      	mov	r5, r3
 800338c:	f04f 0200 	mov.w	r2, #0
 8003390:	f04f 0300 	mov.w	r3, #0
 8003394:	00eb      	lsls	r3, r5, #3
 8003396:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800339a:	00e2      	lsls	r2, r4, #3
 800339c:	1dcb      	adds	r3, r1, #7
 800339e:	08db      	lsrs	r3, r3, #3
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	ebad 0d03 	sub.w	sp, sp, r3
 80033a6:	466b      	mov	r3, sp
 80033a8:	3300      	adds	r3, #0
 80033aa:	653b      	str	r3, [r7, #80]	@ 0x50
	];

	uint16_t offset = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 80033b2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80033b6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80033b8:	4413      	add	r3, r2
 80033ba:	89fa      	ldrh	r2, [r7, #14]
 80033bc:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 80033be:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80033c2:	3302      	adds	r3, #2
 80033c4:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

	// input register records
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 80033c8:	2300      	movs	r3, #0
 80033ca:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80033ce:	e029      	b.n	8003424 <io_input_reg_type_save+0x138>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 80033d0:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80033d4:	4930      	ldr	r1, [pc, #192]	@ (8003498 <io_input_reg_type_save+0x1ac>)
 80033d6:	4613      	mov	r3, r2
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	4413      	add	r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	440b      	add	r3, r1
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a2e      	ldr	r2, [pc, #184]	@ (800349c <io_input_reg_type_save+0x1b0>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d118      	bne.n	800341a <io_input_reg_type_save+0x12e>
			IO_Input_Reg_Type_Record newRecord;
			newRecord.index = i;
 80033e8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80033ec:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_input_reg_channels[i].mode;
 80033ee:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80033f2:	4929      	ldr	r1, [pc, #164]	@ (8003498 <io_input_reg_type_save+0x1ac>)
 80033f4:	4613      	mov	r3, r2
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	4413      	add	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	440b      	add	r3, r1
 80033fe:	3308      	adds	r3, #8
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003404:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8003408:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800340a:	4413      	add	r3, r2
 800340c:	68ba      	ldr	r2, [r7, #8]
 800340e:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8003410:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8003414:	3304      	adds	r3, #4
 8003416:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 800341a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800341e:	3301      	adds	r3, #1
 8003420:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8003424:	4b1e      	ldr	r3, [pc, #120]	@ (80034a0 <io_input_reg_type_save+0x1b4>)
 8003426:	881b      	ldrh	r3, [r3, #0]
 8003428:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800342c:	429a      	cmp	r2, r3
 800342e:	d3cf      	bcc.n	80033d0 <io_input_reg_type_save+0xe4>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003430:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8003434:	88fb      	ldrh	r3, [r7, #6]
 8003436:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003438:	4618      	mov	r0, r3
 800343a:	f7fe fe72 	bl	8002122 <EEPROM_WriteBlock>
 800343e:	4603      	mov	r3, r0
 8003440:	f083 0301 	eor.w	r3, r3, #1
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <io_input_reg_type_save+0x162>
 800344a:	2300      	movs	r3, #0
 800344c:	e01c      	b.n	8003488 <io_input_reg_type_save+0x19c>
	baseAddress += offset;
 800344e:	88fa      	ldrh	r2, [r7, #6]
 8003450:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8003454:	4413      	add	r3, r2
 8003456:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003458:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800345c:	4619      	mov	r1, r3
 800345e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8003460:	f002 fbf8 	bl	8005c54 <modbus_crc16>
 8003464:	4603      	mov	r3, r0
 8003466:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003468:	f107 010c 	add.w	r1, r7, #12
 800346c:	88fb      	ldrh	r3, [r7, #6]
 800346e:	2202      	movs	r2, #2
 8003470:	4618      	mov	r0, r3
 8003472:	f7fe fe56 	bl	8002122 <EEPROM_WriteBlock>
 8003476:	4603      	mov	r3, r0
 8003478:	f083 0301 	eor.w	r3, r3, #1
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <io_input_reg_type_save+0x19a>
 8003482:	2300      	movs	r3, #0
 8003484:	e000      	b.n	8003488 <io_input_reg_type_save+0x19c>

	return true;
 8003486:	2301      	movs	r3, #1
 8003488:	46b5      	mov	sp, r6
}
 800348a:	4618      	mov	r0, r3
 800348c:	3764      	adds	r7, #100	@ 0x64
 800348e:	46bd      	mov	sp, r7
 8003490:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003494:	0801a964 	.word	0x0801a964
 8003498:	20000dd4 	.word	0x20000dd4
 800349c:	080031d1 	.word	0x080031d1
 80034a0:	20000f54 	.word	0x20000f54

080034a4 <io_input_reg_type_load>:
	}

	return true;
}

bool io_input_reg_type_load(uint16_t baseAddress) {
 80034a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80034a8:	b0af      	sub	sp, #188	@ 0xbc
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	4603      	mov	r3, r0
 80034ae:	80fb      	strh	r3, [r7, #6]
 80034b0:	466b      	mov	r3, sp
 80034b2:	461e      	mov	r6, r3
	char msg[64];
	sprintf(msg, "loading from base address %d", baseAddress);
 80034b4:	88fa      	ldrh	r2, [r7, #6]
 80034b6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80034ba:	4977      	ldr	r1, [pc, #476]	@ (8003698 <io_input_reg_type_load+0x1f4>)
 80034bc:	4618      	mov	r0, r3
 80034be:	f015 f807 	bl	80184d0 <siprintf>
	usb_serial_println(msg);
 80034c2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80034c6:	4618      	mov	r0, r3
 80034c8:	f001 fcc4 	bl	8004e54 <usb_serial_println>

	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Input_Reg_Type_Record) * MAX_IO_INPUT_REG_PHYSICAL + sizeof(uint16_t);
 80034cc:	2314      	movs	r3, #20
 80034ce:	f8a7 30b4 	strh.w	r3, [r7, #180]	@ 0xb4
	uint8_t buffer[dataLen];
 80034d2:	f8b7 10b4 	ldrh.w	r1, [r7, #180]	@ 0xb4
 80034d6:	460b      	mov	r3, r1
 80034d8:	3b01      	subs	r3, #1
 80034da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80034de:	b28b      	uxth	r3, r1
 80034e0:	2200      	movs	r2, #0
 80034e2:	4698      	mov	r8, r3
 80034e4:	4691      	mov	r9, r2
 80034e6:	f04f 0200 	mov.w	r2, #0
 80034ea:	f04f 0300 	mov.w	r3, #0
 80034ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034fa:	b28b      	uxth	r3, r1
 80034fc:	2200      	movs	r2, #0
 80034fe:	461c      	mov	r4, r3
 8003500:	4615      	mov	r5, r2
 8003502:	f04f 0200 	mov.w	r2, #0
 8003506:	f04f 0300 	mov.w	r3, #0
 800350a:	00eb      	lsls	r3, r5, #3
 800350c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003510:	00e2      	lsls	r2, r4, #3
 8003512:	460b      	mov	r3, r1
 8003514:	3307      	adds	r3, #7
 8003516:	08db      	lsrs	r3, r3, #3
 8003518:	00db      	lsls	r3, r3, #3
 800351a:	ebad 0d03 	sub.w	sp, sp, r3
 800351e:	466b      	mov	r3, sp
 8003520:	3300      	adds	r3, #0
 8003522:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

	uint16_t offset = 0;
 8003526:	2300      	movs	r3, #0
 8003528:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 800352c:	f8b7 20b4 	ldrh.w	r2, [r7, #180]	@ 0xb4
 8003530:	88fb      	ldrh	r3, [r7, #6]
 8003532:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8003536:	4618      	mov	r0, r3
 8003538:	f7fe fe0b 	bl	8002152 <EEPROM_LoadBlock>
 800353c:	4603      	mov	r3, r0
 800353e:	f083 0301 	eor.w	r3, r3, #1
 8003542:	b2db      	uxtb	r3, r3
 8003544:	2b00      	cmp	r3, #0
 8003546:	d004      	beq.n	8003552 <io_input_reg_type_load+0xae>
		usb_serial_println("error1");
 8003548:	4854      	ldr	r0, [pc, #336]	@ (800369c <io_input_reg_type_load+0x1f8>)
 800354a:	f001 fc83 	bl	8004e54 <usb_serial_println>
		return false;
 800354e:	2300      	movs	r3, #0
 8003550:	e09c      	b.n	800368c <io_input_reg_type_load+0x1e8>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8003552:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8003556:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800355a:	4413      	add	r3, r2
 800355c:	881b      	ldrh	r3, [r3, #0]
 800355e:	b29b      	uxth	r3, r3
 8003560:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
	if (temp_reg_count > MAX_IO_INPUT_REG_PHYSICAL) {
 8003564:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8003568:	2b04      	cmp	r3, #4
 800356a:	d90f      	bls.n	800358c <io_input_reg_type_load+0xe8>
		char errormsg[64];
		sprintf(errormsg, "error2 - temp reg count = %d", temp_reg_count);
 800356c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8003570:	461a      	mov	r2, r3
 8003572:	f107 030c 	add.w	r3, r7, #12
 8003576:	494a      	ldr	r1, [pc, #296]	@ (80036a0 <io_input_reg_type_load+0x1fc>)
 8003578:	4618      	mov	r0, r3
 800357a:	f014 ffa9 	bl	80184d0 <siprintf>
		usb_serial_println(errormsg);
 800357e:	f107 030c 	add.w	r3, r7, #12
 8003582:	4618      	mov	r0, r3
 8003584:	f001 fc66 	bl	8004e54 <usb_serial_println>
		return false;
 8003588:	2300      	movs	r3, #0
 800358a:	e07f      	b.n	800368c <io_input_reg_type_load+0x1e8>
	}
	offset += sizeof(temp_reg_count);
 800358c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8003590:	3302      	adds	r3, #2
 8003592:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa

	IO_Input_Reg_Type_Record temp_records[MAX_IO_INPUT_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 8003596:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800359a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800359e:	18d1      	adds	r1, r2, r3
 80035a0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80035a4:	009a      	lsls	r2, r3, #2
 80035a6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80035aa:	4618      	mov	r0, r3
 80035ac:	f015 f88f 	bl	80186ce <memcpy>
	offset += temp_reg_count * sizeof(IO_Input_Reg_Type_Record);
 80035b0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	b29a      	uxth	r2, r3
 80035b8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80035bc:	4413      	add	r3, r2
 80035be:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 80035c2:	88fa      	ldrh	r2, [r7, #6]
 80035c4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80035c8:	4413      	add	r3, r2
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	f107 014e 	add.w	r1, r7, #78	@ 0x4e
 80035d0:	2202      	movs	r2, #2
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fe fdbd 	bl	8002152 <EEPROM_LoadBlock>
 80035d8:	4603      	mov	r3, r0
 80035da:	f083 0301 	eor.w	r3, r3, #1
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d004      	beq.n	80035ee <io_input_reg_type_load+0x14a>
		usb_serial_println("error3");
 80035e4:	482f      	ldr	r0, [pc, #188]	@ (80036a4 <io_input_reg_type_load+0x200>)
 80035e6:	f001 fc35 	bl	8004e54 <usb_serial_println>
		return false;
 80035ea:	2300      	movs	r3, #0
 80035ec:	e04e      	b.n	800368c <io_input_reg_type_load+0x1e8>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 80035ee:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80035f2:	4619      	mov	r1, r3
 80035f4:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80035f8:	f002 fb2c 	bl	8005c54 <modbus_crc16>
 80035fc:	4603      	mov	r3, r0
 80035fe:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
	if (computed_crc != stored_crc) {
 8003602:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003606:	f8b7 20a8 	ldrh.w	r2, [r7, #168]	@ 0xa8
 800360a:	429a      	cmp	r2, r3
 800360c:	d004      	beq.n	8003618 <io_input_reg_type_load+0x174>
		usb_serial_println("error4");
 800360e:	4826      	ldr	r0, [pc, #152]	@ (80036a8 <io_input_reg_type_load+0x204>)
 8003610:	f001 fc20 	bl	8004e54 <usb_serial_println>
		return false;
 8003614:	2300      	movs	r3, #0
 8003616:	e039      	b.n	800368c <io_input_reg_type_load+0x1e8>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003618:	2300      	movs	r3, #0
 800361a:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
 800361e:	e02b      	b.n	8003678 <io_input_reg_type_load+0x1d4>
		uint16_t index = temp_records[i].index;
 8003620:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	33b8      	adds	r3, #184	@ 0xb8
 8003628:	443b      	add	r3, r7
 800362a:	f833 3c68 	ldrh.w	r3, [r3, #-104]
 800362e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 8003632:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8003636:	491d      	ldr	r1, [pc, #116]	@ (80036ac <io_input_reg_type_load+0x208>)
 8003638:	4613      	mov	r3, r2
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	4413      	add	r3, r2
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	440b      	add	r3, r1
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a1a      	ldr	r2, [pc, #104]	@ (80036b0 <io_input_reg_type_load+0x20c>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d111      	bne.n	800366e <io_input_reg_type_load+0x1ca>
			io_input_reg_channels[index].mode = temp_records[i].mode;
 800364a:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 800364e:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	33b8      	adds	r3, #184	@ 0xb8
 8003656:	443b      	add	r3, r7
 8003658:	f813 0c66 	ldrb.w	r0, [r3, #-102]
 800365c:	4913      	ldr	r1, [pc, #76]	@ (80036ac <io_input_reg_type_load+0x208>)
 800365e:	4613      	mov	r3, r2
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	4413      	add	r3, r2
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	440b      	add	r3, r1
 8003668:	3308      	adds	r3, #8
 800366a:	4602      	mov	r2, r0
 800366c:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 800366e:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 8003672:	3301      	adds	r3, #1
 8003674:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
 8003678:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800367c:	f8b7 20b6 	ldrh.w	r2, [r7, #182]	@ 0xb6
 8003680:	429a      	cmp	r2, r3
 8003682:	d3cd      	bcc.n	8003620 <io_input_reg_type_load+0x17c>
		}
	}

	usb_serial_println("load finished mode");
 8003684:	480b      	ldr	r0, [pc, #44]	@ (80036b4 <io_input_reg_type_load+0x210>)
 8003686:	f001 fbe5 	bl	8004e54 <usb_serial_println>

	return true;
 800368a:	2301      	movs	r3, #1
 800368c:	46b5      	mov	sp, r6
}
 800368e:	4618      	mov	r0, r3
 8003690:	37bc      	adds	r7, #188	@ 0xbc
 8003692:	46bd      	mov	sp, r7
 8003694:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003698:	0801a980 	.word	0x0801a980
 800369c:	0801a9a0 	.word	0x0801a9a0
 80036a0:	0801a9a8 	.word	0x0801a9a8
 80036a4:	0801a9c8 	.word	0x0801a9c8
 80036a8:	0801a9d0 	.word	0x0801a9d0
 80036ac:	20000dd4 	.word	0x20000dd4
 80036b0:	080031d1 	.word	0x080031d1
 80036b4:	0801a9d8 	.word	0x0801a9d8

080036b8 <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 80036be:	f001 fcdb 	bl	8005078 <modbus_master_is_busy>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d15a      	bne.n	800377e <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 80036c8:	4b30      	ldr	r3, [pc, #192]	@ (800378c <io_modbus_slave_poll_all+0xd4>)
 80036ca:	2201      	movs	r2, #1
 80036cc:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 80036ce:	4b30      	ldr	r3, [pc, #192]	@ (8003790 <io_modbus_slave_poll_all+0xd8>)
 80036d0:	881b      	ldrh	r3, [r3, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d055      	beq.n	8003782 <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 80036d6:	f002 fb51 	bl	8005d7c <get_ms>
 80036da:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 80036dc:	2300      	movs	r3, #0
 80036de:	75fb      	strb	r3, [r7, #23]
 80036e0:	e046      	b.n	8003770 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 80036e2:	4b2c      	ldr	r3, [pc, #176]	@ (8003794 <io_modbus_slave_poll_all+0xdc>)
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	461a      	mov	r2, r3
 80036e8:	7dfb      	ldrb	r3, [r7, #23]
 80036ea:	4413      	add	r3, r2
 80036ec:	4a28      	ldr	r2, [pc, #160]	@ (8003790 <io_modbus_slave_poll_all+0xd8>)
 80036ee:	8812      	ldrh	r2, [r2, #0]
 80036f0:	fb93 f1f2 	sdiv	r1, r3, r2
 80036f4:	fb01 f202 	mul.w	r2, r1, r2
 80036f8:	1a9b      	subs	r3, r3, r2
 80036fa:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 80036fc:	7bfa      	ldrb	r2, [r7, #15]
 80036fe:	4613      	mov	r3, r2
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	4413      	add	r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	4a24      	ldr	r2, [pc, #144]	@ (8003798 <io_modbus_slave_poll_all+0xe0>)
 8003708:	4413      	add	r3, r2
 800370a:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003718:	d327      	bcc.n	800376a <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	7818      	ldrb	r0, [r3, #0]
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	7859      	ldrb	r1, [r3, #1]
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	885a      	ldrh	r2, [r3, #2]
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	3304      	adds	r3, #4
 800372a:	f001 fc43 	bl	8004fb4 <modbus_master_request_read>
 800372e:	4603      	mov	r3, r0
 8003730:	71fb      	strb	r3, [r7, #7]
			if (success) {
 8003732:	79fb      	ldrb	r3, [r7, #7]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d012      	beq.n	800375e <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 8003738:	4b14      	ldr	r3, [pc, #80]	@ (800378c <io_modbus_slave_poll_all+0xd4>)
 800373a:	2201      	movs	r2, #1
 800373c:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8003744:	7bfb      	ldrb	r3, [r7, #15]
 8003746:	3301      	adds	r3, #1
 8003748:	4a11      	ldr	r2, [pc, #68]	@ (8003790 <io_modbus_slave_poll_all+0xd8>)
 800374a:	8812      	ldrh	r2, [r2, #0]
 800374c:	fb93 f1f2 	sdiv	r1, r3, r2
 8003750:	fb01 f202 	mul.w	r2, r1, r2
 8003754:	1a9b      	subs	r3, r3, r2
 8003756:	b2da      	uxtb	r2, r3
 8003758:	4b0e      	ldr	r3, [pc, #56]	@ (8003794 <io_modbus_slave_poll_all+0xdc>)
 800375a:	701a      	strb	r2, [r3, #0]
				break;
 800375c:	e012      	b.n	8003784 <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 800375e:	4b0b      	ldr	r3, [pc, #44]	@ (800378c <io_modbus_slave_poll_all+0xd4>)
 8003760:	2200      	movs	r2, #0
 8003762:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 8003764:	480d      	ldr	r0, [pc, #52]	@ (800379c <io_modbus_slave_poll_all+0xe4>)
 8003766:	f001 fb75 	bl	8004e54 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 800376a:	7dfb      	ldrb	r3, [r7, #23]
 800376c:	3301      	adds	r3, #1
 800376e:	75fb      	strb	r3, [r7, #23]
 8003770:	7dfb      	ldrb	r3, [r7, #23]
 8003772:	b29a      	uxth	r2, r3
 8003774:	4b06      	ldr	r3, [pc, #24]	@ (8003790 <io_modbus_slave_poll_all+0xd8>)
 8003776:	881b      	ldrh	r3, [r3, #0]
 8003778:	429a      	cmp	r2, r3
 800377a:	d3b2      	bcc.n	80036e2 <io_modbus_slave_poll_all+0x2a>
 800377c:	e002      	b.n	8003784 <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 800377e:	bf00      	nop
 8003780:	e000      	b.n	8003784 <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 8003782:	bf00      	nop
			}
		}
	}
}
 8003784:	3718      	adds	r7, #24
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	20000f8b 	.word	0x20000f8b
 8003790:	20000f88 	.word	0x20000f88
 8003794:	20000f8a 	.word	0x20000f8a
 8003798:	20000f58 	.word	0x20000f58
 800379c:	0801a9ec 	.word	0x0801a9ec

080037a0 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	4603      	mov	r3, r0
 80037a8:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80037aa:	79fb      	ldrb	r3, [r7, #7]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <io_virtual_add+0x16>
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d013      	beq.n	80037dc <io_virtual_add+0x3c>
 80037b4:	e026      	b.n	8003804 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 80037b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003828 <io_virtual_add+0x88>)
 80037b8:	881b      	ldrh	r3, [r3, #0]
 80037ba:	2b80      	cmp	r3, #128	@ 0x80
 80037bc:	d101      	bne.n	80037c2 <io_virtual_add+0x22>
				return false;
 80037be:	2300      	movs	r3, #0
 80037c0:	e02d      	b.n	800381e <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 80037c2:	4b19      	ldr	r3, [pc, #100]	@ (8003828 <io_virtual_add+0x88>)
 80037c4:	881b      	ldrh	r3, [r3, #0]
 80037c6:	461a      	mov	r2, r3
 80037c8:	4b18      	ldr	r3, [pc, #96]	@ (800382c <io_virtual_add+0x8c>)
 80037ca:	2100      	movs	r1, #0
 80037cc:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 80037ce:	4b16      	ldr	r3, [pc, #88]	@ (8003828 <io_virtual_add+0x88>)
 80037d0:	881b      	ldrh	r3, [r3, #0]
 80037d2:	3301      	adds	r3, #1
 80037d4:	b29a      	uxth	r2, r3
 80037d6:	4b14      	ldr	r3, [pc, #80]	@ (8003828 <io_virtual_add+0x88>)
 80037d8:	801a      	strh	r2, [r3, #0]
			break;
 80037da:	e015      	b.n	8003808 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 80037dc:	4b14      	ldr	r3, [pc, #80]	@ (8003830 <io_virtual_add+0x90>)
 80037de:	881b      	ldrh	r3, [r3, #0]
 80037e0:	2b80      	cmp	r3, #128	@ 0x80
 80037e2:	d101      	bne.n	80037e8 <io_virtual_add+0x48>
				return false;
 80037e4:	2300      	movs	r3, #0
 80037e6:	e01a      	b.n	800381e <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 80037e8:	4b11      	ldr	r3, [pc, #68]	@ (8003830 <io_virtual_add+0x90>)
 80037ea:	881b      	ldrh	r3, [r3, #0]
 80037ec:	461a      	mov	r2, r3
 80037ee:	4b11      	ldr	r3, [pc, #68]	@ (8003834 <io_virtual_add+0x94>)
 80037f0:	2100      	movs	r1, #0
 80037f2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 80037f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003830 <io_virtual_add+0x90>)
 80037f8:	881b      	ldrh	r3, [r3, #0]
 80037fa:	3301      	adds	r3, #1
 80037fc:	b29a      	uxth	r2, r3
 80037fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003830 <io_virtual_add+0x90>)
 8003800:	801a      	strh	r2, [r3, #0]
			break;
 8003802:	e001      	b.n	8003808 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8003804:	2300      	movs	r3, #0
 8003806:	e00a      	b.n	800381e <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8003808:	f7fd fdcc 	bl	80013a4 <automation_save_rules>
 800380c:	4603      	mov	r3, r0
 800380e:	f083 0301 	eor.w	r3, r3, #1
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <io_virtual_add+0x7c>
		return false;
 8003818:	2300      	movs	r3, #0
 800381a:	e000      	b.n	800381e <io_virtual_add+0x7e>
	}

	return true;
 800381c:	2301      	movs	r3, #1
}
 800381e:	4618      	mov	r0, r3
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	2000100c 	.word	0x2000100c
 800382c:	20000f8c 	.word	0x20000f8c
 8003830:	20001110 	.word	0x20001110
 8003834:	20001010 	.word	0x20001010

08003838 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	6039      	str	r1, [r7, #0]
 8003842:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <io_virtual_get_count+0x16>
 800384a:	2300      	movs	r3, #0
 800384c:	e012      	b.n	8003874 <io_virtual_get_count+0x3c>

	switch (type) {
 800384e:	79fb      	ldrb	r3, [r7, #7]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d002      	beq.n	800385a <io_virtual_get_count+0x22>
 8003854:	2b01      	cmp	r3, #1
 8003856:	d006      	beq.n	8003866 <io_virtual_get_count+0x2e>
 8003858:	e00b      	b.n	8003872 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 800385a:	4b09      	ldr	r3, [pc, #36]	@ (8003880 <io_virtual_get_count+0x48>)
 800385c:	881a      	ldrh	r2, [r3, #0]
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	801a      	strh	r2, [r3, #0]
			return true;
 8003862:	2301      	movs	r3, #1
 8003864:	e006      	b.n	8003874 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8003866:	4b07      	ldr	r3, [pc, #28]	@ (8003884 <io_virtual_get_count+0x4c>)
 8003868:	881a      	ldrh	r2, [r3, #0]
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	801a      	strh	r2, [r3, #0]
			return true;
 800386e:	2301      	movs	r3, #1
 8003870:	e000      	b.n	8003874 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8003872:	2300      	movs	r3, #0
		}
	}
}
 8003874:	4618      	mov	r0, r3
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	2000100c 	.word	0x2000100c
 8003884:	20001110 	.word	0x20001110

08003888 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	4603      	mov	r3, r0
 8003890:	603a      	str	r2, [r7, #0]
 8003892:	71fb      	strb	r3, [r7, #7]
 8003894:	460b      	mov	r3, r1
 8003896:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d101      	bne.n	80038a2 <io_virtual_read+0x1a>
 800389e:	2300      	movs	r3, #0
 80038a0:	e024      	b.n	80038ec <io_virtual_read+0x64>

	switch (type) {
 80038a2:	79fb      	ldrb	r3, [r7, #7]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d002      	beq.n	80038ae <io_virtual_read+0x26>
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d00f      	beq.n	80038cc <io_virtual_read+0x44>
 80038ac:	e01d      	b.n	80038ea <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 80038ae:	4b12      	ldr	r3, [pc, #72]	@ (80038f8 <io_virtual_read+0x70>)
 80038b0:	881b      	ldrh	r3, [r3, #0]
 80038b2:	88ba      	ldrh	r2, [r7, #4]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d301      	bcc.n	80038bc <io_virtual_read+0x34>
				return false;
 80038b8:	2300      	movs	r3, #0
 80038ba:	e017      	b.n	80038ec <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 80038bc:	88bb      	ldrh	r3, [r7, #4]
 80038be:	4a0f      	ldr	r2, [pc, #60]	@ (80038fc <io_virtual_read+0x74>)
 80038c0:	5cd3      	ldrb	r3, [r2, r3]
 80038c2:	461a      	mov	r2, r3
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	801a      	strh	r2, [r3, #0]
			return true;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e00f      	b.n	80038ec <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 80038cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003900 <io_virtual_read+0x78>)
 80038ce:	881b      	ldrh	r3, [r3, #0]
 80038d0:	88ba      	ldrh	r2, [r7, #4]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d301      	bcc.n	80038da <io_virtual_read+0x52>
				return false;
 80038d6:	2300      	movs	r3, #0
 80038d8:	e008      	b.n	80038ec <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 80038da:	88bb      	ldrh	r3, [r7, #4]
 80038dc:	4a09      	ldr	r2, [pc, #36]	@ (8003904 <io_virtual_read+0x7c>)
 80038de:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	801a      	strh	r2, [r3, #0]
			return true;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e000      	b.n	80038ec <io_virtual_read+0x64>
		}
		default: {
			return false;
 80038ea:	2300      	movs	r3, #0
		}
	}
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr
 80038f8:	2000100c 	.word	0x2000100c
 80038fc:	20000f8c 	.word	0x20000f8c
 8003900:	20001110 	.word	0x20001110
 8003904:	20001010 	.word	0x20001010

08003908 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	4603      	mov	r3, r0
 8003910:	71fb      	strb	r3, [r7, #7]
 8003912:	460b      	mov	r3, r1
 8003914:	80bb      	strh	r3, [r7, #4]
 8003916:	4613      	mov	r3, r2
 8003918:	807b      	strh	r3, [r7, #2]
	switch (type) {
 800391a:	79fb      	ldrb	r3, [r7, #7]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d002      	beq.n	8003926 <io_virtual_write+0x1e>
 8003920:	2b01      	cmp	r3, #1
 8003922:	d013      	beq.n	800394c <io_virtual_write+0x44>
 8003924:	e020      	b.n	8003968 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8003926:	4b14      	ldr	r3, [pc, #80]	@ (8003978 <io_virtual_write+0x70>)
 8003928:	881b      	ldrh	r3, [r3, #0]
 800392a:	88ba      	ldrh	r2, [r7, #4]
 800392c:	429a      	cmp	r2, r3
 800392e:	d301      	bcc.n	8003934 <io_virtual_write+0x2c>
				return false;
 8003930:	2300      	movs	r3, #0
 8003932:	e01a      	b.n	800396a <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8003934:	887b      	ldrh	r3, [r7, #2]
 8003936:	2b00      	cmp	r3, #0
 8003938:	bf14      	ite	ne
 800393a:	2301      	movne	r3, #1
 800393c:	2300      	moveq	r3, #0
 800393e:	b2da      	uxtb	r2, r3
 8003940:	88bb      	ldrh	r3, [r7, #4]
 8003942:	4611      	mov	r1, r2
 8003944:	4a0d      	ldr	r2, [pc, #52]	@ (800397c <io_virtual_write+0x74>)
 8003946:	54d1      	strb	r1, [r2, r3]
			return true;
 8003948:	2301      	movs	r3, #1
 800394a:	e00e      	b.n	800396a <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 800394c:	4b0c      	ldr	r3, [pc, #48]	@ (8003980 <io_virtual_write+0x78>)
 800394e:	881b      	ldrh	r3, [r3, #0]
 8003950:	88ba      	ldrh	r2, [r7, #4]
 8003952:	429a      	cmp	r2, r3
 8003954:	d301      	bcc.n	800395a <io_virtual_write+0x52>
				return false;
 8003956:	2300      	movs	r3, #0
 8003958:	e007      	b.n	800396a <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 800395a:	88bb      	ldrh	r3, [r7, #4]
 800395c:	4909      	ldr	r1, [pc, #36]	@ (8003984 <io_virtual_write+0x7c>)
 800395e:	887a      	ldrh	r2, [r7, #2]
 8003960:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8003964:	2301      	movs	r3, #1
 8003966:	e000      	b.n	800396a <io_virtual_write+0x62>
		}
		default: {
			return false;
 8003968:	2300      	movs	r3, #0
		}
	}
}
 800396a:	4618      	mov	r0, r3
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	2000100c 	.word	0x2000100c
 800397c:	20000f8c 	.word	0x20000f8c
 8003980:	20001110 	.word	0x20001110
 8003984:	20001010 	.word	0x20001010

08003988 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8003988:	b580      	push	{r7, lr}
 800398a:	b0e6      	sub	sp, #408	@ 0x198
 800398c:	af00      	add	r7, sp, #0
 800398e:	4602      	mov	r2, r0
 8003990:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003994:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003998:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 800399a:	2300      	movs	r3, #0
 800399c:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 80039a0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80039a4:	f107 0210 	add.w	r2, r7, #16
 80039a8:	4413      	add	r3, r2
 80039aa:	4a4c      	ldr	r2, [pc, #304]	@ (8003adc <io_virtual_save+0x154>)
 80039ac:	8812      	ldrh	r2, [r2, #0]
 80039ae:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 80039b0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80039b4:	3302      	adds	r3, #2
 80039b6:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 80039ba:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80039be:	f107 0210 	add.w	r2, r7, #16
 80039c2:	4413      	add	r3, r2
 80039c4:	4a45      	ldr	r2, [pc, #276]	@ (8003adc <io_virtual_save+0x154>)
 80039c6:	8812      	ldrh	r2, [r2, #0]
 80039c8:	4945      	ldr	r1, [pc, #276]	@ (8003ae0 <io_virtual_save+0x158>)
 80039ca:	4618      	mov	r0, r3
 80039cc:	f014 fe7f 	bl	80186ce <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 80039d0:	4b42      	ldr	r3, [pc, #264]	@ (8003adc <io_virtual_save+0x154>)
 80039d2:	881a      	ldrh	r2, [r3, #0]
 80039d4:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80039d8:	4413      	add	r3, r2
 80039da:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 80039de:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80039e2:	f107 0210 	add.w	r2, r7, #16
 80039e6:	4413      	add	r3, r2
 80039e8:	4a3e      	ldr	r2, [pc, #248]	@ (8003ae4 <io_virtual_save+0x15c>)
 80039ea:	8812      	ldrh	r2, [r2, #0]
 80039ec:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 80039ee:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80039f2:	3302      	adds	r3, #2
 80039f4:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 80039f8:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80039fc:	f107 0210 	add.w	r2, r7, #16
 8003a00:	4413      	add	r3, r2
 8003a02:	4a38      	ldr	r2, [pc, #224]	@ (8003ae4 <io_virtual_save+0x15c>)
 8003a04:	8812      	ldrh	r2, [r2, #0]
 8003a06:	0052      	lsls	r2, r2, #1
 8003a08:	4937      	ldr	r1, [pc, #220]	@ (8003ae8 <io_virtual_save+0x160>)
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f014 fe5f 	bl	80186ce <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8003a10:	4b34      	ldr	r3, [pc, #208]	@ (8003ae4 <io_virtual_save+0x15c>)
 8003a12:	881b      	ldrh	r3, [r3, #0]
 8003a14:	005b      	lsls	r3, r3, #1
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003a1c:	4413      	add	r3, r2
 8003a1e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003a22:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003a26:	f107 0110 	add.w	r1, r7, #16
 8003a2a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003a2e:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003a32:	881b      	ldrh	r3, [r3, #0]
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7fe fb74 	bl	8002122 <EEPROM_WriteBlock>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	f083 0301 	eor.w	r3, r3, #1
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d001      	beq.n	8003a4a <io_virtual_save+0xc2>
 8003a46:	2300      	movs	r3, #0
 8003a48:	e042      	b.n	8003ad0 <io_virtual_save+0x148>
	baseAddress += offset;
 8003a4a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003a4e:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003a52:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8003a56:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8003a5a:	8811      	ldrh	r1, [r2, #0]
 8003a5c:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003a60:	440a      	add	r2, r1
 8003a62:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003a64:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003a68:	f107 0310 	add.w	r3, r7, #16
 8003a6c:	4611      	mov	r1, r2
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f002 f8f0 	bl	8005c54 <modbus_crc16>
 8003a74:	4603      	mov	r3, r0
 8003a76:	461a      	mov	r2, r3
 8003a78:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003a7c:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8003a80:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003a82:	f107 010e 	add.w	r1, r7, #14
 8003a86:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003a8a:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003a8e:	881b      	ldrh	r3, [r3, #0]
 8003a90:	2202      	movs	r2, #2
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7fe fb45 	bl	8002122 <EEPROM_WriteBlock>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	f083 0301 	eor.w	r3, r3, #1
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d001      	beq.n	8003aa8 <io_virtual_save+0x120>
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	e013      	b.n	8003ad0 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 8003aa8:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003aac:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003ab0:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8003ab4:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8003ab8:	8812      	ldrh	r2, [r2, #0]
 8003aba:	3202      	adds	r2, #2
 8003abc:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 8003abe:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003ac2:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003ac6:	881b      	ldrh	r3, [r3, #0]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7ff f93d 	bl	8002d48 <io_holding_reg_type_save>
 8003ace:	4603      	mov	r3, r0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	2000100c 	.word	0x2000100c
 8003ae0:	20000f8c 	.word	0x20000f8c
 8003ae4:	20001110 	.word	0x20001110
 8003ae8:	20001010 	.word	0x20001010

08003aec <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8003aec:	b580      	push	{r7, lr}
 8003aee:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	4602      	mov	r2, r0
 8003af6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003afa:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003afe:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8003b00:	2300      	movs	r3, #0
 8003b02:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8003b06:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8003b0a:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8003b0e:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8003b12:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8003b16:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b1a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003b1e:	881b      	ldrh	r3, [r3, #0]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7fe fb16 	bl	8002152 <EEPROM_LoadBlock>
 8003b26:	4603      	mov	r3, r0
 8003b28:	f083 0301 	eor.w	r3, r3, #1
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <io_virtual_load+0x4a>
 8003b32:	2300      	movs	r3, #0
 8003b34:	e0dd      	b.n	8003cf2 <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8003b36:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003b3a:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003b3e:	4413      	add	r3, r2
 8003b40:	881b      	ldrh	r3, [r3, #0]
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b48:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003b4c:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8003b4e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b52:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003b56:	881b      	ldrh	r3, [r3, #0]
 8003b58:	2b80      	cmp	r3, #128	@ 0x80
 8003b5a:	d901      	bls.n	8003b60 <io_virtual_load+0x74>
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	e0c8      	b.n	8003cf2 <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 8003b60:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003b64:	3302      	adds	r3, #2
 8003b66:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8003b6a:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003b6e:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003b72:	18d1      	adds	r1, r2, r3
 8003b74:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b78:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003b7c:	881b      	ldrh	r3, [r3, #0]
 8003b7e:	461a      	mov	r2, r3
 8003b80:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003b84:	4618      	mov	r0, r3
 8003b86:	f014 fda2 	bl	80186ce <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8003b8a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b8e:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003b92:	881a      	ldrh	r2, [r3, #0]
 8003b94:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003b98:	4413      	add	r3, r2
 8003b9a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8003b9e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003ba2:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003ba6:	4413      	add	r3, r2
 8003ba8:	881b      	ldrh	r3, [r3, #0]
 8003baa:	b29a      	uxth	r2, r3
 8003bac:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003bb0:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003bb4:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8003bb6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003bba:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003bbe:	881b      	ldrh	r3, [r3, #0]
 8003bc0:	2b80      	cmp	r3, #128	@ 0x80
 8003bc2:	d901      	bls.n	8003bc8 <io_virtual_load+0xdc>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	e094      	b.n	8003cf2 <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 8003bc8:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003bcc:	3302      	adds	r3, #2
 8003bce:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003bd2:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003bd6:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003bda:	18d1      	adds	r1, r2, r3
 8003bdc:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003be0:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003be4:	881b      	ldrh	r3, [r3, #0]
 8003be6:	005a      	lsls	r2, r3, #1
 8003be8:	f107 030c 	add.w	r3, r7, #12
 8003bec:	4618      	mov	r0, r3
 8003bee:	f014 fd6e 	bl	80186ce <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8003bf2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003bf6:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003bfa:	881b      	ldrh	r3, [r3, #0]
 8003bfc:	005b      	lsls	r3, r3, #1
 8003bfe:	b29a      	uxth	r2, r3
 8003c00:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003c04:	4413      	add	r3, r2
 8003c06:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8003c0a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c0e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003c12:	881a      	ldrh	r2, [r3, #0]
 8003c14:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003c18:	4413      	add	r3, r2
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	f107 010a 	add.w	r1, r7, #10
 8003c20:	2202      	movs	r2, #2
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7fe fa95 	bl	8002152 <EEPROM_LoadBlock>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	f083 0301 	eor.w	r3, r3, #1
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d001      	beq.n	8003c38 <io_virtual_load+0x14c>
 8003c34:	2300      	movs	r3, #0
 8003c36:	e05c      	b.n	8003cf2 <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003c38:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8003c3c:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8003c40:	4611      	mov	r1, r2
 8003c42:	4618      	mov	r0, r3
 8003c44:	f002 f806 	bl	8005c54 <modbus_crc16>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8003c4e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c52:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 8003c56:	881b      	ldrh	r3, [r3, #0]
 8003c58:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d001      	beq.n	8003c64 <io_virtual_load+0x178>
 8003c60:	2300      	movs	r3, #0
 8003c62:	e046      	b.n	8003cf2 <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8003c64:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c68:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003c6c:	881a      	ldrh	r2, [r3, #0]
 8003c6e:	4b23      	ldr	r3, [pc, #140]	@ (8003cfc <io_virtual_load+0x210>)
 8003c70:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8003c72:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c76:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003c7a:	881b      	ldrh	r3, [r3, #0]
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003c82:	4619      	mov	r1, r3
 8003c84:	481e      	ldr	r0, [pc, #120]	@ (8003d00 <io_virtual_load+0x214>)
 8003c86:	f014 fd22 	bl	80186ce <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8003c8a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c8e:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003c92:	881a      	ldrh	r2, [r3, #0]
 8003c94:	4b1b      	ldr	r3, [pc, #108]	@ (8003d04 <io_virtual_load+0x218>)
 8003c96:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003c98:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c9c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003ca0:	881b      	ldrh	r3, [r3, #0]
 8003ca2:	005a      	lsls	r2, r3, #1
 8003ca4:	f107 030c 	add.w	r3, r7, #12
 8003ca8:	4619      	mov	r1, r3
 8003caa:	4817      	ldr	r0, [pc, #92]	@ (8003d08 <io_virtual_load+0x21c>)
 8003cac:	f014 fd0f 	bl	80186ce <memcpy>

	baseAddress += offset;
 8003cb0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003cb4:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003cb8:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8003cbc:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8003cc0:	8811      	ldrh	r1, [r2, #0]
 8003cc2:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8003cc6:	440a      	add	r2, r1
 8003cc8:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 8003cca:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003cce:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003cd2:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8003cd6:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8003cda:	8812      	ldrh	r2, [r2, #0]
 8003cdc:	3202      	adds	r2, #2
 8003cde:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 8003ce0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003ce4:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003ce8:	881b      	ldrh	r3, [r3, #0]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7ff f8f6 	bl	8002edc <io_holding_reg_type_load>
 8003cf0:	4603      	mov	r3, r0
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	2000100c 	.word	0x2000100c
 8003d00:	20000f8c 	.word	0x20000f8c
 8003d04:	20001110 	.word	0x20001110
 8003d08:	20001010 	.word	0x20001010

08003d0c <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8003d10:	4b0a      	ldr	r3, [pc, #40]	@ (8003d3c <io_virtual_clear+0x30>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003d16:	4b0a      	ldr	r3, [pc, #40]	@ (8003d40 <io_virtual_clear+0x34>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003d1c:	2280      	movs	r2, #128	@ 0x80
 8003d1e:	2100      	movs	r1, #0
 8003d20:	4808      	ldr	r0, [pc, #32]	@ (8003d44 <io_virtual_clear+0x38>)
 8003d22:	f014 fc54 	bl	80185ce <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003d26:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	4806      	ldr	r0, [pc, #24]	@ (8003d48 <io_virtual_clear+0x3c>)
 8003d2e:	f014 fc4e 	bl	80185ce <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 8003d32:	f7fd fb37 	bl	80013a4 <automation_save_rules>
 8003d36:	4603      	mov	r3, r0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	2000100c 	.word	0x2000100c
 8003d40:	20001110 	.word	0x20001110
 8003d44:	20000f8c 	.word	0x20000f8c
 8003d48:	20001010 	.word	0x20001010

08003d4c <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	4603      	mov	r3, r0
 8003d54:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 8003d56:	4b0d      	ldr	r3, [pc, #52]	@ (8003d8c <io_virtual_factory_reset+0x40>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d90 <io_virtual_factory_reset+0x44>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003d62:	2280      	movs	r2, #128	@ 0x80
 8003d64:	2100      	movs	r1, #0
 8003d66:	480b      	ldr	r0, [pc, #44]	@ (8003d94 <io_virtual_factory_reset+0x48>)
 8003d68:	f014 fc31 	bl	80185ce <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003d6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d70:	2100      	movs	r1, #0
 8003d72:	4809      	ldr	r0, [pc, #36]	@ (8003d98 <io_virtual_factory_reset+0x4c>)
 8003d74:	f014 fc2b 	bl	80185ce <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 8003d78:	88fb      	ldrh	r3, [r7, #6]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7ff fe04 	bl	8003988 <io_virtual_save>
}
 8003d80:	bf00      	nop
 8003d82:	4618      	mov	r0, r3
 8003d84:	3708      	adds	r7, #8
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	2000100c 	.word	0x2000100c
 8003d90:	20001110 	.word	0x20001110
 8003d94:	20000f8c 	.word	0x20000f8c
 8003d98:	20001010 	.word	0x20001010

08003d9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b096      	sub	sp, #88	@ 0x58
 8003da0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003da2:	f004 f982 	bl	80080aa <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003da6:	f000 f9d7 	bl	8004158 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003daa:	f000 fbdb 	bl	8004564 <MX_GPIO_Init>
  MX_DMA_Init();
 8003dae:	f000 fba7 	bl	8004500 <MX_DMA_Init>
  MX_I2C1_Init();
 8003db2:	f000 fad9 	bl	8004368 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003db6:	f000 fb55 	bl	8004464 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003dba:	f000 fa19 	bl	80041f0 <MX_ADC1_Init>
  MX_DAC1_Init();
 8003dbe:	f000 fa8f 	bl	80042e0 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8003dc2:	f013 f92d 	bl	8017020 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8003dc6:	f000 fb0f 	bl	80043e8 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8003dca:	f00e fc09 	bl	80125e0 <MX_FATFS_Init>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d001      	beq.n	8003dd8 <main+0x3c>
    Error_Handler();
 8003dd4:	f000 fc80 	bl	80046d8 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8003dd8:	f7fd fc9a 	bl	8001710 <display_Setup>
	display_Boot();
 8003ddc:	f7fd fc9e 	bl	800171c <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 8003de0:	48c2      	ldr	r0, [pc, #776]	@ (80040ec <main+0x350>)
 8003de2:	f7fe f9c9 	bl	8002178 <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 8003de6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003dea:	f004 f9cf 	bl	800818c <HAL_Delay>
	SD_Detect();
 8003dee:	f003 fb99 	bl	8007524 <SD_Detect>
	SD_Log("System booting");
 8003df2:	48bf      	ldr	r0, [pc, #764]	@ (80040f0 <main+0x354>)
 8003df4:	f003 fb9e 	bl	8007534 <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 8003df8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003dfc:	48bd      	ldr	r0, [pc, #756]	@ (80040f4 <main+0x358>)
 8003dfe:	f006 fe51 	bl	800aaa4 <HAL_GPIO_ReadPin>
 8003e02:	4603      	mov	r3, r0
 8003e04:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (factoryResetBtn == GPIO_PIN_SET) {
 8003e08:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d144      	bne.n	8003e9a <main+0xfe>
		uint32_t heldTime = 0;
 8003e10:	2300      	movs	r3, #0
 8003e12:	657b      	str	r3, [r7, #84]	@ 0x54

		SD_Log("Factory reset initiated by user");
 8003e14:	48b8      	ldr	r0, [pc, #736]	@ (80040f8 <main+0x35c>)
 8003e16:	f003 fb8d 	bl	8007534 <SD_Log>
		display_FactoryResetPage(0); // main
 8003e1a:	2000      	movs	r0, #0
 8003e1c:	f7fe f82e 	bl	8001e7c <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8003e20:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e24:	48b3      	ldr	r0, [pc, #716]	@ (80040f4 <main+0x358>)
 8003e26:	f006 fe3d 	bl	800aaa4 <HAL_GPIO_ReadPin>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d128      	bne.n	8003e82 <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8003e30:	2032      	movs	r0, #50	@ 0x32
 8003e32:	f004 f9ab 	bl	800818c <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 8003e36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e38:	3332      	adds	r3, #50	@ 0x32
 8003e3a:	657b      	str	r3, [r7, #84]	@ 0x54

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 8003e3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e3e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d9ec      	bls.n	8003e20 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 8003e46:	f7fd fb49 	bl	80014dc <automation_factory_reset>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	f083 0301 	eor.w	r3, r3, #1
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00a      	beq.n	8003e6c <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 8003e56:	2002      	movs	r0, #2
 8003e58:	f7fe f810 	bl	8001e7c <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 8003e5c:	48a7      	ldr	r0, [pc, #668]	@ (80040fc <main+0x360>)
 8003e5e:	f003 fb69 	bl	8007534 <SD_Log>
						HAL_Delay(4000);
 8003e62:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003e66:	f004 f991 	bl	800818c <HAL_Delay>

						// Continue with boot...
						break;
 8003e6a:	e014      	b.n	8003e96 <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 8003e6c:	2001      	movs	r0, #1
 8003e6e:	f7fe f805 	bl	8001e7c <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 8003e72:	48a3      	ldr	r0, [pc, #652]	@ (8004100 <main+0x364>)
 8003e74:	f003 fb5e 	bl	8007534 <SD_Log>
						HAL_Delay(4000);
 8003e78:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003e7c:	f004 f986 	bl	800818c <HAL_Delay>

						// Continue with boot
						break;
 8003e80:	e009      	b.n	8003e96 <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 8003e82:	2003      	movs	r0, #3
 8003e84:	f7fd fffa 	bl	8001e7c <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 8003e88:	489e      	ldr	r0, [pc, #632]	@ (8004104 <main+0x368>)
 8003e8a:	f003 fb53 	bl	8007534 <SD_Log>
				HAL_Delay(4000);
 8003e8e:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003e92:	f004 f97b 	bl	800818c <HAL_Delay>
				break;
			}

		}

		display_Boot();
 8003e96:	f7fd fc41 	bl	800171c <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8003e9a:	2001      	movs	r0, #1
 8003e9c:	f001 f8f8 	bl	8005090 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 8003ea0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003ea4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ea8:	f003 f81a 	bl	8006ee0 <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 8003eac:	488f      	ldr	r0, [pc, #572]	@ (80040ec <main+0x350>)
 8003eae:	f7fe fa31 	bl	8002314 <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8003eb2:	4a95      	ldr	r2, [pc, #596]	@ (8004108 <main+0x36c>)
 8003eb4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003eb8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ebc:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8003ec0:	4a92      	ldr	r2, [pc, #584]	@ (800410c <main+0x370>)
 8003ec2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003ec6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003eca:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8003ece:	4a90      	ldr	r2, [pc, #576]	@ (8004110 <main+0x374>)
 8003ed0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003ed4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ed8:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8003edc:	4a8d      	ldr	r2, [pc, #564]	@ (8004114 <main+0x378>)
 8003ede:	f107 0320 	add.w	r3, r7, #32
 8003ee2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ee6:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8003eea:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4889      	ldr	r0, [pc, #548]	@ (8004118 <main+0x37c>)
 8003ef2:	f7fe fca5 	bl	8002840 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8003ef6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003efa:	4619      	mov	r1, r3
 8003efc:	4886      	ldr	r0, [pc, #536]	@ (8004118 <main+0x37c>)
 8003efe:	f7fe fc9f 	bl	8002840 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8003f02:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003f06:	4619      	mov	r1, r3
 8003f08:	4883      	ldr	r0, [pc, #524]	@ (8004118 <main+0x37c>)
 8003f0a:	f7fe fc99 	bl	8002840 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8003f0e:	f107 0320 	add.w	r3, r7, #32
 8003f12:	4619      	mov	r1, r3
 8003f14:	4880      	ldr	r0, [pc, #512]	@ (8004118 <main+0x37c>)
 8003f16:	f7fe fc93 	bl	8002840 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8003f1a:	4a80      	ldr	r2, [pc, #512]	@ (800411c <main+0x380>)
 8003f1c:	f107 0318 	add.w	r3, r7, #24
 8003f20:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f24:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8003f28:	4a7d      	ldr	r2, [pc, #500]	@ (8004120 <main+0x384>)
 8003f2a:	f107 0310 	add.w	r3, r7, #16
 8003f2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f32:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8003f36:	4a7b      	ldr	r2, [pc, #492]	@ (8004124 <main+0x388>)
 8003f38:	f107 0308 	add.w	r3, r7, #8
 8003f3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f40:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8003f44:	4a78      	ldr	r2, [pc, #480]	@ (8004128 <main+0x38c>)
 8003f46:	463b      	mov	r3, r7
 8003f48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f4c:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8003f50:	f107 0318 	add.w	r3, r7, #24
 8003f54:	4619      	mov	r1, r3
 8003f56:	4875      	ldr	r0, [pc, #468]	@ (800412c <main+0x390>)
 8003f58:	f7fe fd3a 	bl	80029d0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8003f5c:	f107 0310 	add.w	r3, r7, #16
 8003f60:	4619      	mov	r1, r3
 8003f62:	4872      	ldr	r0, [pc, #456]	@ (800412c <main+0x390>)
 8003f64:	f7fe fd34 	bl	80029d0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8003f68:	f107 0308 	add.w	r3, r7, #8
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	486f      	ldr	r0, [pc, #444]	@ (800412c <main+0x390>)
 8003f70:	f7fe fd2e 	bl	80029d0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8003f74:	463b      	mov	r3, r7
 8003f76:	4619      	mov	r1, r3
 8003f78:	486c      	ldr	r0, [pc, #432]	@ (800412c <main+0x390>)
 8003f7a:	f7fe fd29 	bl	80029d0 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 8003f7e:	2200      	movs	r2, #0
 8003f80:	2100      	movs	r1, #0
 8003f82:	486b      	ldr	r0, [pc, #428]	@ (8004130 <main+0x394>)
 8003f84:	f7fe fd8e 	bl	8002aa4 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 8003f88:	2200      	movs	r2, #0
 8003f8a:	2110      	movs	r1, #16
 8003f8c:	4868      	ldr	r0, [pc, #416]	@ (8004130 <main+0x394>)
 8003f8e:	f7fe fd89 	bl	8002aa4 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1, IO_INPUT_REG_VOLTAGE);
 8003f92:	2200      	movs	r2, #0
 8003f94:	4967      	ldr	r1, [pc, #412]	@ (8004134 <main+0x398>)
 8003f96:	4868      	ldr	r0, [pc, #416]	@ (8004138 <main+0x39c>)
 8003f98:	f7ff f89a 	bl	80030d0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2, IO_INPUT_REG_VOLTAGE);
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	4967      	ldr	r1, [pc, #412]	@ (800413c <main+0x3a0>)
 8003fa0:	4865      	ldr	r0, [pc, #404]	@ (8004138 <main+0x39c>)
 8003fa2:	f7ff f895 	bl	80030d0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11, IO_INPUT_REG_VOLTAGE);
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	4965      	ldr	r1, [pc, #404]	@ (8004140 <main+0x3a4>)
 8003faa:	4863      	ldr	r0, [pc, #396]	@ (8004138 <main+0x39c>)
 8003fac:	f7ff f890 	bl	80030d0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14, IO_INPUT_REG_VOLTAGE);
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	4964      	ldr	r1, [pc, #400]	@ (8004144 <main+0x3a8>)
 8003fb4:	4860      	ldr	r0, [pc, #384]	@ (8004138 <main+0x39c>)
 8003fb6:	f7ff f88b 	bl	80030d0 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8003fba:	2200      	movs	r2, #0
 8003fbc:	494b      	ldr	r1, [pc, #300]	@ (80040ec <main+0x350>)
 8003fbe:	4862      	ldr	r0, [pc, #392]	@ (8004148 <main+0x3ac>)
 8003fc0:	f7ff f886 	bl	80030d0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	4949      	ldr	r1, [pc, #292]	@ (80040ec <main+0x350>)
 8003fc8:	4860      	ldr	r0, [pc, #384]	@ (800414c <main+0x3b0>)
 8003fca:	f7ff f881 	bl	80030d0 <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 8003fce:	f7fd f8f7 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	2140      	movs	r1, #64	@ 0x40
 8003fd6:	485e      	ldr	r0, [pc, #376]	@ (8004150 <main+0x3b4>)
 8003fd8:	f006 fd7c 	bl	800aad4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003fdc:	203c      	movs	r0, #60	@ 0x3c
 8003fde:	f004 f8d5 	bl	800818c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	2140      	movs	r1, #64	@ 0x40
 8003fe6:	485a      	ldr	r0, [pc, #360]	@ (8004150 <main+0x3b4>)
 8003fe8:	f006 fd74 	bl	800aad4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003fec:	203c      	movs	r0, #60	@ 0x3c
 8003fee:	f004 f8cd 	bl	800818c <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	2140      	movs	r1, #64	@ 0x40
 8003ff6:	4856      	ldr	r0, [pc, #344]	@ (8004150 <main+0x3b4>)
 8003ff8:	f006 fd6c 	bl	800aad4 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003ffc:	203c      	movs	r0, #60	@ 0x3c
 8003ffe:	f004 f8c5 	bl	800818c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8004002:	2200      	movs	r2, #0
 8004004:	2140      	movs	r1, #64	@ 0x40
 8004006:	4852      	ldr	r0, [pc, #328]	@ (8004150 <main+0x3b4>)
 8004008:	f006 fd64 	bl	800aad4 <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 800400c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8004010:	f004 f8bc 	bl	800818c <HAL_Delay>

	SD_Log("System boot complete");
 8004014:	484f      	ldr	r0, [pc, #316]	@ (8004154 <main+0x3b8>)
 8004016:	f003 fa8d 	bl	8007534 <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 800401a:	f7fd fba9 	bl	8001770 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 800401e:	2300      	movs	r3, #0
 8004020:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	uint32_t lastButtonPress = 0;
 8004024:	2300      	movs	r3, #0
 8004026:	64fb      	str	r3, [r7, #76]	@ 0x4c

	uint32_t loopCounter = 0;
 8004028:	2300      	movs	r3, #0
 800402a:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 800402c:	f004 f8a2 	bl	8008174 <HAL_GetTick>
 8004030:	6478      	str	r0, [r7, #68]	@ 0x44

  while (1)
  {
	  loopCounter++;
 8004032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004034:	3301      	adds	r3, #1
 8004036:	64bb      	str	r3, [r7, #72]	@ 0x48

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8004038:	f003 f868 	bl	800710c <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 800403c:	f003 f8ba 	bl	80071b4 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 8004040:	f7ff fb3a 	bl	80036b8 <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 8004044:	f000 fffe 	bl	8005044 <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8004048:	f7fd f8c0 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800404c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004050:	483f      	ldr	r0, [pc, #252]	@ (8004150 <main+0x3b4>)
 8004052:	f006 fd27 	bl	800aaa4 <HAL_GPIO_ReadPin>
 8004056:	4603      	mov	r3, r0
 8004058:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	  if (btn1 == GPIO_PIN_SET) {
 800405c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004060:	2b01      	cmp	r3, #1
 8004062:	d113      	bne.n	800408c <main+0x2f0>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8004064:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004068:	2b00      	cmp	r3, #0
 800406a:	d116      	bne.n	800409a <main+0x2fe>
 800406c:	f004 f882 	bl	8008174 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b32      	cmp	r3, #50	@ 0x32
 8004078:	d90f      	bls.n	800409a <main+0x2fe>
			  display_BtnPress();
 800407a:	f7fd ff95 	bl	8001fa8 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 800407e:	f004 f879 	bl	8008174 <HAL_GetTick>
 8004082:	64f8      	str	r0, [r7, #76]	@ 0x4c
			  btn1status = 1;
 8004084:	2301      	movs	r3, #1
 8004086:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800408a:	e006      	b.n	800409a <main+0x2fe>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 800408c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004090:	2b00      	cmp	r3, #0
 8004092:	d102      	bne.n	800409a <main+0x2fe>
		  btn1status = 0;
 8004094:	2300      	movs	r3, #0
 8004096:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 800409a:	f004 f86b 	bl	8008174 <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80040a8:	d205      	bcs.n	80040b6 <main+0x31a>
 80040aa:	f004 f863 	bl	8008174 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d906      	bls.n	80040c4 <main+0x328>
		  lastTimeTick = HAL_GetTick();
 80040b6:	f004 f85d 	bl	8008174 <HAL_GetTick>
 80040ba:	6478      	str	r0, [r7, #68]	@ 0x44
		  loopCounter = 0;
 80040bc:	2300      	movs	r3, #0
 80040be:	64bb      	str	r3, [r7, #72]	@ 0x48

		  // Update display
		  display_StatusPage();
 80040c0:	f7fd fb56 	bl	8001770 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 80040c4:	f004 f856 	bl	8008174 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	f242 720f 	movw	r2, #9999	@ 0x270f
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d805      	bhi.n	80040e2 <main+0x346>
 80040d6:	f004 f84d 	bl	8008174 <HAL_GetTick>
 80040da:	4602      	mov	r2, r0
 80040dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040de:	4293      	cmp	r3, r2
 80040e0:	d9a7      	bls.n	8004032 <main+0x296>
		  display_setPage(0);
 80040e2:	2000      	movs	r0, #0
 80040e4:	f7fd ff7a 	bl	8001fdc <display_setPage>
  {
 80040e8:	e7a3      	b.n	8004032 <main+0x296>
 80040ea:	bf00      	nop
 80040ec:	20001194 	.word	0x20001194
 80040f0:	0801a9f8 	.word	0x0801a9f8
 80040f4:	48000400 	.word	0x48000400
 80040f8:	0801aa08 	.word	0x0801aa08
 80040fc:	0801aa28 	.word	0x0801aa28
 8004100:	0801aa40 	.word	0x0801aa40
 8004104:	0801aa5c 	.word	0x0801aa5c
 8004108:	0801aa94 	.word	0x0801aa94
 800410c:	0801aa9c 	.word	0x0801aa9c
 8004110:	0801aaa4 	.word	0x0801aaa4
 8004114:	0801aaac 	.word	0x0801aaac
 8004118:	080029a9 	.word	0x080029a9
 800411c:	0801aab4 	.word	0x0801aab4
 8004120:	0801aabc 	.word	0x0801aabc
 8004124:	0801aac4 	.word	0x0801aac4
 8004128:	0801aacc 	.word	0x0801aacc
 800412c:	08002a7d 	.word	0x08002a7d
 8004130:	08002c35 	.word	0x08002c35
 8004134:	04300002 	.word	0x04300002
 8004138:	080031d1 	.word	0x080031d1
 800413c:	08600004 	.word	0x08600004
 8004140:	2e300800 	.word	0x2e300800
 8004144:	3ac04000 	.word	0x3ac04000
 8004148:	0800234d 	.word	0x0800234d
 800414c:	0800238d 	.word	0x0800238d
 8004150:	48000800 	.word	0x48000800
 8004154:	0801aa7c 	.word	0x0801aa7c

08004158 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b094      	sub	sp, #80	@ 0x50
 800415c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800415e:	f107 0318 	add.w	r3, r7, #24
 8004162:	2238      	movs	r2, #56	@ 0x38
 8004164:	2100      	movs	r1, #0
 8004166:	4618      	mov	r0, r3
 8004168:	f014 fa31 	bl	80185ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800416c:	1d3b      	adds	r3, r7, #4
 800416e:	2200      	movs	r2, #0
 8004170:	601a      	str	r2, [r3, #0]
 8004172:	605a      	str	r2, [r3, #4]
 8004174:	609a      	str	r2, [r3, #8]
 8004176:	60da      	str	r2, [r3, #12]
 8004178:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800417a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800417e:	f009 f911 	bl	800d3a4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004182:	2302      	movs	r3, #2
 8004184:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004186:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800418a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800418c:	2340      	movs	r3, #64	@ 0x40
 800418e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004190:	2302      	movs	r3, #2
 8004192:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004194:	2302      	movs	r3, #2
 8004196:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8004198:	2301      	movs	r3, #1
 800419a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 800419c:	230c      	movs	r3, #12
 800419e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80041a0:	2302      	movs	r3, #2
 80041a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80041a4:	2304      	movs	r3, #4
 80041a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80041a8:	2302      	movs	r3, #2
 80041aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041ac:	f107 0318 	add.w	r3, r7, #24
 80041b0:	4618      	mov	r0, r3
 80041b2:	f009 f9ab 	bl	800d50c <HAL_RCC_OscConfig>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d001      	beq.n	80041c0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80041bc:	f000 fa8c 	bl	80046d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041c0:	230f      	movs	r3, #15
 80041c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80041c4:	2301      	movs	r3, #1
 80041c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041c8:	2300      	movs	r3, #0
 80041ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80041cc:	2300      	movs	r3, #0
 80041ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041d0:	2300      	movs	r3, #0
 80041d2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80041d4:	1d3b      	adds	r3, r7, #4
 80041d6:	2100      	movs	r1, #0
 80041d8:	4618      	mov	r0, r3
 80041da:	f009 fca9 	bl	800db30 <HAL_RCC_ClockConfig>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80041e4:	f000 fa78 	bl	80046d8 <Error_Handler>
  }
}
 80041e8:	bf00      	nop
 80041ea:	3750      	adds	r7, #80	@ 0x50
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b08c      	sub	sp, #48	@ 0x30
 80041f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80041f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041fa:	2200      	movs	r2, #0
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	605a      	str	r2, [r3, #4]
 8004200:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004202:	1d3b      	adds	r3, r7, #4
 8004204:	2220      	movs	r2, #32
 8004206:	2100      	movs	r1, #0
 8004208:	4618      	mov	r0, r3
 800420a:	f014 f9e0 	bl	80185ce <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800420e:	4b32      	ldr	r3, [pc, #200]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004210:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004214:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004216:	4b30      	ldr	r3, [pc, #192]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004218:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800421c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800421e:	4b2e      	ldr	r3, [pc, #184]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004220:	2200      	movs	r2, #0
 8004222:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004224:	4b2c      	ldr	r3, [pc, #176]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004226:	2200      	movs	r2, #0
 8004228:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800422a:	4b2b      	ldr	r3, [pc, #172]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 800422c:	2200      	movs	r2, #0
 800422e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004230:	4b29      	ldr	r3, [pc, #164]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004232:	2200      	movs	r2, #0
 8004234:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004236:	4b28      	ldr	r3, [pc, #160]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004238:	2204      	movs	r2, #4
 800423a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800423c:	4b26      	ldr	r3, [pc, #152]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 800423e:	2200      	movs	r2, #0
 8004240:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004242:	4b25      	ldr	r3, [pc, #148]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004244:	2200      	movs	r2, #0
 8004246:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8004248:	4b23      	ldr	r3, [pc, #140]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 800424a:	2201      	movs	r2, #1
 800424c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800424e:	4b22      	ldr	r3, [pc, #136]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004250:	2200      	movs	r2, #0
 8004252:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004256:	4b20      	ldr	r3, [pc, #128]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004258:	2200      	movs	r2, #0
 800425a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800425c:	4b1e      	ldr	r3, [pc, #120]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 800425e:	2200      	movs	r2, #0
 8004260:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004262:	4b1d      	ldr	r3, [pc, #116]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004264:	2200      	movs	r2, #0
 8004266:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800426a:	4b1b      	ldr	r3, [pc, #108]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 800426c:	2200      	movs	r2, #0
 800426e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004270:	4b19      	ldr	r3, [pc, #100]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004272:	2200      	movs	r2, #0
 8004274:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004278:	4817      	ldr	r0, [pc, #92]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 800427a:	f004 fa23 	bl	80086c4 <HAL_ADC_Init>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d001      	beq.n	8004288 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004284:	f000 fa28 	bl	80046d8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004288:	2300      	movs	r3, #0
 800428a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800428c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004290:	4619      	mov	r1, r3
 8004292:	4811      	ldr	r0, [pc, #68]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 8004294:	f005 fb28 	bl	80098e8 <HAL_ADCEx_MultiModeConfigChannel>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d001      	beq.n	80042a2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800429e:	f000 fa1b 	bl	80046d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80042a2:	4b0e      	ldr	r3, [pc, #56]	@ (80042dc <MX_ADC1_Init+0xec>)
 80042a4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80042a6:	2306      	movs	r3, #6
 80042a8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80042aa:	2300      	movs	r3, #0
 80042ac:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80042ae:	237f      	movs	r3, #127	@ 0x7f
 80042b0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80042b2:	2304      	movs	r3, #4
 80042b4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80042b6:	2300      	movs	r3, #0
 80042b8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80042ba:	1d3b      	adds	r3, r7, #4
 80042bc:	4619      	mov	r1, r3
 80042be:	4806      	ldr	r0, [pc, #24]	@ (80042d8 <MX_ADC1_Init+0xe8>)
 80042c0:	f004 fd5a 	bl	8008d78 <HAL_ADC_ConfigChannel>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80042ca:	f000 fa05 	bl	80046d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80042ce:	bf00      	nop
 80042d0:	3730      	adds	r7, #48	@ 0x30
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	20001114 	.word	0x20001114
 80042dc:	04300002 	.word	0x04300002

080042e0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b08c      	sub	sp, #48	@ 0x30
 80042e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80042e6:	463b      	mov	r3, r7
 80042e8:	2230      	movs	r2, #48	@ 0x30
 80042ea:	2100      	movs	r1, #0
 80042ec:	4618      	mov	r0, r3
 80042ee:	f014 f96e 	bl	80185ce <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80042f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004360 <MX_DAC1_Init+0x80>)
 80042f4:	4a1b      	ldr	r2, [pc, #108]	@ (8004364 <MX_DAC1_Init+0x84>)
 80042f6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80042f8:	4819      	ldr	r0, [pc, #100]	@ (8004360 <MX_DAC1_Init+0x80>)
 80042fa:	f005 fca8 	bl	8009c4e <HAL_DAC_Init>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004304:	f000 f9e8 	bl	80046d8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8004308:	2302      	movs	r3, #2
 800430a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800430c:	2300      	movs	r3, #0
 800430e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8004310:	2300      	movs	r3, #0
 8004312:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004314:	2300      	movs	r3, #0
 8004316:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004318:	2300      	movs	r3, #0
 800431a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800431c:	2300      	movs	r3, #0
 800431e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004320:	2300      	movs	r3, #0
 8004322:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8004324:	2301      	movs	r3, #1
 8004326:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004328:	2300      	movs	r3, #0
 800432a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800432c:	463b      	mov	r3, r7
 800432e:	2200      	movs	r2, #0
 8004330:	4619      	mov	r1, r3
 8004332:	480b      	ldr	r0, [pc, #44]	@ (8004360 <MX_DAC1_Init+0x80>)
 8004334:	f005 fd48 	bl	8009dc8 <HAL_DAC_ConfigChannel>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d001      	beq.n	8004342 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800433e:	f000 f9cb 	bl	80046d8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004342:	463b      	mov	r3, r7
 8004344:	2210      	movs	r2, #16
 8004346:	4619      	mov	r1, r3
 8004348:	4805      	ldr	r0, [pc, #20]	@ (8004360 <MX_DAC1_Init+0x80>)
 800434a:	f005 fd3d 	bl	8009dc8 <HAL_DAC_ConfigChannel>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d001      	beq.n	8004358 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8004354:	f000 f9c0 	bl	80046d8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8004358:	bf00      	nop
 800435a:	3730      	adds	r7, #48	@ 0x30
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	20001180 	.word	0x20001180
 8004364:	50000800 	.word	0x50000800

08004368 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800436c:	4b1b      	ldr	r3, [pc, #108]	@ (80043dc <MX_I2C1_Init+0x74>)
 800436e:	4a1c      	ldr	r2, [pc, #112]	@ (80043e0 <MX_I2C1_Init+0x78>)
 8004370:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8004372:	4b1a      	ldr	r3, [pc, #104]	@ (80043dc <MX_I2C1_Init+0x74>)
 8004374:	4a1b      	ldr	r2, [pc, #108]	@ (80043e4 <MX_I2C1_Init+0x7c>)
 8004376:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004378:	4b18      	ldr	r3, [pc, #96]	@ (80043dc <MX_I2C1_Init+0x74>)
 800437a:	2200      	movs	r2, #0
 800437c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800437e:	4b17      	ldr	r3, [pc, #92]	@ (80043dc <MX_I2C1_Init+0x74>)
 8004380:	2201      	movs	r2, #1
 8004382:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004384:	4b15      	ldr	r3, [pc, #84]	@ (80043dc <MX_I2C1_Init+0x74>)
 8004386:	2200      	movs	r2, #0
 8004388:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800438a:	4b14      	ldr	r3, [pc, #80]	@ (80043dc <MX_I2C1_Init+0x74>)
 800438c:	2200      	movs	r2, #0
 800438e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004390:	4b12      	ldr	r3, [pc, #72]	@ (80043dc <MX_I2C1_Init+0x74>)
 8004392:	2200      	movs	r2, #0
 8004394:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004396:	4b11      	ldr	r3, [pc, #68]	@ (80043dc <MX_I2C1_Init+0x74>)
 8004398:	2200      	movs	r2, #0
 800439a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800439c:	4b0f      	ldr	r3, [pc, #60]	@ (80043dc <MX_I2C1_Init+0x74>)
 800439e:	2200      	movs	r2, #0
 80043a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80043a2:	480e      	ldr	r0, [pc, #56]	@ (80043dc <MX_I2C1_Init+0x74>)
 80043a4:	f006 fbae 	bl	800ab04 <HAL_I2C_Init>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80043ae:	f000 f993 	bl	80046d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80043b2:	2100      	movs	r1, #0
 80043b4:	4809      	ldr	r0, [pc, #36]	@ (80043dc <MX_I2C1_Init+0x74>)
 80043b6:	f007 fa5d 	bl	800b874 <HAL_I2CEx_ConfigAnalogFilter>
 80043ba:	4603      	mov	r3, r0
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d001      	beq.n	80043c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80043c0:	f000 f98a 	bl	80046d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80043c4:	2100      	movs	r1, #0
 80043c6:	4805      	ldr	r0, [pc, #20]	@ (80043dc <MX_I2C1_Init+0x74>)
 80043c8:	f007 fa9f 	bl	800b90a <HAL_I2CEx_ConfigDigitalFilter>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80043d2:	f000 f981 	bl	80046d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80043d6:	bf00      	nop
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	20001194 	.word	0x20001194
 80043e0:	40005400 	.word	0x40005400
 80043e4:	00300617 	.word	0x00300617

080043e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80043ec:	4b1b      	ldr	r3, [pc, #108]	@ (800445c <MX_SPI1_Init+0x74>)
 80043ee:	4a1c      	ldr	r2, [pc, #112]	@ (8004460 <MX_SPI1_Init+0x78>)
 80043f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80043f2:	4b1a      	ldr	r3, [pc, #104]	@ (800445c <MX_SPI1_Init+0x74>)
 80043f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80043f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80043fa:	4b18      	ldr	r3, [pc, #96]	@ (800445c <MX_SPI1_Init+0x74>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004400:	4b16      	ldr	r3, [pc, #88]	@ (800445c <MX_SPI1_Init+0x74>)
 8004402:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004406:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004408:	4b14      	ldr	r3, [pc, #80]	@ (800445c <MX_SPI1_Init+0x74>)
 800440a:	2200      	movs	r2, #0
 800440c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800440e:	4b13      	ldr	r3, [pc, #76]	@ (800445c <MX_SPI1_Init+0x74>)
 8004410:	2200      	movs	r2, #0
 8004412:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004414:	4b11      	ldr	r3, [pc, #68]	@ (800445c <MX_SPI1_Init+0x74>)
 8004416:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800441a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800441c:	4b0f      	ldr	r3, [pc, #60]	@ (800445c <MX_SPI1_Init+0x74>)
 800441e:	2228      	movs	r2, #40	@ 0x28
 8004420:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004422:	4b0e      	ldr	r3, [pc, #56]	@ (800445c <MX_SPI1_Init+0x74>)
 8004424:	2200      	movs	r2, #0
 8004426:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004428:	4b0c      	ldr	r3, [pc, #48]	@ (800445c <MX_SPI1_Init+0x74>)
 800442a:	2200      	movs	r2, #0
 800442c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800442e:	4b0b      	ldr	r3, [pc, #44]	@ (800445c <MX_SPI1_Init+0x74>)
 8004430:	2200      	movs	r2, #0
 8004432:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004434:	4b09      	ldr	r3, [pc, #36]	@ (800445c <MX_SPI1_Init+0x74>)
 8004436:	2207      	movs	r2, #7
 8004438:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800443a:	4b08      	ldr	r3, [pc, #32]	@ (800445c <MX_SPI1_Init+0x74>)
 800443c:	2200      	movs	r2, #0
 800443e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004440:	4b06      	ldr	r3, [pc, #24]	@ (800445c <MX_SPI1_Init+0x74>)
 8004442:	2208      	movs	r2, #8
 8004444:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004446:	4805      	ldr	r0, [pc, #20]	@ (800445c <MX_SPI1_Init+0x74>)
 8004448:	f009 ff7e 	bl	800e348 <HAL_SPI_Init>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004452:	f000 f941 	bl	80046d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004456:	bf00      	nop
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	200011e8 	.word	0x200011e8
 8004460:	40013000 	.word	0x40013000

08004464 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004468:	4b23      	ldr	r3, [pc, #140]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 800446a:	4a24      	ldr	r2, [pc, #144]	@ (80044fc <MX_USART1_UART_Init+0x98>)
 800446c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800446e:	4b22      	ldr	r3, [pc, #136]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 8004470:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004474:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004476:	4b20      	ldr	r3, [pc, #128]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 8004478:	2200      	movs	r2, #0
 800447a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 800447c:	4b1e      	ldr	r3, [pc, #120]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 800447e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004482:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004484:	4b1c      	ldr	r3, [pc, #112]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 8004486:	2200      	movs	r2, #0
 8004488:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800448a:	4b1b      	ldr	r3, [pc, #108]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 800448c:	220c      	movs	r2, #12
 800448e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004490:	4b19      	ldr	r3, [pc, #100]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 8004492:	2200      	movs	r2, #0
 8004494:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004496:	4b18      	ldr	r3, [pc, #96]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 8004498:	2200      	movs	r2, #0
 800449a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800449c:	4b16      	ldr	r3, [pc, #88]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 800449e:	2200      	movs	r2, #0
 80044a0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80044a2:	4b15      	ldr	r3, [pc, #84]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80044a8:	4b13      	ldr	r3, [pc, #76]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80044ae:	4812      	ldr	r0, [pc, #72]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 80044b0:	f00a fcee 	bl	800ee90 <HAL_UART_Init>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80044ba:	f000 f90d 	bl	80046d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80044be:	2100      	movs	r1, #0
 80044c0:	480d      	ldr	r0, [pc, #52]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 80044c2:	f00c f8d6 	bl	8010672 <HAL_UARTEx_SetTxFifoThreshold>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d001      	beq.n	80044d0 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80044cc:	f000 f904 	bl	80046d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80044d0:	2100      	movs	r1, #0
 80044d2:	4809      	ldr	r0, [pc, #36]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 80044d4:	f00c f90b 	bl	80106ee <HAL_UARTEx_SetRxFifoThreshold>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d001      	beq.n	80044e2 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80044de:	f000 f8fb 	bl	80046d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80044e2:	4805      	ldr	r0, [pc, #20]	@ (80044f8 <MX_USART1_UART_Init+0x94>)
 80044e4:	f00c f88c 	bl	8010600 <HAL_UARTEx_DisableFifoMode>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80044ee:	f000 f8f3 	bl	80046d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80044f2:	bf00      	nop
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	2000124c 	.word	0x2000124c
 80044fc:	40013800 	.word	0x40013800

08004500 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004506:	4b16      	ldr	r3, [pc, #88]	@ (8004560 <MX_DMA_Init+0x60>)
 8004508:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800450a:	4a15      	ldr	r2, [pc, #84]	@ (8004560 <MX_DMA_Init+0x60>)
 800450c:	f043 0304 	orr.w	r3, r3, #4
 8004510:	6493      	str	r3, [r2, #72]	@ 0x48
 8004512:	4b13      	ldr	r3, [pc, #76]	@ (8004560 <MX_DMA_Init+0x60>)
 8004514:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004516:	f003 0304 	and.w	r3, r3, #4
 800451a:	607b      	str	r3, [r7, #4]
 800451c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800451e:	4b10      	ldr	r3, [pc, #64]	@ (8004560 <MX_DMA_Init+0x60>)
 8004520:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004522:	4a0f      	ldr	r2, [pc, #60]	@ (8004560 <MX_DMA_Init+0x60>)
 8004524:	f043 0301 	orr.w	r3, r3, #1
 8004528:	6493      	str	r3, [r2, #72]	@ 0x48
 800452a:	4b0d      	ldr	r3, [pc, #52]	@ (8004560 <MX_DMA_Init+0x60>)
 800452c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800452e:	f003 0301 	and.w	r3, r3, #1
 8004532:	603b      	str	r3, [r7, #0]
 8004534:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004536:	2200      	movs	r2, #0
 8004538:	2100      	movs	r1, #0
 800453a:	200b      	movs	r0, #11
 800453c:	f005 fb53 	bl	8009be6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004540:	200b      	movs	r0, #11
 8004542:	f005 fb6a 	bl	8009c1a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004546:	2200      	movs	r2, #0
 8004548:	2100      	movs	r1, #0
 800454a:	200c      	movs	r0, #12
 800454c:	f005 fb4b 	bl	8009be6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004550:	200c      	movs	r0, #12
 8004552:	f005 fb62 	bl	8009c1a <HAL_NVIC_EnableIRQ>

}
 8004556:	bf00      	nop
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	40021000 	.word	0x40021000

08004564 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b088      	sub	sp, #32
 8004568:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800456a:	f107 030c 	add.w	r3, r7, #12
 800456e:	2200      	movs	r2, #0
 8004570:	601a      	str	r2, [r3, #0]
 8004572:	605a      	str	r2, [r3, #4]
 8004574:	609a      	str	r2, [r3, #8]
 8004576:	60da      	str	r2, [r3, #12]
 8004578:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800457a:	4b54      	ldr	r3, [pc, #336]	@ (80046cc <MX_GPIO_Init+0x168>)
 800457c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800457e:	4a53      	ldr	r2, [pc, #332]	@ (80046cc <MX_GPIO_Init+0x168>)
 8004580:	f043 0304 	orr.w	r3, r3, #4
 8004584:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004586:	4b51      	ldr	r3, [pc, #324]	@ (80046cc <MX_GPIO_Init+0x168>)
 8004588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800458a:	f003 0304 	and.w	r3, r3, #4
 800458e:	60bb      	str	r3, [r7, #8]
 8004590:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004592:	4b4e      	ldr	r3, [pc, #312]	@ (80046cc <MX_GPIO_Init+0x168>)
 8004594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004596:	4a4d      	ldr	r2, [pc, #308]	@ (80046cc <MX_GPIO_Init+0x168>)
 8004598:	f043 0301 	orr.w	r3, r3, #1
 800459c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800459e:	4b4b      	ldr	r3, [pc, #300]	@ (80046cc <MX_GPIO_Init+0x168>)
 80045a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	607b      	str	r3, [r7, #4]
 80045a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80045aa:	4b48      	ldr	r3, [pc, #288]	@ (80046cc <MX_GPIO_Init+0x168>)
 80045ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ae:	4a47      	ldr	r2, [pc, #284]	@ (80046cc <MX_GPIO_Init+0x168>)
 80045b0:	f043 0302 	orr.w	r3, r3, #2
 80045b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045b6:	4b45      	ldr	r3, [pc, #276]	@ (80046cc <MX_GPIO_Init+0x168>)
 80045b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	603b      	str	r3, [r7, #0]
 80045c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 80045c2:	2200      	movs	r2, #0
 80045c4:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 80045c8:	4841      	ldr	r0, [pc, #260]	@ (80046d0 <MX_GPIO_Init+0x16c>)
 80045ca:	f006 fa83 	bl	800aad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 80045ce:	2200      	movs	r2, #0
 80045d0:	2107      	movs	r1, #7
 80045d2:	4840      	ldr	r0, [pc, #256]	@ (80046d4 <MX_GPIO_Init+0x170>)
 80045d4:	f006 fa7e 	bl	800aad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 80045d8:	2200      	movs	r2, #0
 80045da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80045de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80045e2:	f006 fa77 	bl	800aad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80045e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80045ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045ec:	2300      	movs	r3, #0
 80045ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80045f0:	2302      	movs	r3, #2
 80045f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80045f4:	f107 030c 	add.w	r3, r7, #12
 80045f8:	4619      	mov	r1, r3
 80045fa:	4835      	ldr	r0, [pc, #212]	@ (80046d0 <MX_GPIO_Init+0x16c>)
 80045fc:	f006 f8d0 	bl	800a7a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8004600:	230c      	movs	r3, #12
 8004602:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004604:	2300      	movs	r3, #0
 8004606:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004608:	2300      	movs	r3, #0
 800460a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800460c:	f107 030c 	add.w	r3, r7, #12
 8004610:	4619      	mov	r1, r3
 8004612:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004616:	f006 f8c3 	bl	800a7a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 800461a:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 800461e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004620:	2301      	movs	r3, #1
 8004622:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004624:	2300      	movs	r3, #0
 8004626:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004628:	2300      	movs	r3, #0
 800462a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800462c:	f107 030c 	add.w	r3, r7, #12
 8004630:	4619      	mov	r1, r3
 8004632:	4827      	ldr	r0, [pc, #156]	@ (80046d0 <MX_GPIO_Init+0x16c>)
 8004634:	f006 f8b4 	bl	800a7a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8004638:	2307      	movs	r3, #7
 800463a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800463c:	2301      	movs	r3, #1
 800463e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004640:	2300      	movs	r3, #0
 8004642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004644:	2300      	movs	r3, #0
 8004646:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004648:	f107 030c 	add.w	r3, r7, #12
 800464c:	4619      	mov	r1, r3
 800464e:	4821      	ldr	r0, [pc, #132]	@ (80046d4 <MX_GPIO_Init+0x170>)
 8004650:	f006 f8a6 	bl	800a7a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8004654:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8004658:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800465a:	2300      	movs	r3, #0
 800465c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800465e:	2300      	movs	r3, #0
 8004660:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004662:	f107 030c 	add.w	r3, r7, #12
 8004666:	4619      	mov	r1, r3
 8004668:	481a      	ldr	r0, [pc, #104]	@ (80046d4 <MX_GPIO_Init+0x170>)
 800466a:	f006 f899 	bl	800a7a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 800466e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004672:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004674:	2301      	movs	r3, #1
 8004676:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004678:	2300      	movs	r3, #0
 800467a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800467c:	2300      	movs	r3, #0
 800467e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8004680:	f107 030c 	add.w	r3, r7, #12
 8004684:	4619      	mov	r1, r3
 8004686:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800468a:	f006 f889 	bl	800a7a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 800468e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004692:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004694:	2300      	movs	r3, #0
 8004696:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004698:	2301      	movs	r3, #1
 800469a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 800469c:	f107 030c 	add.w	r3, r7, #12
 80046a0:	4619      	mov	r1, r3
 80046a2:	480b      	ldr	r0, [pc, #44]	@ (80046d0 <MX_GPIO_Init+0x16c>)
 80046a4:	f006 f87c 	bl	800a7a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 80046a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80046ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80046ae:	2300      	movs	r3, #0
 80046b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80046b2:	2302      	movs	r3, #2
 80046b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 80046b6:	f107 030c 	add.w	r3, r7, #12
 80046ba:	4619      	mov	r1, r3
 80046bc:	4805      	ldr	r0, [pc, #20]	@ (80046d4 <MX_GPIO_Init+0x170>)
 80046be:	f006 f86f 	bl	800a7a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80046c2:	bf00      	nop
 80046c4:	3720      	adds	r7, #32
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40021000 	.word	0x40021000
 80046d0:	48000800 	.word	0x48000800
 80046d4:	48000400 	.word	0x48000400

080046d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80046d8:	b480      	push	{r7}
 80046da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80046dc:	b672      	cpsid	i
}
 80046de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80046e0:	bf00      	nop
 80046e2:	e7fd      	b.n	80046e0 <Error_Handler+0x8>

080046e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046ea:	4b0f      	ldr	r3, [pc, #60]	@ (8004728 <HAL_MspInit+0x44>)
 80046ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046ee:	4a0e      	ldr	r2, [pc, #56]	@ (8004728 <HAL_MspInit+0x44>)
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80046f6:	4b0c      	ldr	r3, [pc, #48]	@ (8004728 <HAL_MspInit+0x44>)
 80046f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	607b      	str	r3, [r7, #4]
 8004700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004702:	4b09      	ldr	r3, [pc, #36]	@ (8004728 <HAL_MspInit+0x44>)
 8004704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004706:	4a08      	ldr	r2, [pc, #32]	@ (8004728 <HAL_MspInit+0x44>)
 8004708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800470c:	6593      	str	r3, [r2, #88]	@ 0x58
 800470e:	4b06      	ldr	r3, [pc, #24]	@ (8004728 <HAL_MspInit+0x44>)
 8004710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004716:	603b      	str	r3, [r7, #0]
 8004718:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800471a:	f008 fee7 	bl	800d4ec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800471e:	bf00      	nop
 8004720:	3708      	adds	r7, #8
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	40021000 	.word	0x40021000

0800472c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b09c      	sub	sp, #112	@ 0x70
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004734:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004738:	2200      	movs	r2, #0
 800473a:	601a      	str	r2, [r3, #0]
 800473c:	605a      	str	r2, [r3, #4]
 800473e:	609a      	str	r2, [r3, #8]
 8004740:	60da      	str	r2, [r3, #12]
 8004742:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004744:	f107 0318 	add.w	r3, r7, #24
 8004748:	2244      	movs	r2, #68	@ 0x44
 800474a:	2100      	movs	r1, #0
 800474c:	4618      	mov	r0, r3
 800474e:	f013 ff3e 	bl	80185ce <memset>
  if(hadc->Instance==ADC1)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800475a:	d14d      	bne.n	80047f8 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800475c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004760:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004762:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004766:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004768:	f107 0318 	add.w	r3, r7, #24
 800476c:	4618      	mov	r0, r3
 800476e:	f009 fbfb 	bl	800df68 <HAL_RCCEx_PeriphCLKConfig>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004778:	f7ff ffae 	bl	80046d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800477c:	4b20      	ldr	r3, [pc, #128]	@ (8004800 <HAL_ADC_MspInit+0xd4>)
 800477e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004780:	4a1f      	ldr	r2, [pc, #124]	@ (8004800 <HAL_ADC_MspInit+0xd4>)
 8004782:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004786:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004788:	4b1d      	ldr	r3, [pc, #116]	@ (8004800 <HAL_ADC_MspInit+0xd4>)
 800478a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800478c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004790:	617b      	str	r3, [r7, #20]
 8004792:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004794:	4b1a      	ldr	r3, [pc, #104]	@ (8004800 <HAL_ADC_MspInit+0xd4>)
 8004796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004798:	4a19      	ldr	r2, [pc, #100]	@ (8004800 <HAL_ADC_MspInit+0xd4>)
 800479a:	f043 0301 	orr.w	r3, r3, #1
 800479e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047a0:	4b17      	ldr	r3, [pc, #92]	@ (8004800 <HAL_ADC_MspInit+0xd4>)
 80047a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a4:	f003 0301 	and.w	r3, r3, #1
 80047a8:	613b      	str	r3, [r7, #16]
 80047aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047ac:	4b14      	ldr	r3, [pc, #80]	@ (8004800 <HAL_ADC_MspInit+0xd4>)
 80047ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047b0:	4a13      	ldr	r2, [pc, #76]	@ (8004800 <HAL_ADC_MspInit+0xd4>)
 80047b2:	f043 0302 	orr.w	r3, r3, #2
 80047b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047b8:	4b11      	ldr	r3, [pc, #68]	@ (8004800 <HAL_ADC_MspInit+0xd4>)
 80047ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047bc:	f003 0302 	and.w	r3, r3, #2
 80047c0:	60fb      	str	r3, [r7, #12]
 80047c2:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 80047c4:	2303      	movs	r3, #3
 80047c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047c8:	2303      	movs	r3, #3
 80047ca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047cc:	2300      	movs	r3, #0
 80047ce:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047d0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80047d4:	4619      	mov	r1, r3
 80047d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80047da:	f005 ffe1 	bl	800a7a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 80047de:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80047e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047e4:	2303      	movs	r3, #3
 80047e6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047e8:	2300      	movs	r3, #0
 80047ea:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047ec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80047f0:	4619      	mov	r1, r3
 80047f2:	4804      	ldr	r0, [pc, #16]	@ (8004804 <HAL_ADC_MspInit+0xd8>)
 80047f4:	f005 ffd4 	bl	800a7a0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80047f8:	bf00      	nop
 80047fa:	3770      	adds	r7, #112	@ 0x70
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	40021000 	.word	0x40021000
 8004804:	48000400 	.word	0x48000400

08004808 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b08a      	sub	sp, #40	@ 0x28
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004810:	f107 0314 	add.w	r3, r7, #20
 8004814:	2200      	movs	r2, #0
 8004816:	601a      	str	r2, [r3, #0]
 8004818:	605a      	str	r2, [r3, #4]
 800481a:	609a      	str	r2, [r3, #8]
 800481c:	60da      	str	r2, [r3, #12]
 800481e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a15      	ldr	r2, [pc, #84]	@ (800487c <HAL_DAC_MspInit+0x74>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d124      	bne.n	8004874 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800482a:	4b15      	ldr	r3, [pc, #84]	@ (8004880 <HAL_DAC_MspInit+0x78>)
 800482c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800482e:	4a14      	ldr	r2, [pc, #80]	@ (8004880 <HAL_DAC_MspInit+0x78>)
 8004830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004836:	4b12      	ldr	r3, [pc, #72]	@ (8004880 <HAL_DAC_MspInit+0x78>)
 8004838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800483a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800483e:	613b      	str	r3, [r7, #16]
 8004840:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004842:	4b0f      	ldr	r3, [pc, #60]	@ (8004880 <HAL_DAC_MspInit+0x78>)
 8004844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004846:	4a0e      	ldr	r2, [pc, #56]	@ (8004880 <HAL_DAC_MspInit+0x78>)
 8004848:	f043 0301 	orr.w	r3, r3, #1
 800484c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800484e:	4b0c      	ldr	r3, [pc, #48]	@ (8004880 <HAL_DAC_MspInit+0x78>)
 8004850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	60fb      	str	r3, [r7, #12]
 8004858:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 800485a:	2330      	movs	r3, #48	@ 0x30
 800485c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800485e:	2303      	movs	r3, #3
 8004860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004862:	2300      	movs	r3, #0
 8004864:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004866:	f107 0314 	add.w	r3, r7, #20
 800486a:	4619      	mov	r1, r3
 800486c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004870:	f005 ff96 	bl	800a7a0 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8004874:	bf00      	nop
 8004876:	3728      	adds	r7, #40	@ 0x28
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}
 800487c:	50000800 	.word	0x50000800
 8004880:	40021000 	.word	0x40021000

08004884 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b09c      	sub	sp, #112	@ 0x70
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800488c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004890:	2200      	movs	r2, #0
 8004892:	601a      	str	r2, [r3, #0]
 8004894:	605a      	str	r2, [r3, #4]
 8004896:	609a      	str	r2, [r3, #8]
 8004898:	60da      	str	r2, [r3, #12]
 800489a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800489c:	f107 0318 	add.w	r3, r7, #24
 80048a0:	2244      	movs	r2, #68	@ 0x44
 80048a2:	2100      	movs	r1, #0
 80048a4:	4618      	mov	r0, r3
 80048a6:	f013 fe92 	bl	80185ce <memset>
  if(hi2c->Instance==I2C1)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a2d      	ldr	r2, [pc, #180]	@ (8004964 <HAL_I2C_MspInit+0xe0>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d153      	bne.n	800495c <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80048b4:	2340      	movs	r3, #64	@ 0x40
 80048b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80048b8:	2300      	movs	r3, #0
 80048ba:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80048bc:	f107 0318 	add.w	r3, r7, #24
 80048c0:	4618      	mov	r0, r3
 80048c2:	f009 fb51 	bl	800df68 <HAL_RCCEx_PeriphCLKConfig>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d001      	beq.n	80048d0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80048cc:	f7ff ff04 	bl	80046d8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048d0:	4b25      	ldr	r3, [pc, #148]	@ (8004968 <HAL_I2C_MspInit+0xe4>)
 80048d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048d4:	4a24      	ldr	r2, [pc, #144]	@ (8004968 <HAL_I2C_MspInit+0xe4>)
 80048d6:	f043 0301 	orr.w	r3, r3, #1
 80048da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048dc:	4b22      	ldr	r3, [pc, #136]	@ (8004968 <HAL_I2C_MspInit+0xe4>)
 80048de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	617b      	str	r3, [r7, #20]
 80048e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048e8:	4b1f      	ldr	r3, [pc, #124]	@ (8004968 <HAL_I2C_MspInit+0xe4>)
 80048ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ec:	4a1e      	ldr	r2, [pc, #120]	@ (8004968 <HAL_I2C_MspInit+0xe4>)
 80048ee:	f043 0302 	orr.w	r3, r3, #2
 80048f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048f4:	4b1c      	ldr	r3, [pc, #112]	@ (8004968 <HAL_I2C_MspInit+0xe4>)
 80048f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	613b      	str	r3, [r7, #16]
 80048fe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004900:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004904:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004906:	2312      	movs	r3, #18
 8004908:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490a:	2300      	movs	r3, #0
 800490c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800490e:	2300      	movs	r3, #0
 8004910:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004912:	2304      	movs	r3, #4
 8004914:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004916:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800491a:	4619      	mov	r1, r3
 800491c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004920:	f005 ff3e 	bl	800a7a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004924:	2380      	movs	r3, #128	@ 0x80
 8004926:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004928:	2312      	movs	r3, #18
 800492a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800492c:	2300      	movs	r3, #0
 800492e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004930:	2300      	movs	r3, #0
 8004932:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004934:	2304      	movs	r3, #4
 8004936:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004938:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800493c:	4619      	mov	r1, r3
 800493e:	480b      	ldr	r0, [pc, #44]	@ (800496c <HAL_I2C_MspInit+0xe8>)
 8004940:	f005 ff2e 	bl	800a7a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004944:	4b08      	ldr	r3, [pc, #32]	@ (8004968 <HAL_I2C_MspInit+0xe4>)
 8004946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004948:	4a07      	ldr	r2, [pc, #28]	@ (8004968 <HAL_I2C_MspInit+0xe4>)
 800494a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800494e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004950:	4b05      	ldr	r3, [pc, #20]	@ (8004968 <HAL_I2C_MspInit+0xe4>)
 8004952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004954:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004958:	60fb      	str	r3, [r7, #12]
 800495a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800495c:	bf00      	nop
 800495e:	3770      	adds	r7, #112	@ 0x70
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	40005400 	.word	0x40005400
 8004968:	40021000 	.word	0x40021000
 800496c:	48000400 	.word	0x48000400

08004970 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b08a      	sub	sp, #40	@ 0x28
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004978:	f107 0314 	add.w	r3, r7, #20
 800497c:	2200      	movs	r2, #0
 800497e:	601a      	str	r2, [r3, #0]
 8004980:	605a      	str	r2, [r3, #4]
 8004982:	609a      	str	r2, [r3, #8]
 8004984:	60da      	str	r2, [r3, #12]
 8004986:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a25      	ldr	r2, [pc, #148]	@ (8004a24 <HAL_SPI_MspInit+0xb4>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d144      	bne.n	8004a1c <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004992:	4b25      	ldr	r3, [pc, #148]	@ (8004a28 <HAL_SPI_MspInit+0xb8>)
 8004994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004996:	4a24      	ldr	r2, [pc, #144]	@ (8004a28 <HAL_SPI_MspInit+0xb8>)
 8004998:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800499c:	6613      	str	r3, [r2, #96]	@ 0x60
 800499e:	4b22      	ldr	r3, [pc, #136]	@ (8004a28 <HAL_SPI_MspInit+0xb8>)
 80049a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049a6:	613b      	str	r3, [r7, #16]
 80049a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049aa:	4b1f      	ldr	r3, [pc, #124]	@ (8004a28 <HAL_SPI_MspInit+0xb8>)
 80049ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004a28 <HAL_SPI_MspInit+0xb8>)
 80049b0:	f043 0301 	orr.w	r3, r3, #1
 80049b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049b6:	4b1c      	ldr	r3, [pc, #112]	@ (8004a28 <HAL_SPI_MspInit+0xb8>)
 80049b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	60fb      	str	r3, [r7, #12]
 80049c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049c2:	4b19      	ldr	r3, [pc, #100]	@ (8004a28 <HAL_SPI_MspInit+0xb8>)
 80049c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049c6:	4a18      	ldr	r2, [pc, #96]	@ (8004a28 <HAL_SPI_MspInit+0xb8>)
 80049c8:	f043 0302 	orr.w	r3, r3, #2
 80049cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049ce:	4b16      	ldr	r3, [pc, #88]	@ (8004a28 <HAL_SPI_MspInit+0xb8>)
 80049d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	60bb      	str	r3, [r7, #8]
 80049d8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80049da:	23c0      	movs	r3, #192	@ 0xc0
 80049dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049de:	2302      	movs	r3, #2
 80049e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049e2:	2300      	movs	r3, #0
 80049e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049e6:	2300      	movs	r3, #0
 80049e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80049ea:	2305      	movs	r3, #5
 80049ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ee:	f107 0314 	add.w	r3, r7, #20
 80049f2:	4619      	mov	r1, r3
 80049f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80049f8:	f005 fed2 	bl	800a7a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80049fc:	2308      	movs	r3, #8
 80049fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a00:	2302      	movs	r3, #2
 8004a02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a04:	2300      	movs	r3, #0
 8004a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004a0c:	2305      	movs	r3, #5
 8004a0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a10:	f107 0314 	add.w	r3, r7, #20
 8004a14:	4619      	mov	r1, r3
 8004a16:	4805      	ldr	r0, [pc, #20]	@ (8004a2c <HAL_SPI_MspInit+0xbc>)
 8004a18:	f005 fec2 	bl	800a7a0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004a1c:	bf00      	nop
 8004a1e:	3728      	adds	r7, #40	@ 0x28
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	40013000 	.word	0x40013000
 8004a28:	40021000 	.word	0x40021000
 8004a2c:	48000400 	.word	0x48000400

08004a30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b09a      	sub	sp, #104	@ 0x68
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a38:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	601a      	str	r2, [r3, #0]
 8004a40:	605a      	str	r2, [r3, #4]
 8004a42:	609a      	str	r2, [r3, #8]
 8004a44:	60da      	str	r2, [r3, #12]
 8004a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a48:	f107 0310 	add.w	r3, r7, #16
 8004a4c:	2244      	movs	r2, #68	@ 0x44
 8004a4e:	2100      	movs	r1, #0
 8004a50:	4618      	mov	r0, r3
 8004a52:	f013 fdbc 	bl	80185ce <memset>
  if(huart->Instance==USART1)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a4d      	ldr	r2, [pc, #308]	@ (8004b90 <HAL_UART_MspInit+0x160>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	f040 8093 	bne.w	8004b88 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004a62:	2301      	movs	r3, #1
 8004a64:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004a66:	2300      	movs	r3, #0
 8004a68:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a6a:	f107 0310 	add.w	r3, r7, #16
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f009 fa7a 	bl	800df68 <HAL_RCCEx_PeriphCLKConfig>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004a7a:	f7ff fe2d 	bl	80046d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004a7e:	4b45      	ldr	r3, [pc, #276]	@ (8004b94 <HAL_UART_MspInit+0x164>)
 8004a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a82:	4a44      	ldr	r2, [pc, #272]	@ (8004b94 <HAL_UART_MspInit+0x164>)
 8004a84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a88:	6613      	str	r3, [r2, #96]	@ 0x60
 8004a8a:	4b42      	ldr	r3, [pc, #264]	@ (8004b94 <HAL_UART_MspInit+0x164>)
 8004a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a92:	60fb      	str	r3, [r7, #12]
 8004a94:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a96:	4b3f      	ldr	r3, [pc, #252]	@ (8004b94 <HAL_UART_MspInit+0x164>)
 8004a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a9a:	4a3e      	ldr	r2, [pc, #248]	@ (8004b94 <HAL_UART_MspInit+0x164>)
 8004a9c:	f043 0301 	orr.w	r3, r3, #1
 8004aa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004aa2:	4b3c      	ldr	r3, [pc, #240]	@ (8004b94 <HAL_UART_MspInit+0x164>)
 8004aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	60bb      	str	r3, [r7, #8]
 8004aac:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8004aae:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004ab2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004abc:	2300      	movs	r3, #0
 8004abe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004ac0:	2307      	movs	r3, #7
 8004ac2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ac4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004ac8:	4619      	mov	r1, r3
 8004aca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ace:	f005 fe67 	bl	800a7a0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8004ad2:	4b31      	ldr	r3, [pc, #196]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004ad4:	4a31      	ldr	r2, [pc, #196]	@ (8004b9c <HAL_UART_MspInit+0x16c>)
 8004ad6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004ad8:	4b2f      	ldr	r3, [pc, #188]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004ada:	2218      	movs	r2, #24
 8004adc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ade:	4b2e      	ldr	r3, [pc, #184]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ae4:	4b2c      	ldr	r3, [pc, #176]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004aea:	4b2b      	ldr	r3, [pc, #172]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004aec:	2280      	movs	r2, #128	@ 0x80
 8004aee:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004af0:	4b29      	ldr	r3, [pc, #164]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004af2:	2200      	movs	r2, #0
 8004af4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004af6:	4b28      	ldr	r3, [pc, #160]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004afc:	4b26      	ldr	r3, [pc, #152]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004afe:	2200      	movs	r2, #0
 8004b00:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b02:	4b25      	ldr	r3, [pc, #148]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004b08:	4823      	ldr	r0, [pc, #140]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004b0a:	f005 fb17 	bl	800a13c <HAL_DMA_Init>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d001      	beq.n	8004b18 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8004b14:	f7ff fde0 	bl	80046d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a1f      	ldr	r2, [pc, #124]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004b1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004b20:	4a1d      	ldr	r2, [pc, #116]	@ (8004b98 <HAL_UART_MspInit+0x168>)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8004b26:	4b1e      	ldr	r3, [pc, #120]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b28:	4a1e      	ldr	r2, [pc, #120]	@ (8004ba4 <HAL_UART_MspInit+0x174>)
 8004b2a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004b2c:	4b1c      	ldr	r3, [pc, #112]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b2e:	2219      	movs	r2, #25
 8004b30:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b32:	4b1b      	ldr	r3, [pc, #108]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b34:	2210      	movs	r2, #16
 8004b36:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b38:	4b19      	ldr	r3, [pc, #100]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004b3e:	4b18      	ldr	r3, [pc, #96]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b40:	2280      	movs	r2, #128	@ 0x80
 8004b42:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b44:	4b16      	ldr	r3, [pc, #88]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b4a:	4b15      	ldr	r3, [pc, #84]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004b50:	4b13      	ldr	r3, [pc, #76]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004b56:	4b12      	ldr	r3, [pc, #72]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004b5c:	4810      	ldr	r0, [pc, #64]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b5e:	f005 faed 	bl	800a13c <HAL_DMA_Init>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d001      	beq.n	8004b6c <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8004b68:	f7ff fdb6 	bl	80046d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a0c      	ldr	r2, [pc, #48]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b70:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004b72:	4a0b      	ldr	r2, [pc, #44]	@ (8004ba0 <HAL_UART_MspInit+0x170>)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004b78:	2200      	movs	r2, #0
 8004b7a:	2100      	movs	r1, #0
 8004b7c:	2025      	movs	r0, #37	@ 0x25
 8004b7e:	f005 f832 	bl	8009be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b82:	2025      	movs	r0, #37	@ 0x25
 8004b84:	f005 f849 	bl	8009c1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004b88:	bf00      	nop
 8004b8a:	3768      	adds	r7, #104	@ 0x68
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	40013800 	.word	0x40013800
 8004b94:	40021000 	.word	0x40021000
 8004b98:	200012e0 	.word	0x200012e0
 8004b9c:	40020008 	.word	0x40020008
 8004ba0:	20001340 	.word	0x20001340
 8004ba4:	4002001c 	.word	0x4002001c

08004ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004bac:	bf00      	nop
 8004bae:	e7fd      	b.n	8004bac <NMI_Handler+0x4>

08004bb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004bb4:	bf00      	nop
 8004bb6:	e7fd      	b.n	8004bb4 <HardFault_Handler+0x4>

08004bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004bbc:	bf00      	nop
 8004bbe:	e7fd      	b.n	8004bbc <MemManage_Handler+0x4>

08004bc0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bc4:	bf00      	nop
 8004bc6:	e7fd      	b.n	8004bc4 <BusFault_Handler+0x4>

08004bc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bcc:	bf00      	nop
 8004bce:	e7fd      	b.n	8004bcc <UsageFault_Handler+0x4>

08004bd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004bd4:	bf00      	nop
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004bde:	b480      	push	{r7}
 8004be0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004be2:	bf00      	nop
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004bec:	b480      	push	{r7}
 8004bee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004bf0:	bf00      	nop
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004bfe:	f003 faa7 	bl	8008150 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c02:	bf00      	nop
 8004c04:	bd80      	pop	{r7, pc}
	...

08004c08 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004c0c:	4802      	ldr	r0, [pc, #8]	@ (8004c18 <DMA1_Channel1_IRQHandler+0x10>)
 8004c0e:	f005 fc78 	bl	800a502 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004c12:	bf00      	nop
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	200012e0 	.word	0x200012e0

08004c1c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004c20:	4802      	ldr	r0, [pc, #8]	@ (8004c2c <DMA1_Channel2_IRQHandler+0x10>)
 8004c22:	f005 fc6e 	bl	800a502 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004c26:	bf00      	nop
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	20001340 	.word	0x20001340

08004c30 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004c34:	4802      	ldr	r0, [pc, #8]	@ (8004c40 <USB_LP_IRQHandler+0x10>)
 8004c36:	f006 ffa4 	bl	800bb82 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8004c3a:	bf00      	nop
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	20003890 	.word	0x20003890

08004c44 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004c48:	480c      	ldr	r0, [pc, #48]	@ (8004c7c <USART1_IRQHandler+0x38>)
 8004c4a:	f00a f9f1 	bl	800f030 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8004c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c7c <USART1_IRQHandler+0x38>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	69db      	ldr	r3, [r3, #28]
 8004c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c58:	2b40      	cmp	r3, #64	@ 0x40
 8004c5a:	d10d      	bne.n	8004c78 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8004c5c:	4b07      	ldr	r3, [pc, #28]	@ (8004c7c <USART1_IRQHandler+0x38>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2240      	movs	r2, #64	@ 0x40
 8004c62:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004c64:	4b05      	ldr	r3, [pc, #20]	@ (8004c7c <USART1_IRQHandler+0x38>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	4b04      	ldr	r3, [pc, #16]	@ (8004c7c <USART1_IRQHandler+0x38>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c72:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8004c74:	f002 fa2c 	bl	80070d0 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8004c78:	bf00      	nop
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	2000124c 	.word	0x2000124c

08004c80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004c80:	b480      	push	{r7}
 8004c82:	af00      	add	r7, sp, #0
  return 1;
 8004c84:	2301      	movs	r3, #1
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr

08004c90 <_kill>:

int _kill(int pid, int sig)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004c9a:	f013 fceb 	bl	8018674 <__errno>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2216      	movs	r2, #22
 8004ca2:	601a      	str	r2, [r3, #0]
  return -1;
 8004ca4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3708      	adds	r7, #8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <_exit>:

void _exit (int status)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f7ff ffe7 	bl	8004c90 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004cc2:	bf00      	nop
 8004cc4:	e7fd      	b.n	8004cc2 <_exit+0x12>

08004cc6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b086      	sub	sp, #24
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	60f8      	str	r0, [r7, #12]
 8004cce:	60b9      	str	r1, [r7, #8]
 8004cd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	617b      	str	r3, [r7, #20]
 8004cd6:	e00a      	b.n	8004cee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004cd8:	f3af 8000 	nop.w
 8004cdc:	4601      	mov	r1, r0
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	1c5a      	adds	r2, r3, #1
 8004ce2:	60ba      	str	r2, [r7, #8]
 8004ce4:	b2ca      	uxtb	r2, r1
 8004ce6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	3301      	adds	r3, #1
 8004cec:	617b      	str	r3, [r7, #20]
 8004cee:	697a      	ldr	r2, [r7, #20]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	dbf0      	blt.n	8004cd8 <_read+0x12>
  }

  return len;
 8004cf6:	687b      	ldr	r3, [r7, #4]
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3718      	adds	r7, #24
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b086      	sub	sp, #24
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	617b      	str	r3, [r7, #20]
 8004d10:	e009      	b.n	8004d26 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	1c5a      	adds	r2, r3, #1
 8004d16:	60ba      	str	r2, [r7, #8]
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	3301      	adds	r3, #1
 8004d24:	617b      	str	r3, [r7, #20]
 8004d26:	697a      	ldr	r2, [r7, #20]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	dbf1      	blt.n	8004d12 <_write+0x12>
  }
  return len;
 8004d2e:	687b      	ldr	r3, [r7, #4]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3718      	adds	r7, #24
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <_close>:

int _close(int file)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004d40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004d60:	605a      	str	r2, [r3, #4]
  return 0;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <_isatty>:

int _isatty(int file)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004d78:	2301      	movs	r3, #1
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	370c      	adds	r7, #12
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr

08004d86 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d86:	b480      	push	{r7}
 8004d88:	b085      	sub	sp, #20
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	60f8      	str	r0, [r7, #12]
 8004d8e:	60b9      	str	r1, [r7, #8]
 8004d90:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b086      	sub	sp, #24
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004da8:	4a14      	ldr	r2, [pc, #80]	@ (8004dfc <_sbrk+0x5c>)
 8004daa:	4b15      	ldr	r3, [pc, #84]	@ (8004e00 <_sbrk+0x60>)
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004db4:	4b13      	ldr	r3, [pc, #76]	@ (8004e04 <_sbrk+0x64>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d102      	bne.n	8004dc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004dbc:	4b11      	ldr	r3, [pc, #68]	@ (8004e04 <_sbrk+0x64>)
 8004dbe:	4a12      	ldr	r2, [pc, #72]	@ (8004e08 <_sbrk+0x68>)
 8004dc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004dc2:	4b10      	ldr	r3, [pc, #64]	@ (8004e04 <_sbrk+0x64>)
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4413      	add	r3, r2
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d207      	bcs.n	8004de0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004dd0:	f013 fc50 	bl	8018674 <__errno>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	220c      	movs	r2, #12
 8004dd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004dda:	f04f 33ff 	mov.w	r3, #4294967295
 8004dde:	e009      	b.n	8004df4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004de0:	4b08      	ldr	r3, [pc, #32]	@ (8004e04 <_sbrk+0x64>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004de6:	4b07      	ldr	r3, [pc, #28]	@ (8004e04 <_sbrk+0x64>)
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4413      	add	r3, r2
 8004dee:	4a05      	ldr	r2, [pc, #20]	@ (8004e04 <_sbrk+0x64>)
 8004df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004df2:	68fb      	ldr	r3, [r7, #12]
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3718      	adds	r7, #24
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	20008000 	.word	0x20008000
 8004e00:	00000400 	.word	0x00000400
 8004e04:	200013a0 	.word	0x200013a0
 8004e08:	20003ed8 	.word	0x20003ed8

08004e0c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004e10:	4b06      	ldr	r3, [pc, #24]	@ (8004e2c <SystemInit+0x20>)
 8004e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e16:	4a05      	ldr	r2, [pc, #20]	@ (8004e2c <SystemInit+0x20>)
 8004e18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e20:	bf00      	nop
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	e000ed00 	.word	0xe000ed00

08004e30 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f7fb fa41 	bl	80002c0 <strlen>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8004e42:	89fb      	ldrh	r3, [r7, #14]
 8004e44:	4619      	mov	r1, r3
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f012 f9a8 	bl	801719c <CDC_Transmit_FS>
}
 8004e4c:	bf00      	nop
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b0a2      	sub	sp, #136	@ 0x88
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8004e5c:	f107 0008 	add.w	r0, r7, #8
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a06      	ldr	r2, [pc, #24]	@ (8004e7c <usb_serial_println+0x28>)
 8004e64:	2180      	movs	r1, #128	@ 0x80
 8004e66:	f013 fafd 	bl	8018464 <sniprintf>
	usb_serial_print(buffer);
 8004e6a:	f107 0308 	add.w	r3, r7, #8
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7ff ffde 	bl	8004e30 <usb_serial_print>
}
 8004e74:	bf00      	nop
 8004e76:	3788      	adds	r7, #136	@ 0x88
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	0801aad4 	.word	0x0801aad4

08004e80 <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	4603      	mov	r3, r0
 8004e88:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8004e8a:	79fb      	ldrb	r3, [r7, #7]
 8004e8c:	2b03      	cmp	r3, #3
 8004e8e:	d813      	bhi.n	8004eb8 <get_function_code+0x38>
 8004e90:	a201      	add	r2, pc, #4	@ (adr r2, 8004e98 <get_function_code+0x18>)
 8004e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e96:	bf00      	nop
 8004e98:	08004ea9 	.word	0x08004ea9
 8004e9c:	08004ead 	.word	0x08004ead
 8004ea0:	08004eb1 	.word	0x08004eb1
 8004ea4:	08004eb5 	.word	0x08004eb5
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e006      	b.n	8004eba <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 8004eac:	2302      	movs	r3, #2
 8004eae:	e004      	b.n	8004eba <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e002      	b.n	8004eba <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 8004eb4:	2304      	movs	r3, #4
 8004eb6:	e000      	b.n	8004eba <get_function_code+0x3a>
		default: return 0x00;
 8004eb8:	2300      	movs	r3, #0
	}
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	370c      	adds	r7, #12
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop

08004ec8 <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 8004ed4:	4b36      	ldr	r3, [pc, #216]	@ (8004fb0 <modbus_master_handle_frame+0xe8>)
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	f083 0301 	eor.w	r3, r3, #1
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d15a      	bne.n	8004f98 <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 8004ee2:	887b      	ldrh	r3, [r7, #2]
 8004ee4:	2b04      	cmp	r3, #4
 8004ee6:	d959      	bls.n	8004f9c <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	785b      	ldrb	r3, [r3, #1]
 8004ef2:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 8004ef4:	4b2e      	ldr	r3, [pc, #184]	@ (8004fb0 <modbus_master_handle_frame+0xe8>)
 8004ef6:	785b      	ldrb	r3, [r3, #1]
 8004ef8:	7bfa      	ldrb	r2, [r7, #15]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d150      	bne.n	8004fa0 <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 8004efe:	887b      	ldrh	r3, [r7, #2]
 8004f00:	3b01      	subs	r3, #1
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	4413      	add	r3, r2
 8004f06:	781b      	ldrb	r3, [r3, #0]
 8004f08:	b21b      	sxth	r3, r3
 8004f0a:	021b      	lsls	r3, r3, #8
 8004f0c:	b21a      	sxth	r2, r3
 8004f0e:	887b      	ldrh	r3, [r7, #2]
 8004f10:	3b02      	subs	r3, #2
 8004f12:	6879      	ldr	r1, [r7, #4]
 8004f14:	440b      	add	r3, r1
 8004f16:	781b      	ldrb	r3, [r3, #0]
 8004f18:	b21b      	sxth	r3, r3
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	b21b      	sxth	r3, r3
 8004f1e:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8004f20:	887b      	ldrh	r3, [r7, #2]
 8004f22:	3b02      	subs	r3, #2
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	4619      	mov	r1, r3
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f000 fe93 	bl	8005c54 <modbus_crc16>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	461a      	mov	r2, r3
 8004f32:	89bb      	ldrh	r3, [r7, #12]
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d135      	bne.n	8004fa4 <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8004f38:	4b1d      	ldr	r3, [pc, #116]	@ (8004fb0 <modbus_master_handle_frame+0xe8>)
 8004f3a:	789b      	ldrb	r3, [r3, #2]
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f7ff ff9f 	bl	8004e80 <get_function_code>
 8004f42:	4603      	mov	r3, r0
 8004f44:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 8004f46:	7bba      	ldrb	r2, [r7, #14]
 8004f48:	7afb      	ldrb	r3, [r7, #11]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d12c      	bne.n	8004fa8 <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 8004f4e:	4b18      	ldr	r3, [pc, #96]	@ (8004fb0 <modbus_master_handle_frame+0xe8>)
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d103      	bne.n	8004f5e <modbus_master_handle_frame+0x96>
		current_request.active = false;
 8004f56:	4b16      	ldr	r3, [pc, #88]	@ (8004fb0 <modbus_master_handle_frame+0xe8>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	701a      	strb	r2, [r3, #0]
		return;
 8004f5c:	e025      	b.n	8004faa <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 8004f5e:	887b      	ldrh	r3, [r7, #2]
 8004f60:	2b04      	cmp	r3, #4
 8004f62:	d915      	bls.n	8004f90 <modbus_master_handle_frame+0xc8>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	3302      	adds	r3, #2
 8004f68:	781b      	ldrb	r3, [r3, #0]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d910      	bls.n	8004f90 <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	3303      	adds	r3, #3
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	b21b      	sxth	r3, r3
 8004f76:	021b      	lsls	r3, r3, #8
 8004f78:	b21a      	sxth	r2, r3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	3304      	adds	r3, #4
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	b21b      	sxth	r3, r3
 8004f82:	4313      	orrs	r3, r2
 8004f84:	b21b      	sxth	r3, r3
 8004f86:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 8004f88:	4b09      	ldr	r3, [pc, #36]	@ (8004fb0 <modbus_master_handle_frame+0xe8>)
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	893a      	ldrh	r2, [r7, #8]
 8004f8e:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 8004f90:	4b07      	ldr	r3, [pc, #28]	@ (8004fb0 <modbus_master_handle_frame+0xe8>)
 8004f92:	2200      	movs	r2, #0
 8004f94:	701a      	strb	r2, [r3, #0]
 8004f96:	e008      	b.n	8004faa <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 8004f98:	bf00      	nop
 8004f9a:	e006      	b.n	8004faa <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 8004f9c:	bf00      	nop
 8004f9e:	e004      	b.n	8004faa <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 8004fa0:	bf00      	nop
 8004fa2:	e002      	b.n	8004faa <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8004fa4:	bf00      	nop
 8004fa6:	e000      	b.n	8004faa <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 8004fa8:	bf00      	nop
}
 8004faa:	3710      	adds	r7, #16
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	200013a4 	.word	0x200013a4

08004fb4 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b086      	sub	sp, #24
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	603b      	str	r3, [r7, #0]
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	71fb      	strb	r3, [r7, #7]
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	71bb      	strb	r3, [r7, #6]
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 8004fc8:	4b1d      	ldr	r3, [pc, #116]	@ (8005040 <modbus_master_request_read+0x8c>)
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d001      	beq.n	8004fd4 <modbus_master_request_read+0x20>
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	e030      	b.n	8005036 <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 8004fd4:	79bb      	ldrb	r3, [r7, #6]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7ff ff52 	bl	8004e80 <get_function_code>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 8004fe0:	79fb      	ldrb	r3, [r7, #7]
 8004fe2:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 8004fe4:	7dfb      	ldrb	r3, [r7, #23]
 8004fe6:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 8004fe8:	88bb      	ldrh	r3, [r7, #4]
 8004fea:	0a1b      	lsrs	r3, r3, #8
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 8004ff2:	88bb      	ldrh	r3, [r7, #4]
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 8005000:	f107 030c 	add.w	r3, r7, #12
 8005004:	2108      	movs	r1, #8
 8005006:	4618      	mov	r0, r3
 8005008:	f000 fe62 	bl	8005cd0 <modbus_send_response>

	current_request.active = true;
 800500c:	4b0c      	ldr	r3, [pc, #48]	@ (8005040 <modbus_master_request_read+0x8c>)
 800500e:	2201      	movs	r2, #1
 8005010:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 8005012:	4a0b      	ldr	r2, [pc, #44]	@ (8005040 <modbus_master_request_read+0x8c>)
 8005014:	79fb      	ldrb	r3, [r7, #7]
 8005016:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 8005018:	4a09      	ldr	r2, [pc, #36]	@ (8005040 <modbus_master_request_read+0x8c>)
 800501a:	79bb      	ldrb	r3, [r7, #6]
 800501c:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 800501e:	4a08      	ldr	r2, [pc, #32]	@ (8005040 <modbus_master_request_read+0x8c>)
 8005020:	88bb      	ldrh	r3, [r7, #4]
 8005022:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8005024:	4a06      	ldr	r2, [pc, #24]	@ (8005040 <modbus_master_request_read+0x8c>)
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 800502a:	f000 fea7 	bl	8005d7c <get_ms>
 800502e:	4603      	mov	r3, r0
 8005030:	4a03      	ldr	r2, [pc, #12]	@ (8005040 <modbus_master_request_read+0x8c>)
 8005032:	6093      	str	r3, [r2, #8]

	return true;
 8005034:	2301      	movs	r3, #1
}
 8005036:	4618      	mov	r0, r3
 8005038:	3718      	adds	r7, #24
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	200013a4 	.word	0x200013a4

08005044 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 800504a:	f000 fe97 	bl	8005d7c <get_ms>
 800504e:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 8005050:	4b08      	ldr	r3, [pc, #32]	@ (8005074 <modbus_master_poll_timeout+0x30>)
 8005052:	781b      	ldrb	r3, [r3, #0]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d008      	beq.n	800506a <modbus_master_poll_timeout+0x26>
 8005058:	4b06      	ldr	r3, [pc, #24]	@ (8005074 <modbus_master_poll_timeout+0x30>)
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2bc8      	cmp	r3, #200	@ 0xc8
 8005062:	d902      	bls.n	800506a <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 8005064:	4b03      	ldr	r3, [pc, #12]	@ (8005074 <modbus_master_poll_timeout+0x30>)
 8005066:	2200      	movs	r2, #0
 8005068:	701a      	strb	r2, [r3, #0]
	}
}
 800506a:	bf00      	nop
 800506c:	3708      	adds	r7, #8
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	200013a4 	.word	0x200013a4

08005078 <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 8005078:	b480      	push	{r7}
 800507a:	af00      	add	r7, sp, #0
	return current_request.active;
 800507c:	4b03      	ldr	r3, [pc, #12]	@ (800508c <modbus_master_is_busy+0x14>)
 800507e:	781b      	ldrb	r3, [r3, #0]
}
 8005080:	4618      	mov	r0, r3
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr
 800508a:	bf00      	nop
 800508c:	200013a4 	.word	0x200013a4

08005090 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	4603      	mov	r3, r0
 8005098:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 800509a:	4a04      	ldr	r2, [pc, #16]	@ (80050ac <modbus_Setup+0x1c>)
 800509c:	79fb      	ldrb	r3, [r7, #7]
 800509e:	7013      	strb	r3, [r2, #0]
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr
 80050ac:	200013b4 	.word	0x200013b4

080050b0 <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b0e0      	sub	sp, #384	@ 0x180
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050ba:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80050be:	6018      	str	r0, [r3, #0]
 80050c0:	460a      	mov	r2, r1
 80050c2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050c6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80050ca:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 80050cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050d0:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80050d4:	881b      	ldrh	r3, [r3, #0]
 80050d6:	2b05      	cmp	r3, #5
 80050d8:	f240 85a5 	bls.w	8005c26 <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 80050dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 80050ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	785b      	ldrb	r3, [r3, #1]
 80050f8:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 80050fc:	4bcb      	ldr	r3, [pc, #812]	@ (800542c <modbus_slave_handle_frame+0x37c>)
 80050fe:	781b      	ldrb	r3, [r3, #0]
 8005100:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8005104:	429a      	cmp	r2, r3
 8005106:	f040 8590 	bne.w	8005c2a <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 800510a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800510e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005112:	881b      	ldrh	r3, [r3, #0]
 8005114:	3b01      	subs	r3, #1
 8005116:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800511a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800511e:	6812      	ldr	r2, [r2, #0]
 8005120:	4413      	add	r3, r2
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	b21b      	sxth	r3, r3
 8005126:	021b      	lsls	r3, r3, #8
 8005128:	b21a      	sxth	r2, r3
 800512a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800512e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005132:	881b      	ldrh	r3, [r3, #0]
 8005134:	3b02      	subs	r3, #2
 8005136:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800513a:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 800513e:	6809      	ldr	r1, [r1, #0]
 8005140:	440b      	add	r3, r1
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	b21b      	sxth	r3, r3
 8005146:	4313      	orrs	r3, r2
 8005148:	b21b      	sxth	r3, r3
 800514a:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 800514e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005152:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005156:	881b      	ldrh	r3, [r3, #0]
 8005158:	3b02      	subs	r3, #2
 800515a:	b29a      	uxth	r2, r3
 800515c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005160:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005164:	4611      	mov	r1, r2
 8005166:	6818      	ldr	r0, [r3, #0]
 8005168:	f000 fd74 	bl	8005c54 <modbus_crc16>
 800516c:	4603      	mov	r3, r0
 800516e:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 8005172:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8005176:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 800517a:	429a      	cmp	r2, r3
 800517c:	f040 8557 	bne.w	8005c2e <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8005180:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8005184:	3b01      	subs	r3, #1
 8005186:	2b0f      	cmp	r3, #15
 8005188:	f200 853f 	bhi.w	8005c0a <modbus_slave_handle_frame+0xb5a>
 800518c:	a201      	add	r2, pc, #4	@ (adr r2, 8005194 <modbus_slave_handle_frame+0xe4>)
 800518e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005192:	bf00      	nop
 8005194:	080051d5 	.word	0x080051d5
 8005198:	0800537d 	.word	0x0800537d
 800519c:	08005531 	.word	0x08005531
 80051a0:	0800569b 	.word	0x0800569b
 80051a4:	08005811 	.word	0x08005811
 80051a8:	080058bd 	.word	0x080058bd
 80051ac:	08005c0b 	.word	0x08005c0b
 80051b0:	08005c0b 	.word	0x08005c0b
 80051b4:	08005c0b 	.word	0x08005c0b
 80051b8:	08005c0b 	.word	0x08005c0b
 80051bc:	08005c0b 	.word	0x08005c0b
 80051c0:	08005c0b 	.word	0x08005c0b
 80051c4:	08005c0b 	.word	0x08005c0b
 80051c8:	08005c0b 	.word	0x08005c0b
 80051cc:	08005955 	.word	0x08005955
 80051d0:	08005ac9 	.word	0x08005ac9
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80051d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	3302      	adds	r3, #2
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	b21b      	sxth	r3, r3
 80051e4:	021b      	lsls	r3, r3, #8
 80051e6:	b21a      	sxth	r2, r3
 80051e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	3303      	adds	r3, #3
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	b21b      	sxth	r3, r3
 80051f8:	4313      	orrs	r3, r2
 80051fa:	b21b      	sxth	r3, r3
 80051fc:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8005200:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005204:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	3304      	adds	r3, #4
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	b21b      	sxth	r3, r3
 8005210:	021b      	lsls	r3, r3, #8
 8005212:	b21a      	sxth	r2, r3
 8005214:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005218:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	3305      	adds	r3, #5
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	b21b      	sxth	r3, r3
 8005224:	4313      	orrs	r3, r2
 8005226:	b21b      	sxth	r3, r3
 8005228:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 800522c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005230:	2b00      	cmp	r3, #0
 8005232:	d003      	beq.n	800523c <modbus_slave_handle_frame+0x18c>
 8005234:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005238:	2b20      	cmp	r3, #32
 800523a:	d909      	bls.n	8005250 <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800523c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005240:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005244:	2203      	movs	r2, #3
 8005246:	4618      	mov	r0, r3
 8005248:	f000 fd6c 	bl	8005d24 <modbus_send_exception>
				return;
 800524c:	f000 bcf0 	b.w	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8005250:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8005254:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005258:	4413      	add	r3, r2
 800525a:	b29b      	uxth	r3, r3
 800525c:	3b01      	subs	r3, #1
 800525e:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005262:	4b73      	ldr	r3, [pc, #460]	@ (8005430 <modbus_slave_handle_frame+0x380>)
 8005264:	881b      	ldrh	r3, [r3, #0]
 8005266:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 800526a:	429a      	cmp	r2, r3
 800526c:	d309      	bcc.n	8005282 <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800526e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005272:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005276:	2202      	movs	r2, #2
 8005278:	4618      	mov	r0, r3
 800527a:	f000 fd53 	bl	8005d24 <modbus_send_exception>
				return;
 800527e:	f000 bcd7 	b.w	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005282:	4b6a      	ldr	r3, [pc, #424]	@ (800542c <modbus_slave_handle_frame+0x37c>)
 8005284:	781a      	ldrb	r2, [r3, #0]
 8005286:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800528a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800528e:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005290:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005294:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005298:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800529c:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 800529e:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80052a2:	3307      	adds	r3, #7
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	da00      	bge.n	80052aa <modbus_slave_handle_frame+0x1fa>
 80052a8:	3307      	adds	r3, #7
 80052aa:	10db      	asrs	r3, r3, #3
 80052ac:	b2da      	uxtb	r2, r3
 80052ae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052b2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80052b6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80052b8:	2303      	movs	r3, #3
 80052ba:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80052be:	2300      	movs	r3, #0
 80052c0:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 80052c4:	2300      	movs	r3, #0
 80052c6:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 80052ca:	2300      	movs	r3, #0
 80052cc:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80052d0:	e044      	b.n	800535c <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 80052d2:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80052d6:	4618      	mov	r0, r3
 80052d8:	f7fd fb06 	bl	80028e8 <io_coil_read>
 80052dc:	4603      	mov	r3, r0
 80052de:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 80052e2:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d10b      	bne.n	8005302 <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80052ea:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80052ee:	2201      	movs	r2, #1
 80052f0:	fa02 f303 	lsl.w	r3, r2, r3
 80052f4:	b25a      	sxtb	r2, r3
 80052f6:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 80052fa:	4313      	orrs	r3, r2
 80052fc:	b25b      	sxtb	r3, r3
 80052fe:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8005302:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005306:	3301      	adds	r3, #1
 8005308:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 800530c:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005310:	2b08      	cmp	r3, #8
 8005312:	d006      	beq.n	8005322 <modbus_slave_handle_frame+0x272>
 8005314:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005318:	3b01      	subs	r3, #1
 800531a:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800531e:	429a      	cmp	r2, r3
 8005320:	d112      	bne.n	8005348 <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005322:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005326:	1c5a      	adds	r2, r3, #1
 8005328:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 800532c:	4619      	mov	r1, r3
 800532e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005332:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005336:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 800533a:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800533c:	2300      	movs	r3, #0
 800533e:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8005342:	2300      	movs	r3, #0
 8005344:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8005348:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800534c:	3301      	adds	r3, #1
 800534e:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8005352:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8005356:	3301      	adds	r3, #1
 8005358:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800535c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005360:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005364:	429a      	cmp	r2, r3
 8005366:	dbb4      	blt.n	80052d2 <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8005368:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 800536c:	f107 030c 	add.w	r3, r7, #12
 8005370:	4611      	mov	r1, r2
 8005372:	4618      	mov	r0, r3
 8005374:	f000 fcac 	bl	8005cd0 <modbus_send_response>
 8005378:	f000 bc5a 	b.w	8005c30 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800537c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005380:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	3302      	adds	r3, #2
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	b21b      	sxth	r3, r3
 800538c:	021b      	lsls	r3, r3, #8
 800538e:	b21a      	sxth	r2, r3
 8005390:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005394:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	3303      	adds	r3, #3
 800539c:	781b      	ldrb	r3, [r3, #0]
 800539e:	b21b      	sxth	r3, r3
 80053a0:	4313      	orrs	r3, r2
 80053a2:	b21b      	sxth	r3, r3
 80053a4:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 80053a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053ac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3304      	adds	r3, #4
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	b21b      	sxth	r3, r3
 80053b8:	021b      	lsls	r3, r3, #8
 80053ba:	b21a      	sxth	r2, r3
 80053bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053c0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	3305      	adds	r3, #5
 80053c8:	781b      	ldrb	r3, [r3, #0]
 80053ca:	b21b      	sxth	r3, r3
 80053cc:	4313      	orrs	r3, r2
 80053ce:	b21b      	sxth	r3, r3
 80053d0:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 80053d4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d003      	beq.n	80053e4 <modbus_slave_handle_frame+0x334>
 80053dc:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80053e0:	2b04      	cmp	r3, #4
 80053e2:	d909      	bls.n	80053f8 <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80053e4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80053e8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80053ec:	2203      	movs	r2, #3
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 fc98 	bl	8005d24 <modbus_send_exception>
				return;
 80053f4:	f000 bc1c 	b.w	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 80053f8:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 80053fc:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005400:	4413      	add	r3, r2
 8005402:	b29b      	uxth	r3, r3
 8005404:	3b01      	subs	r3, #1
 8005406:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 800540a:	4b0a      	ldr	r3, [pc, #40]	@ (8005434 <modbus_slave_handle_frame+0x384>)
 800540c:	881b      	ldrh	r3, [r3, #0]
 800540e:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8005412:	429a      	cmp	r2, r3
 8005414:	d310      	bcc.n	8005438 <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005416:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800541a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800541e:	2202      	movs	r2, #2
 8005420:	4618      	mov	r0, r3
 8005422:	f000 fc7f 	bl	8005d24 <modbus_send_exception>
				return;
 8005426:	f000 bc03 	b.w	8005c30 <modbus_slave_handle_frame+0xb80>
 800542a:	bf00      	nop
 800542c:	200013b4 	.word	0x200013b4
 8005430:	20000c28 	.word	0x20000c28
 8005434:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005438:	4bc3      	ldr	r3, [pc, #780]	@ (8005748 <modbus_slave_handle_frame+0x698>)
 800543a:	781a      	ldrb	r2, [r3, #0]
 800543c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005440:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005444:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005446:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800544a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800544e:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005452:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8005454:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005458:	3307      	adds	r3, #7
 800545a:	2b00      	cmp	r3, #0
 800545c:	da00      	bge.n	8005460 <modbus_slave_handle_frame+0x3b0>
 800545e:	3307      	adds	r3, #7
 8005460:	10db      	asrs	r3, r3, #3
 8005462:	b2da      	uxtb	r2, r3
 8005464:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005468:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800546c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800546e:	2303      	movs	r3, #3
 8005470:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8005474:	2300      	movs	r3, #0
 8005476:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 800547a:	2300      	movs	r3, #0
 800547c:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8005480:	2300      	movs	r3, #0
 8005482:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005486:	e044      	b.n	8005512 <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8005488:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800548c:	4618      	mov	r0, r3
 800548e:	f7fd fad5 	bl	8002a3c <io_discrete_in_read>
 8005492:	4603      	mov	r3, r0
 8005494:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8005498:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 800549c:	2b01      	cmp	r3, #1
 800549e:	d10b      	bne.n	80054b8 <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80054a0:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80054a4:	2201      	movs	r2, #1
 80054a6:	fa02 f303 	lsl.w	r3, r2, r3
 80054aa:	b25a      	sxtb	r2, r3
 80054ac:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 80054b0:	4313      	orrs	r3, r2
 80054b2:	b25b      	sxtb	r3, r3
 80054b4:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 80054b8:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80054bc:	3301      	adds	r3, #1
 80054be:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 80054c2:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80054c6:	2b08      	cmp	r3, #8
 80054c8:	d006      	beq.n	80054d8 <modbus_slave_handle_frame+0x428>
 80054ca:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80054ce:	3b01      	subs	r3, #1
 80054d0:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d112      	bne.n	80054fe <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80054d8:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 80054dc:	1c5a      	adds	r2, r3, #1
 80054de:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 80054e2:	4619      	mov	r1, r3
 80054e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054e8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80054ec:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 80054f0:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80054f2:	2300      	movs	r3, #0
 80054f4:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 80054f8:	2300      	movs	r3, #0
 80054fa:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 80054fe:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005502:	3301      	adds	r3, #1
 8005504:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8005508:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800550c:	3301      	adds	r3, #1
 800550e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005512:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005516:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800551a:	429a      	cmp	r2, r3
 800551c:	dbb4      	blt.n	8005488 <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 800551e:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8005522:	f107 030c 	add.w	r3, r7, #12
 8005526:	4611      	mov	r1, r2
 8005528:	4618      	mov	r0, r3
 800552a:	f000 fbd1 	bl	8005cd0 <modbus_send_response>
 800552e:	e37f      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8005530:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005534:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	3302      	adds	r3, #2
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	b21b      	sxth	r3, r3
 8005540:	021b      	lsls	r3, r3, #8
 8005542:	b21a      	sxth	r2, r3
 8005544:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005548:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3303      	adds	r3, #3
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	b21b      	sxth	r3, r3
 8005554:	4313      	orrs	r3, r2
 8005556:	b21b      	sxth	r3, r3
 8005558:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 800555c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005560:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	3304      	adds	r3, #4
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	b21b      	sxth	r3, r3
 800556c:	021b      	lsls	r3, r3, #8
 800556e:	b21a      	sxth	r2, r3
 8005570:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005574:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	3305      	adds	r3, #5
 800557c:	781b      	ldrb	r3, [r3, #0]
 800557e:	b21b      	sxth	r3, r3
 8005580:	4313      	orrs	r3, r2
 8005582:	b21b      	sxth	r3, r3
 8005584:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8005588:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800558c:	2b00      	cmp	r3, #0
 800558e:	d005      	beq.n	800559c <modbus_slave_handle_frame+0x4ec>
 8005590:	4b6e      	ldr	r3, [pc, #440]	@ (800574c <modbus_slave_handle_frame+0x69c>)
 8005592:	881b      	ldrh	r3, [r3, #0]
 8005594:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8005598:	429a      	cmp	r2, r3
 800559a:	d908      	bls.n	80055ae <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800559c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80055a0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80055a4:	2203      	movs	r2, #3
 80055a6:	4618      	mov	r0, r3
 80055a8:	f000 fbbc 	bl	8005d24 <modbus_send_exception>
				return;
 80055ac:	e340      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80055ae:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 80055b2:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80055b6:	4413      	add	r3, r2
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	3b01      	subs	r3, #1
 80055bc:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 80055c0:	4b62      	ldr	r3, [pc, #392]	@ (800574c <modbus_slave_handle_frame+0x69c>)
 80055c2:	881b      	ldrh	r3, [r3, #0]
 80055c4:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d308      	bcc.n	80055de <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80055cc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80055d0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80055d4:	2202      	movs	r2, #2
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 fba4 	bl	8005d24 <modbus_send_exception>
				return;
 80055dc:	e328      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80055de:	4b5a      	ldr	r3, [pc, #360]	@ (8005748 <modbus_slave_handle_frame+0x698>)
 80055e0:	781a      	ldrb	r2, [r3, #0]
 80055e2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055e6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80055ea:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80055ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055f0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80055f4:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80055f8:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80055fa:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	005b      	lsls	r3, r3, #1
 8005602:	b2da      	uxtb	r2, r3
 8005604:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005608:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800560c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800560e:	2303      	movs	r3, #3
 8005610:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005614:	2300      	movs	r3, #0
 8005616:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800561a:	e02f      	b.n	800567c <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 800561c:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005620:	4618      	mov	r0, r3
 8005622:	f7fd faa1 	bl	8002b68 <io_holding_reg_read>
 8005626:	4603      	mov	r3, r0
 8005628:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800562c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005630:	0a1b      	lsrs	r3, r3, #8
 8005632:	b299      	uxth	r1, r3
 8005634:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005638:	1c5a      	adds	r2, r3, #1
 800563a:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800563e:	461a      	mov	r2, r3
 8005640:	b2c9      	uxtb	r1, r1
 8005642:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005646:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800564a:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800564c:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005650:	1c5a      	adds	r2, r3, #1
 8005652:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005656:	461a      	mov	r2, r3
 8005658:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800565c:	b2d9      	uxtb	r1, r3
 800565e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005662:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005666:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005668:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 800566c:	3301      	adds	r3, #1
 800566e:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8005672:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005676:	3301      	adds	r3, #1
 8005678:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800567c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005680:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8005684:	429a      	cmp	r2, r3
 8005686:	dbc9      	blt.n	800561c <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8005688:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 800568c:	f107 030c 	add.w	r3, r7, #12
 8005690:	4611      	mov	r1, r2
 8005692:	4618      	mov	r0, r3
 8005694:	f000 fb1c 	bl	8005cd0 <modbus_send_response>
 8005698:	e2ca      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800569a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800569e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	3302      	adds	r3, #2
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	b21b      	sxth	r3, r3
 80056aa:	021b      	lsls	r3, r3, #8
 80056ac:	b21a      	sxth	r2, r3
 80056ae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056b2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	3303      	adds	r3, #3
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	b21b      	sxth	r3, r3
 80056be:	4313      	orrs	r3, r2
 80056c0:	b21b      	sxth	r3, r3
 80056c2:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80056c6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056ca:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3304      	adds	r3, #4
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	b21b      	sxth	r3, r3
 80056d6:	021b      	lsls	r3, r3, #8
 80056d8:	b21a      	sxth	r2, r3
 80056da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056de:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	3305      	adds	r3, #5
 80056e6:	781b      	ldrb	r3, [r3, #0]
 80056e8:	b21b      	sxth	r3, r3
 80056ea:	4313      	orrs	r3, r2
 80056ec:	b21b      	sxth	r3, r3
 80056ee:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 80056f2:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d005      	beq.n	8005706 <modbus_slave_handle_frame+0x656>
 80056fa:	4b15      	ldr	r3, [pc, #84]	@ (8005750 <modbus_slave_handle_frame+0x6a0>)
 80056fc:	881b      	ldrh	r3, [r3, #0]
 80056fe:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8005702:	429a      	cmp	r2, r3
 8005704:	d908      	bls.n	8005718 <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005706:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800570a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800570e:	2203      	movs	r2, #3
 8005710:	4618      	mov	r0, r3
 8005712:	f000 fb07 	bl	8005d24 <modbus_send_exception>
				return;
 8005716:	e28b      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005718:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 800571c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005720:	4413      	add	r3, r2
 8005722:	b29b      	uxth	r3, r3
 8005724:	3b01      	subs	r3, #1
 8005726:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 800572a:	4b09      	ldr	r3, [pc, #36]	@ (8005750 <modbus_slave_handle_frame+0x6a0>)
 800572c:	881b      	ldrh	r3, [r3, #0]
 800572e:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8005732:	429a      	cmp	r2, r3
 8005734:	d30e      	bcc.n	8005754 <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005736:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800573a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800573e:	2202      	movs	r2, #2
 8005740:	4618      	mov	r0, r3
 8005742:	f000 faef 	bl	8005d24 <modbus_send_exception>
				return;
 8005746:	e273      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
 8005748:	200013b4 	.word	0x200013b4
 800574c:	20000dd0 	.word	0x20000dd0
 8005750:	20000f54 	.word	0x20000f54
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8005754:	4bb2      	ldr	r3, [pc, #712]	@ (8005a20 <modbus_slave_handle_frame+0x970>)
 8005756:	781a      	ldrb	r2, [r3, #0]
 8005758:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800575c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005760:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005762:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005766:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800576a:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800576e:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8005770:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005774:	b2db      	uxtb	r3, r3
 8005776:	005b      	lsls	r3, r3, #1
 8005778:	b2da      	uxtb	r2, r3
 800577a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800577e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005782:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005784:	2303      	movs	r3, #3
 8005786:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800578a:	2300      	movs	r3, #0
 800578c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005790:	e02f      	b.n	80057f2 <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8005792:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005796:	4618      	mov	r0, r3
 8005798:	f7fd fce8 	bl	800316c <io_input_reg_read>
 800579c:	4603      	mov	r3, r0
 800579e:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80057a2:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80057a6:	0a1b      	lsrs	r3, r3, #8
 80057a8:	b299      	uxth	r1, r3
 80057aa:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80057ae:	1c5a      	adds	r2, r3, #1
 80057b0:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80057b4:	461a      	mov	r2, r3
 80057b6:	b2c9      	uxtb	r1, r1
 80057b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057bc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80057c0:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80057c2:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80057cc:	461a      	mov	r2, r3
 80057ce:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80057d2:	b2d9      	uxtb	r1, r3
 80057d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057d8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80057dc:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80057de:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80057e2:	3301      	adds	r3, #1
 80057e4:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 80057e8:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80057ec:	3301      	adds	r3, #1
 80057ee:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80057f2:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80057f6:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80057fa:	429a      	cmp	r2, r3
 80057fc:	dbc9      	blt.n	8005792 <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 80057fe:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8005802:	f107 030c 	add.w	r3, r7, #12
 8005806:	4611      	mov	r1, r2
 8005808:	4618      	mov	r0, r3
 800580a:	f000 fa61 	bl	8005cd0 <modbus_send_response>
 800580e:	e20f      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8005810:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005814:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	3302      	adds	r3, #2
 800581c:	781b      	ldrb	r3, [r3, #0]
 800581e:	b21b      	sxth	r3, r3
 8005820:	021b      	lsls	r3, r3, #8
 8005822:	b21a      	sxth	r2, r3
 8005824:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005828:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	3303      	adds	r3, #3
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	b21b      	sxth	r3, r3
 8005834:	4313      	orrs	r3, r2
 8005836:	b21b      	sxth	r3, r3
 8005838:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 800583c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005840:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	3304      	adds	r3, #4
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	b21b      	sxth	r3, r3
 800584c:	021b      	lsls	r3, r3, #8
 800584e:	b21a      	sxth	r2, r3
 8005850:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005854:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	3305      	adds	r3, #5
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	b21b      	sxth	r3, r3
 8005860:	4313      	orrs	r3, r2
 8005862:	b21b      	sxth	r3, r3
 8005864:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005868:	4b6e      	ldr	r3, [pc, #440]	@ (8005a24 <modbus_slave_handle_frame+0x974>)
 800586a:	881b      	ldrh	r3, [r3, #0]
 800586c:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8005870:	429a      	cmp	r2, r3
 8005872:	d308      	bcc.n	8005886 <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005874:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005878:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800587c:	2202      	movs	r2, #2
 800587e:	4618      	mov	r0, r3
 8005880:	f000 fa50 	bl	8005d24 <modbus_send_exception>
				return;
 8005884:	e1d4      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8005886:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800588a:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 800588e:	bf0c      	ite	eq
 8005890:	2301      	moveq	r3, #1
 8005892:	2300      	movne	r3, #0
 8005894:	b2db      	uxtb	r3, r3
 8005896:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 800589a:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 800589e:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80058a2:	4611      	mov	r1, r2
 80058a4:	4618      	mov	r0, r3
 80058a6:	f7fd f83f 	bl	8002928 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80058aa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058ae:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058b2:	2106      	movs	r1, #6
 80058b4:	6818      	ldr	r0, [r3, #0]
 80058b6:	f000 fa0b 	bl	8005cd0 <modbus_send_response>
			break;
 80058ba:	e1b9      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 80058bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058c0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	3302      	adds	r3, #2
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	b21b      	sxth	r3, r3
 80058cc:	021b      	lsls	r3, r3, #8
 80058ce:	b21a      	sxth	r2, r3
 80058d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058d4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	3303      	adds	r3, #3
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	b21b      	sxth	r3, r3
 80058e0:	4313      	orrs	r3, r2
 80058e2:	b21b      	sxth	r3, r3
 80058e4:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80058e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	3304      	adds	r3, #4
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	b21b      	sxth	r3, r3
 80058f8:	021b      	lsls	r3, r3, #8
 80058fa:	b21a      	sxth	r2, r3
 80058fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005900:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	3305      	adds	r3, #5
 8005908:	781b      	ldrb	r3, [r3, #0]
 800590a:	b21b      	sxth	r3, r3
 800590c:	4313      	orrs	r3, r2
 800590e:	b21b      	sxth	r3, r3
 8005910:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8005914:	4b44      	ldr	r3, [pc, #272]	@ (8005a28 <modbus_slave_handle_frame+0x978>)
 8005916:	881b      	ldrh	r3, [r3, #0]
 8005918:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 800591c:	429a      	cmp	r2, r3
 800591e:	d308      	bcc.n	8005932 <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005920:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005924:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005928:	2202      	movs	r2, #2
 800592a:	4618      	mov	r0, r3
 800592c:	f000 f9fa 	bl	8005d24 <modbus_send_exception>
				return;
 8005930:	e17e      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8005932:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8005936:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 800593a:	4611      	mov	r1, r2
 800593c:	4618      	mov	r0, r3
 800593e:	f7fd f933 	bl	8002ba8 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005942:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005946:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800594a:	2106      	movs	r1, #6
 800594c:	6818      	ldr	r0, [r3, #0]
 800594e:	f000 f9bf 	bl	8005cd0 <modbus_send_response>
			break;
 8005952:	e16d      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005954:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005958:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	3302      	adds	r3, #2
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	b21b      	sxth	r3, r3
 8005964:	021b      	lsls	r3, r3, #8
 8005966:	b21a      	sxth	r2, r3
 8005968:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800596c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	3303      	adds	r3, #3
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	b21b      	sxth	r3, r3
 8005978:	4313      	orrs	r3, r2
 800597a:	b21b      	sxth	r3, r3
 800597c:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8005980:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005984:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	3304      	adds	r3, #4
 800598c:	781b      	ldrb	r3, [r3, #0]
 800598e:	b21b      	sxth	r3, r3
 8005990:	021b      	lsls	r3, r3, #8
 8005992:	b21a      	sxth	r2, r3
 8005994:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005998:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	3305      	adds	r3, #5
 80059a0:	781b      	ldrb	r3, [r3, #0]
 80059a2:	b21b      	sxth	r3, r3
 80059a4:	4313      	orrs	r3, r2
 80059a6:	b21b      	sxth	r3, r3
 80059a8:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 80059ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	799b      	ldrb	r3, [r3, #6]
 80059b8:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 80059bc:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80059c0:	3307      	adds	r3, #7
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	da00      	bge.n	80059c8 <modbus_slave_handle_frame+0x918>
 80059c6:	3307      	adds	r3, #7
 80059c8:	10db      	asrs	r3, r3, #3
 80059ca:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 80059ce:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80059d2:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80059d6:	4413      	add	r3, r2
 80059d8:	4a12      	ldr	r2, [pc, #72]	@ (8005a24 <modbus_slave_handle_frame+0x974>)
 80059da:	8812      	ldrh	r2, [r2, #0]
 80059dc:	4293      	cmp	r3, r2
 80059de:	dd08      	ble.n	80059f2 <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80059e0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80059e4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80059e8:	2202      	movs	r2, #2
 80059ea:	4618      	mov	r0, r3
 80059ec:	f000 f99a 	bl	8005d24 <modbus_send_exception>
				return;
 80059f0:	e11e      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 80059f2:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d008      	beq.n	8005a12 <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005a00:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005a04:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005a08:	2203      	movs	r2, #3
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f000 f98a 	bl	8005d24 <modbus_send_exception>
				return;
 8005a10:	e10e      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8005a12:	2307      	movs	r3, #7
 8005a14:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8005a18:	2300      	movs	r3, #0
 8005a1a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8005a1e:	e044      	b.n	8005aaa <modbus_slave_handle_frame+0x9fa>
 8005a20:	200013b4 	.word	0x200013b4
 8005a24:	20000c28 	.word	0x20000c28
 8005a28:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8005a2c:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8005a30:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005a34:	4413      	add	r3, r2
 8005a36:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8005a3a:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005a3e:	08db      	lsrs	r3, r3, #3
 8005a40:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8005a44:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005a48:	f003 0307 	and.w	r3, r3, #7
 8005a4c:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8005a50:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8005a54:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8005a58:	4413      	add	r3, r2
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a60:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4413      	add	r3, r2
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8005a70:	fa42 f303 	asr.w	r3, r2, r3
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	f003 0301 	and.w	r3, r3, #1
 8005a7a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8005a7e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	bf14      	ite	ne
 8005a86:	2301      	movne	r3, #1
 8005a88:	2300      	moveq	r3, #0
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8005a90:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8005a94:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8005a98:	4611      	mov	r1, r2
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f7fc ff44 	bl	8002928 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8005aa0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005aa4:	3301      	adds	r3, #1
 8005aa6:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8005aaa:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8005aae:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d3ba      	bcc.n	8005a2c <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005ab6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005aba:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005abe:	2106      	movs	r1, #6
 8005ac0:	6818      	ldr	r0, [r3, #0]
 8005ac2:	f000 f905 	bl	8005cd0 <modbus_send_response>
			break;
 8005ac6:	e0b3      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005ac8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005acc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	3302      	adds	r3, #2
 8005ad4:	781b      	ldrb	r3, [r3, #0]
 8005ad6:	b21b      	sxth	r3, r3
 8005ad8:	021b      	lsls	r3, r3, #8
 8005ada:	b21a      	sxth	r2, r3
 8005adc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ae0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	3303      	adds	r3, #3
 8005ae8:	781b      	ldrb	r3, [r3, #0]
 8005aea:	b21b      	sxth	r3, r3
 8005aec:	4313      	orrs	r3, r2
 8005aee:	b21b      	sxth	r3, r3
 8005af0:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005af4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005af8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	3304      	adds	r3, #4
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	b21b      	sxth	r3, r3
 8005b04:	021b      	lsls	r3, r3, #8
 8005b06:	b21a      	sxth	r2, r3
 8005b08:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b0c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	3305      	adds	r3, #5
 8005b14:	781b      	ldrb	r3, [r3, #0]
 8005b16:	b21b      	sxth	r3, r3
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	b21b      	sxth	r3, r3
 8005b1c:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8005b20:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b24:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	799b      	ldrb	r3, [r3, #6]
 8005b2c:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8005b30:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8005b34:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005b38:	4413      	add	r3, r2
 8005b3a:	4a3f      	ldr	r2, [pc, #252]	@ (8005c38 <modbus_slave_handle_frame+0xb88>)
 8005b3c:	8812      	ldrh	r2, [r2, #0]
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	dd08      	ble.n	8005b54 <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005b42:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005b46:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005b4a:	2202      	movs	r2, #2
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f000 f8e9 	bl	8005d24 <modbus_send_exception>
				return;
 8005b52:	e06d      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8005b54:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8005b58:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005b5c:	005b      	lsls	r3, r3, #1
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d008      	beq.n	8005b74 <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005b62:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005b66:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005b6a:	2203      	movs	r2, #3
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f000 f8d9 	bl	8005d24 <modbus_send_exception>
				return;
 8005b72:	e05d      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8005b74:	2307      	movs	r3, #7
 8005b76:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005b80:	e034      	b.n	8005bec <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8005b82:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8005b8c:	4413      	add	r3, r2
 8005b8e:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8005b92:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005b96:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005b9a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005b9e:	6812      	ldr	r2, [r2, #0]
 8005ba0:	4413      	add	r3, r2
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	b21b      	sxth	r3, r3
 8005ba6:	021b      	lsls	r3, r3, #8
 8005ba8:	b21a      	sxth	r2, r3
 8005baa:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005bae:	3301      	adds	r3, #1
 8005bb0:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005bb4:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8005bb8:	6809      	ldr	r1, [r1, #0]
 8005bba:	440b      	add	r3, r1
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	b21b      	sxth	r3, r3
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	b21b      	sxth	r3, r3
 8005bc4:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8005bc8:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8005bcc:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8005bd0:	4611      	mov	r1, r2
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f7fc ffe8 	bl	8002ba8 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8005bd8:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005bdc:	3302      	adds	r3, #2
 8005bde:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8005be2:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005be6:	3301      	adds	r3, #1
 8005be8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005bec:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005bf0:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	dbc4      	blt.n	8005b82 <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005bf8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bfc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005c00:	2106      	movs	r1, #6
 8005c02:	6818      	ldr	r0, [r3, #0]
 8005c04:	f000 f864 	bl	8005cd0 <modbus_send_response>
			break;
 8005c08:	e012      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8005c0a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c0e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005c12:	881a      	ldrh	r2, [r3, #0]
 8005c14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c18:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005c1c:	4611      	mov	r1, r2
 8005c1e:	6818      	ldr	r0, [r3, #0]
 8005c20:	f000 f8b4 	bl	8005d8c <modbus_vendor_handle_frame>
			break;
 8005c24:	e004      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 8005c26:	bf00      	nop
 8005c28:	e002      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 8005c2a:	bf00      	nop
 8005c2c:	e000      	b.n	8005c30 <modbus_slave_handle_frame+0xb80>
		return;
 8005c2e:	bf00      	nop
		}
	}
}
 8005c30:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	20000dd0 	.word	0x20000dd0

08005c3c <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8005c3c:	b480      	push	{r7}
 8005c3e:	af00      	add	r7, sp, #0
	return slave_address;
 8005c40:	4b03      	ldr	r3, [pc, #12]	@ (8005c50 <modbusGetSlaveAddress+0x14>)
 8005c42:	781b      	ldrb	r3, [r3, #0]
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	200013b4 	.word	0x200013b4

08005c54 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	460b      	mov	r3, r1
 8005c5e:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8005c60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005c64:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8005c66:	2300      	movs	r3, #0
 8005c68:	81bb      	strh	r3, [r7, #12]
 8005c6a:	e026      	b.n	8005cba <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8005c6c:	89bb      	ldrh	r3, [r7, #12]
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	4413      	add	r3, r2
 8005c72:	781b      	ldrb	r3, [r3, #0]
 8005c74:	461a      	mov	r2, r3
 8005c76:	89fb      	ldrh	r3, [r7, #14]
 8005c78:	4053      	eors	r3, r2
 8005c7a:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	72fb      	strb	r3, [r7, #11]
 8005c80:	e015      	b.n	8005cae <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8005c82:	89fb      	ldrh	r3, [r7, #14]
 8005c84:	f003 0301 	and.w	r3, r3, #1
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00a      	beq.n	8005ca2 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8005c8c:	89fb      	ldrh	r3, [r7, #14]
 8005c8e:	085b      	lsrs	r3, r3, #1
 8005c90:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8005c92:	89fb      	ldrh	r3, [r7, #14]
 8005c94:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8005c98:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8005c9c:	43db      	mvns	r3, r3
 8005c9e:	81fb      	strh	r3, [r7, #14]
 8005ca0:	e002      	b.n	8005ca8 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8005ca2:	89fb      	ldrh	r3, [r7, #14]
 8005ca4:	085b      	lsrs	r3, r3, #1
 8005ca6:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8005ca8:	7afb      	ldrb	r3, [r7, #11]
 8005caa:	3301      	adds	r3, #1
 8005cac:	72fb      	strb	r3, [r7, #11]
 8005cae:	7afb      	ldrb	r3, [r7, #11]
 8005cb0:	2b07      	cmp	r3, #7
 8005cb2:	d9e6      	bls.n	8005c82 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8005cb4:	89bb      	ldrh	r3, [r7, #12]
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	81bb      	strh	r3, [r7, #12]
 8005cba:	89ba      	ldrh	r2, [r7, #12]
 8005cbc:	887b      	ldrh	r3, [r7, #2]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d3d4      	bcc.n	8005c6c <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8005cc2:	89fb      	ldrh	r3, [r7, #14]
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3714      	adds	r7, #20
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	460b      	mov	r3, r1
 8005cda:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8005cdc:	887b      	ldrh	r3, [r7, #2]
 8005cde:	4619      	mov	r1, r3
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f7ff ffb7 	bl	8005c54 <modbus_crc16>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8005cea:	887b      	ldrh	r3, [r7, #2]
 8005cec:	1c5a      	adds	r2, r3, #1
 8005cee:	807a      	strh	r2, [r7, #2]
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4413      	add	r3, r2
 8005cf6:	89fa      	ldrh	r2, [r7, #14]
 8005cf8:	b2d2      	uxtb	r2, r2
 8005cfa:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8005cfc:	89fb      	ldrh	r3, [r7, #14]
 8005cfe:	0a1b      	lsrs	r3, r3, #8
 8005d00:	b29a      	uxth	r2, r3
 8005d02:	887b      	ldrh	r3, [r7, #2]
 8005d04:	1c59      	adds	r1, r3, #1
 8005d06:	8079      	strh	r1, [r7, #2]
 8005d08:	4619      	mov	r1, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	440b      	add	r3, r1
 8005d0e:	b2d2      	uxtb	r2, r2
 8005d10:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8005d12:	887b      	ldrh	r3, [r7, #2]
 8005d14:	4619      	mov	r1, r3
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f001 f924 	bl	8006f64 <RS485_Transmit>
}
 8005d1c:	bf00      	nop
 8005d1e:	3710      	adds	r7, #16
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	71fb      	strb	r3, [r7, #7]
 8005d2e:	460b      	mov	r3, r1
 8005d30:	71bb      	strb	r3, [r7, #6]
 8005d32:	4613      	mov	r3, r2
 8005d34:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8005d36:	79fb      	ldrb	r3, [r7, #7]
 8005d38:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8005d3a:	79bb      	ldrb	r3, [r7, #6]
 8005d3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8005d44:	797b      	ldrb	r3, [r7, #5]
 8005d46:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8005d48:	f107 0308 	add.w	r3, r7, #8
 8005d4c:	2103      	movs	r1, #3
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f7ff ff80 	bl	8005c54 <modbus_crc16>
 8005d54:	4603      	mov	r3, r0
 8005d56:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8005d58:	89fb      	ldrh	r3, [r7, #14]
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8005d5e:	89fb      	ldrh	r3, [r7, #14]
 8005d60:	0a1b      	lsrs	r3, r3, #8
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8005d68:	f107 0308 	add.w	r3, r7, #8
 8005d6c:	2105      	movs	r1, #5
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f001 f8f8 	bl	8006f64 <RS485_Transmit>
}
 8005d74:	bf00      	nop
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <get_ms>:



uint32_t get_ms(void) {
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8005d80:	f002 f9f8 	bl	8008174 <HAL_GetTick>
 8005d84:	4603      	mov	r3, r0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	bd80      	pop	{r7, pc}
	...

08005d8c <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b0f6      	sub	sp, #472	@ 0x1d8
 8005d90:	af02      	add	r7, sp, #8
 8005d92:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005d96:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005d9a:	6018      	str	r0, [r3, #0]
 8005d9c:	460a      	mov	r2, r1
 8005d9e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005da2:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8005da6:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8005da8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005dac:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	785b      	ldrb	r3, [r3, #1]
 8005db4:	f887 31ca 	strb.w	r3, [r7, #458]	@ 0x1ca
	uint8_t slave_address = modbusGetSlaveAddress();
 8005db8:	f7ff ff40 	bl	8005c3c <modbusGetSlaveAddress>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	f887 31c9 	strb.w	r3, [r7, #457]	@ 0x1c9

	switch (function) {
 8005dc2:	f897 31ca 	ldrb.w	r3, [r7, #458]	@ 0x1ca
 8005dc6:	3b65      	subs	r3, #101	@ 0x65
 8005dc8:	2b0c      	cmp	r3, #12
 8005dca:	f201 804c 	bhi.w	8006e66 <modbus_vendor_handle_frame+0x10da>
 8005dce:	a201      	add	r2, pc, #4	@ (adr r2, 8005dd4 <modbus_vendor_handle_frame+0x48>)
 8005dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd4:	08005e09 	.word	0x08005e09
 8005dd8:	08006193 	.word	0x08006193
 8005ddc:	08006201 	.word	0x08006201
 8005de0:	08006453 	.word	0x08006453
 8005de4:	08006513 	.word	0x08006513
 8005de8:	080065e1 	.word	0x080065e1
 8005dec:	08006767 	.word	0x08006767
 8005df0:	0800689f 	.word	0x0800689f
 8005df4:	080069a1 	.word	0x080069a1
 8005df8:	08006a4d 	.word	0x08006a4d
 8005dfc:	08006b45 	.word	0x08006b45
 8005e00:	08006c47 	.word	0x08006c47
 8005e04:	08006d49 	.word	0x08006d49
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8005e08:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e0c:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8005e10:	881b      	ldrh	r3, [r3, #0]
 8005e12:	2b16      	cmp	r3, #22
 8005e14:	d009      	beq.n	8005e2a <modbus_vendor_handle_frame+0x9e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005e16:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8005e1a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8005e1e:	2203      	movs	r2, #3
 8005e20:	4618      	mov	r0, r3
 8005e22:	f7ff ff7f 	bl	8005d24 <modbus_send_exception>
				return;
 8005e26:	f001 b827 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8005e2a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e2e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	789b      	ldrb	r3, [r3, #2]
 8005e36:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8005e3a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e3e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	3303      	adds	r3, #3
 8005e46:	781b      	ldrb	r3, [r3, #0]
 8005e48:	b21b      	sxth	r3, r3
 8005e4a:	021b      	lsls	r3, r3, #8
 8005e4c:	b21a      	sxth	r2, r3
 8005e4e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e52:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	3304      	adds	r3, #4
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	b21b      	sxth	r3, r3
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	b21b      	sxth	r3, r3
 8005e62:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			uint8_t op1Raw = frame[5];
 8005e66:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e6a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	795b      	ldrb	r3, [r3, #5]
 8005e72:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8005e76:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e7a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	3306      	adds	r3, #6
 8005e82:	781b      	ldrb	r3, [r3, #0]
 8005e84:	b21b      	sxth	r3, r3
 8005e86:	021b      	lsls	r3, r3, #8
 8005e88:	b21a      	sxth	r2, r3
 8005e8a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e8e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	3307      	adds	r3, #7
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	b21b      	sxth	r3, r3
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	b21b      	sxth	r3, r3
 8005e9e:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t input_type2Raw = frame[8];
 8005ea2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005ea6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	7a1b      	ldrb	r3, [r3, #8]
 8005eae:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8005eb2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005eb6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	3309      	adds	r3, #9
 8005ebe:	781b      	ldrb	r3, [r3, #0]
 8005ec0:	b21b      	sxth	r3, r3
 8005ec2:	021b      	lsls	r3, r3, #8
 8005ec4:	b21a      	sxth	r2, r3
 8005ec6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005eca:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	330a      	adds	r3, #10
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	b21b      	sxth	r3, r3
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	b21b      	sxth	r3, r3
 8005eda:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op2Raw = frame[11];
 8005ede:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005ee2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	7adb      	ldrb	r3, [r3, #11]
 8005eea:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8005eee:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005ef2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	330c      	adds	r3, #12
 8005efa:	781b      	ldrb	r3, [r3, #0]
 8005efc:	b21b      	sxth	r3, r3
 8005efe:	021b      	lsls	r3, r3, #8
 8005f00:	b21a      	sxth	r2, r3
 8005f02:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f06:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	330d      	adds	r3, #13
 8005f0e:	781b      	ldrb	r3, [r3, #0]
 8005f10:	b21b      	sxth	r3, r3
 8005f12:	4313      	orrs	r3, r2
 8005f14:	b21b      	sxth	r3, r3
 8005f16:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t joinRaw = frame[14];
 8005f1a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f1e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	7b9b      	ldrb	r3, [r3, #14]
 8005f26:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t output_typeRaw = frame[15];
 8005f2a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f2e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	7bdb      	ldrb	r3, [r3, #15]
 8005f36:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8005f3a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f3e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	3310      	adds	r3, #16
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	b21b      	sxth	r3, r3
 8005f4a:	021b      	lsls	r3, r3, #8
 8005f4c:	b21a      	sxth	r2, r3
 8005f4e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f52:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	3311      	adds	r3, #17
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	b21b      	sxth	r3, r3
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	b21b      	sxth	r3, r3
 8005f62:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8005f66:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f6a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	3312      	adds	r3, #18
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	b21b      	sxth	r3, r3
 8005f76:	021b      	lsls	r3, r3, #8
 8005f78:	b21a      	sxth	r2, r3
 8005f7a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f7e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	3313      	adds	r3, #19
 8005f86:	781b      	ldrb	r3, [r3, #0]
 8005f88:	b21b      	sxth	r3, r3
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	b21b      	sxth	r3, r3
 8005f8e:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8005f92:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d00b      	beq.n	8005fb2 <modbus_vendor_handle_frame+0x226>
 8005f9a:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8005f9e:	2b06      	cmp	r3, #6
 8005fa0:	d807      	bhi.n	8005fb2 <modbus_vendor_handle_frame+0x226>
 8005fa2:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d003      	beq.n	8005fb2 <modbus_vendor_handle_frame+0x226>
 8005faa:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8005fae:	2b06      	cmp	r3, #6
 8005fb0:	d909      	bls.n	8005fc6 <modbus_vendor_handle_frame+0x23a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005fb2:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8005fb6:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8005fba:	2203      	movs	r2, #3
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	f7ff feb1 	bl	8005d24 <modbus_send_exception>
				return;
 8005fc2:	f000 bf59 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8005fc6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d011      	beq.n	8005ff2 <modbus_vendor_handle_frame+0x266>
 8005fce:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d003      	beq.n	8005fde <modbus_vendor_handle_frame+0x252>
 8005fd6:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8005fda:	2b06      	cmp	r3, #6
 8005fdc:	d909      	bls.n	8005ff2 <modbus_vendor_handle_frame+0x266>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005fde:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8005fe2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8005fe6:	2203      	movs	r2, #3
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7ff fe9b 	bl	8005d24 <modbus_send_exception>
				return;
 8005fee:	f000 bf43 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8005ff2:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <modbus_vendor_handle_frame+0x276>
 8005ffa:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8005ffe:	2b06      	cmp	r3, #6
 8006000:	d909      	bls.n	8006016 <modbus_vendor_handle_frame+0x28a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006002:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006006:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800600a:	2203      	movs	r2, #3
 800600c:	4618      	mov	r0, r3
 800600e:	f7ff fe89 	bl	8005d24 <modbus_send_exception>
				return;
 8006012:	f000 bf31 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8006016:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800601a:	2b01      	cmp	r3, #1
 800601c:	d011      	beq.n	8006042 <modbus_vendor_handle_frame+0x2b6>
 800601e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006022:	2b00      	cmp	r3, #0
 8006024:	d003      	beq.n	800602e <modbus_vendor_handle_frame+0x2a2>
 8006026:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800602a:	2b06      	cmp	r3, #6
 800602c:	d909      	bls.n	8006042 <modbus_vendor_handle_frame+0x2b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800602e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006032:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006036:	2203      	movs	r2, #3
 8006038:	4618      	mov	r0, r3
 800603a:	f7ff fe73 	bl	8005d24 <modbus_send_exception>
				return;
 800603e:	f000 bf1b 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8006042:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006046:	2b00      	cmp	r3, #0
 8006048:	d003      	beq.n	8006052 <modbus_vendor_handle_frame+0x2c6>
 800604a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800604e:	2b03      	cmp	r3, #3
 8006050:	d909      	bls.n	8006066 <modbus_vendor_handle_frame+0x2da>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006052:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006056:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800605a:	2203      	movs	r2, #3
 800605c:	4618      	mov	r0, r3
 800605e:	f7ff fe61 	bl	8005d24 <modbus_send_exception>
				return;
 8006062:	f000 bf09 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8006066:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 800606a:	3b01      	subs	r3, #1
 800606c:	f887 3159 	strb.w	r3, [r7, #345]	@ 0x159
			RegisterType output_type = output_typeRaw - 1;
 8006070:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8006074:	3b01      	subs	r3, #1
 8006076:	f887 3158 	strb.w	r3, [r7, #344]	@ 0x158
			ComparisonOp op1 = op1Raw - 1;
 800607a:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 800607e:	3b01      	subs	r3, #1
 8006080:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			LogicJoin join = joinRaw - 1;
 8006084:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006088:	3b01      	subs	r3, #1
 800608a:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156

			RegisterType input_type2 = 0;
 800608e:	2300      	movs	r3, #0
 8006090:	f887 31cf 	strb.w	r3, [r7, #463]	@ 0x1cf
			ComparisonOp op2 = 0;
 8006094:	2300      	movs	r3, #0
 8006096:	f887 31ce 	strb.w	r3, [r7, #462]	@ 0x1ce
			if (joinRaw != 1) {
 800609a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d009      	beq.n	80060b6 <modbus_vendor_handle_frame+0x32a>
				input_type2 = input_type2Raw - 1;
 80060a2:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80060a6:	3b01      	subs	r3, #1
 80060a8:	f887 31cf 	strb.w	r3, [r7, #463]	@ 0x1cf
				op2 = op2Raw - 1;
 80060ac:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 80060b0:	3b01      	subs	r3, #1
 80060b2:	f887 31ce 	strb.w	r3, [r7, #462]	@ 0x1ce
			}


			LogicRule newRule = {
 80060b6:	f897 3159 	ldrb.w	r3, [r7, #345]	@ 0x159
 80060ba:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 80060be:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 80060c2:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 80060c6:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 80060ca:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 80060ce:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 80060d2:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 80060d6:	f897 31cf 	ldrb.w	r3, [r7, #463]	@ 0x1cf
 80060da:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 80060de:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80060e2:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 80060e6:	f897 31ce 	ldrb.w	r3, [r7, #462]	@ 0x1ce
 80060ea:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 80060ee:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 80060f2:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 80060f6:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 80060fa:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 80060fe:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
 8006102:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
 8006106:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800610a:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 800610e:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 8006112:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8006116:	2301      	movs	r3, #1
 8006118:	f887 31cd 	strb.w	r3, [r7, #461]	@ 0x1cd

			bool status = automation_add_rule(newRule);
 800611c:	466b      	mov	r3, sp
 800611e:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8006122:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006126:	6018      	str	r0, [r3, #0]
 8006128:	3304      	adds	r3, #4
 800612a:	8019      	strh	r1, [r3, #0]
 800612c:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8006130:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006132:	f7fb f86b 	bl	800120c <automation_add_rule>
 8006136:	4603      	mov	r3, r0
 8006138:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			if (status == false) {
 800613c:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8006140:	f083 0301 	eor.w	r3, r3, #1
 8006144:	b2db      	uxtb	r3, r3
 8006146:	2b00      	cmp	r3, #0
 8006148:	d002      	beq.n	8006150 <modbus_vendor_handle_frame+0x3c4>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 800614a:	2300      	movs	r3, #0
 800614c:	f887 31cd 	strb.w	r3, [r7, #461]	@ 0x1cd
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006150:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006154:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006158:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 800615c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 800615e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006162:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006166:	2265      	movs	r2, #101	@ 0x65
 8006168:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 800616a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800616e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006172:	f897 21cd 	ldrb.w	r2, [r7, #461]	@ 0x1cd
 8006176:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006178:	2303      	movs	r3, #3
 800617a:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			modbus_send_response(responseData, responseLen);
 800617e:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 8006182:	f107 030c 	add.w	r3, r7, #12
 8006186:	4611      	mov	r1, r2
 8006188:	4618      	mov	r0, r3
 800618a:	f7ff fda1 	bl	8005cd0 <modbus_send_response>
 800618e:	f000 be73 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 8006192:	f7fb f87b 	bl	800128c <automation_get_rule_count>
 8006196:	4603      	mov	r3, r0
 8006198:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			responseData[0] = slave_address; // the address of us
 800619c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80061a0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80061a4:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80061a8:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80061aa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80061ae:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80061b2:	2265      	movs	r2, #101	@ 0x65
 80061b4:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 80061b6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80061ba:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80061be:	2202      	movs	r2, #2
 80061c0:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 80061c2:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80061c6:	0a1b      	lsrs	r3, r3, #8
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	b2da      	uxtb	r2, r3
 80061cc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80061d0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80061d4:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 80061d6:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80061da:	b2da      	uxtb	r2, r3
 80061dc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80061e0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80061e4:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80061e6:	2305      	movs	r3, #5
 80061e8:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 80061ec:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80061f0:	f107 030c 	add.w	r3, r7, #12
 80061f4:	4611      	mov	r1, r2
 80061f6:	4618      	mov	r0, r3
 80061f8:	f7ff fd6a 	bl	8005cd0 <modbus_send_response>
			break;
 80061fc:	f000 be3c 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006200:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006204:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006208:	881b      	ldrh	r3, [r3, #0]
 800620a:	2b06      	cmp	r3, #6
 800620c:	d009      	beq.n	8006222 <modbus_vendor_handle_frame+0x496>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800620e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006212:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006216:	2203      	movs	r2, #3
 8006218:	4618      	mov	r0, r3
 800621a:	f7ff fd83 	bl	8005d24 <modbus_send_exception>
				return;
 800621e:	f000 be2b 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006222:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006226:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	3302      	adds	r3, #2
 800622e:	781b      	ldrb	r3, [r3, #0]
 8006230:	b21b      	sxth	r3, r3
 8006232:	021b      	lsls	r3, r3, #8
 8006234:	b21a      	sxth	r2, r3
 8006236:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800623a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	3303      	adds	r3, #3
 8006242:	781b      	ldrb	r3, [r3, #0]
 8006244:	b21b      	sxth	r3, r3
 8006246:	4313      	orrs	r3, r2
 8006248:	b21b      	sxth	r3, r3
 800624a:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 800624e:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 8006252:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 8006256:	4611      	mov	r1, r2
 8006258:	4618      	mov	r0, r3
 800625a:	f7fb f823 	bl	80012a4 <automation_get_rule>
 800625e:	4603      	mov	r3, r0
 8006260:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
			if (status == false) {
 8006264:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 8006268:	f083 0301 	eor.w	r3, r3, #1
 800626c:	b2db      	uxtb	r3, r3
 800626e:	2b00      	cmp	r3, #0
 8006270:	d009      	beq.n	8006286 <modbus_vendor_handle_frame+0x4fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006272:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006276:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800627a:	2204      	movs	r2, #4
 800627c:	4618      	mov	r0, r3
 800627e:	f7ff fd51 	bl	8005d24 <modbus_send_exception>
				return;
 8006282:	f000 bdf9 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8006286:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 800628a:	3301      	adds	r3, #1
 800628c:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8006290:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8006294:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8006298:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 800629c:	3301      	adds	r3, #1
 800629e:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 80062a2:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 80062a6:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 80062aa:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 80062ae:	3301      	adds	r3, #1
 80062b0:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 80062b4:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 80062b8:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 80062bc:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 80062c0:	3301      	adds	r3, #1
 80062c2:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 80062c6:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80062ca:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 80062ce:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 80062d2:	3301      	adds	r3, #1
 80062d4:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 80062d8:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 80062dc:	3301      	adds	r3, #1
 80062de:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
			uint16_t output_reg = (uint16_t)rule.output_reg;
 80062e2:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 80062e6:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint16_t output_value = (uint16_t)rule.output_value;
 80062ea:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 80062ee:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 80062f2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80062f6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80062fa:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80062fe:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8006300:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006304:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006308:	2267      	movs	r2, #103	@ 0x67
 800630a:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 800630c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006310:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006314:	f897 218a 	ldrb.w	r2, [r7, #394]	@ 0x18a
 8006318:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 800631a:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 800631e:	0a1b      	lsrs	r3, r3, #8
 8006320:	b29b      	uxth	r3, r3
 8006322:	b2da      	uxtb	r2, r3
 8006324:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006328:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800632c:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 800632e:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006332:	b2da      	uxtb	r2, r3
 8006334:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006338:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800633c:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 800633e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006342:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006346:	f897 2187 	ldrb.w	r2, [r7, #391]	@ 0x187
 800634a:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 800634c:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8006350:	0a1b      	lsrs	r3, r3, #8
 8006352:	b29b      	uxth	r3, r3
 8006354:	b2da      	uxtb	r2, r3
 8006356:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800635a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800635e:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8006360:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8006364:	b2da      	uxtb	r2, r3
 8006366:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800636a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800636e:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8006370:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006374:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006378:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 800637c:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 800637e:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8006382:	0a1b      	lsrs	r3, r3, #8
 8006384:	b29b      	uxth	r3, r3
 8006386:	b2da      	uxtb	r2, r3
 8006388:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800638c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006390:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8006392:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8006396:	b2da      	uxtb	r2, r3
 8006398:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800639c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063a0:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 80063a2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063a6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063aa:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 80063ae:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 80063b0:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80063b4:	0a1b      	lsrs	r3, r3, #8
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	b2da      	uxtb	r2, r3
 80063ba:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063be:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063c2:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 80063c4:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80063c8:	b2da      	uxtb	r2, r3
 80063ca:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063ce:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063d2:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 80063d4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063d8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063dc:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80063e0:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 80063e2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063e6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063ea:	f897 217a 	ldrb.w	r2, [r7, #378]	@ 0x17a
 80063ee:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 80063f0:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 80063f4:	0a1b      	lsrs	r3, r3, #8
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	b2da      	uxtb	r2, r3
 80063fa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063fe:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006402:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8006404:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006408:	b2da      	uxtb	r2, r3
 800640a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800640e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006412:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8006414:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006418:	0a1b      	lsrs	r3, r3, #8
 800641a:	b29b      	uxth	r3, r3
 800641c:	b2da      	uxtb	r2, r3
 800641e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006422:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006426:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8006428:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 800642c:	b2da      	uxtb	r2, r3
 800642e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006432:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006436:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8006438:	2314      	movs	r3, #20
 800643a:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			modbus_send_response(responseData, responseLen);
 800643e:	f8b7 2174 	ldrh.w	r2, [r7, #372]	@ 0x174
 8006442:	f107 030c 	add.w	r3, r7, #12
 8006446:	4611      	mov	r1, r2
 8006448:	4618      	mov	r0, r3
 800644a:	f7ff fc41 	bl	8005cd0 <modbus_send_response>
 800644e:	f000 bd13 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006452:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006456:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 800645a:	881b      	ldrh	r3, [r3, #0]
 800645c:	2b06      	cmp	r3, #6
 800645e:	d009      	beq.n	8006474 <modbus_vendor_handle_frame+0x6e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006460:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006464:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006468:	2203      	movs	r2, #3
 800646a:	4618      	mov	r0, r3
 800646c:	f7ff fc5a 	bl	8005d24 <modbus_send_exception>
				return;
 8006470:	f000 bd02 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006474:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006478:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	3302      	adds	r3, #2
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	b21b      	sxth	r3, r3
 8006484:	021b      	lsls	r3, r3, #8
 8006486:	b21a      	sxth	r2, r3
 8006488:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800648c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	3303      	adds	r3, #3
 8006494:	781b      	ldrb	r3, [r3, #0]
 8006496:	b21b      	sxth	r3, r3
 8006498:	4313      	orrs	r3, r2
 800649a:	b21b      	sxth	r3, r3
 800649c:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			bool status = automation_delete_rule(ruleIndex);
 80064a0:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7fa ff29 	bl	80012fc <automation_delete_rule>
 80064aa:	4603      	mov	r3, r0
 80064ac:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			if (status == false) {
 80064b0:	f897 3191 	ldrb.w	r3, [r7, #401]	@ 0x191
 80064b4:	f083 0301 	eor.w	r3, r3, #1
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d009      	beq.n	80064d2 <modbus_vendor_handle_frame+0x746>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80064be:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80064c2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80064c6:	2204      	movs	r2, #4
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7ff fc2b 	bl	8005d24 <modbus_send_exception>
				return;
 80064ce:	f000 bcd3 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80064d2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80064d6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80064da:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80064de:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 80064e0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80064e4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80064e8:	2268      	movs	r2, #104	@ 0x68
 80064ea:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 80064ec:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80064f0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80064f4:	2201      	movs	r2, #1
 80064f6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80064f8:	2303      	movs	r3, #3
 80064fa:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			modbus_send_response(responseData, responseLen);
 80064fe:	f8b7 218e 	ldrh.w	r2, [r7, #398]	@ 0x18e
 8006502:	f107 030c 	add.w	r3, r7, #12
 8006506:	4611      	mov	r1, r2
 8006508:	4618      	mov	r0, r3
 800650a:	f7ff fbe1 	bl	8005cd0 <modbus_send_response>
 800650e:	f000 bcb3 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006512:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006516:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 800651a:	881b      	ldrh	r3, [r3, #0]
 800651c:	2b06      	cmp	r3, #6
 800651e:	d009      	beq.n	8006534 <modbus_vendor_handle_frame+0x7a8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006520:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006524:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006528:	2203      	movs	r2, #3
 800652a:	4618      	mov	r0, r3
 800652c:	f7ff fbfa 	bl	8005d24 <modbus_send_exception>
				return;
 8006530:	f000 bca2 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8006534:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006538:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	3302      	adds	r3, #2
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d008      	beq.n	8006558 <modbus_vendor_handle_frame+0x7cc>
 8006546:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800654a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	3302      	adds	r3, #2
 8006552:	781b      	ldrb	r3, [r3, #0]
 8006554:	2b02      	cmp	r3, #2
 8006556:	d909      	bls.n	800656c <modbus_vendor_handle_frame+0x7e0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006558:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800655c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006560:	2203      	movs	r2, #3
 8006562:	4618      	mov	r0, r3
 8006564:	f7ff fbde 	bl	8005d24 <modbus_send_exception>
				return;
 8006568:	f000 bc86 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 800656c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006570:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	3302      	adds	r3, #2
 8006578:	781b      	ldrb	r3, [r3, #0]
 800657a:	3b01      	subs	r3, #1
 800657c:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			bool status = io_virtual_add(registerType);
 8006580:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8006584:	4618      	mov	r0, r3
 8006586:	f7fd f90b 	bl	80037a0 <io_virtual_add>
 800658a:	4603      	mov	r3, r0
 800658c:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
			if (status == false) {
 8006590:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 8006594:	f083 0301 	eor.w	r3, r3, #1
 8006598:	b2db      	uxtb	r3, r3
 800659a:	2b00      	cmp	r3, #0
 800659c:	d009      	beq.n	80065b2 <modbus_vendor_handle_frame+0x826>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800659e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80065a2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80065a6:	2204      	movs	r2, #4
 80065a8:	4618      	mov	r0, r3
 80065aa:	f7ff fbbb 	bl	8005d24 <modbus_send_exception>
				return;
 80065ae:	f000 bc63 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 80065b2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80065b6:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 80065ba:	2369      	movs	r3, #105	@ 0x69
 80065bc:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
			responseData[2] = 0x01; // status
 80065c0:	2301      	movs	r3, #1
 80065c2:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

			uint16_t responseLen = 3;
 80065c6:	2303      	movs	r3, #3
 80065c8:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 80065cc:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 80065d0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80065d4:	4611      	mov	r1, r2
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7ff fb7a 	bl	8005cd0 <modbus_send_response>
 80065dc:	f000 bc4c 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 80065e0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065e4:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 80065e8:	881b      	ldrh	r3, [r3, #0]
 80065ea:	2b07      	cmp	r3, #7
 80065ec:	d009      	beq.n	8006602 <modbus_vendor_handle_frame+0x876>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80065ee:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80065f2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80065f6:	2203      	movs	r2, #3
 80065f8:	4618      	mov	r0, r3
 80065fa:	f7ff fb93 	bl	8005d24 <modbus_send_exception>
				return;
 80065fe:	f000 bc3b 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006602:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006606:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3302      	adds	r3, #2
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d008      	beq.n	8006626 <modbus_vendor_handle_frame+0x89a>
 8006614:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006618:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	3302      	adds	r3, #2
 8006620:	781b      	ldrb	r3, [r3, #0]
 8006622:	2b02      	cmp	r3, #2
 8006624:	d909      	bls.n	800663a <modbus_vendor_handle_frame+0x8ae>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006626:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800662a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800662e:	2203      	movs	r2, #3
 8006630:	4618      	mov	r0, r3
 8006632:	f7ff fb77 	bl	8005d24 <modbus_send_exception>
				return;
 8006636:	f000 bc1f 	b.w	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 800663a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800663e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	3302      	adds	r3, #2
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	3b01      	subs	r3, #1
 800664a:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 800664e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006652:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	3303      	adds	r3, #3
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	b21b      	sxth	r3, r3
 800665e:	021b      	lsls	r3, r3, #8
 8006660:	b21a      	sxth	r2, r3
 8006662:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006666:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	3304      	adds	r3, #4
 800666e:	781b      	ldrb	r3, [r3, #0]
 8006670:	b21b      	sxth	r3, r3
 8006672:	4313      	orrs	r3, r2
 8006674:	b21b      	sxth	r3, r3
 8006676:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 800667a:	f507 728f 	add.w	r2, r7, #286	@ 0x11e
 800667e:	f8b7 119c 	ldrh.w	r1, [r7, #412]	@ 0x19c
 8006682:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006686:	4618      	mov	r0, r3
 8006688:	f7fd f8fe 	bl	8003888 <io_virtual_read>
 800668c:	4603      	mov	r3, r0
 800668e:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 8006692:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8006696:	f083 0301 	eor.w	r3, r3, #1
 800669a:	b2db      	uxtb	r3, r3
 800669c:	2b00      	cmp	r3, #0
 800669e:	d008      	beq.n	80066b2 <modbus_vendor_handle_frame+0x926>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80066a0:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80066a4:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80066a8:	2204      	movs	r2, #4
 80066aa:	4618      	mov	r0, r3
 80066ac:	f7ff fb3a 	bl	8005d24 <modbus_send_exception>
				return;
 80066b0:	e3e2      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 80066b2:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d002      	beq.n	80066c0 <modbus_vendor_handle_frame+0x934>
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d004      	beq.n	80066c8 <modbus_vendor_handle_frame+0x93c>
 80066be:	e007      	b.n	80066d0 <modbus_vendor_handle_frame+0x944>
				case VIR_COIL:
					byteCount = 1;
 80066c0:	2301      	movs	r3, #1
 80066c2:	f887 31cc 	strb.w	r3, [r7, #460]	@ 0x1cc
					break;
 80066c6:	e003      	b.n	80066d0 <modbus_vendor_handle_frame+0x944>
				case VIR_HOLDING:
					byteCount = 2;
 80066c8:	2302      	movs	r3, #2
 80066ca:	f887 31cc 	strb.w	r3, [r7, #460]	@ 0x1cc
					break;
 80066ce:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80066d0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066d4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80066d8:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80066dc:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 80066de:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066e2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80066e6:	226a      	movs	r2, #106	@ 0x6a
 80066e8:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 80066ea:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066ee:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80066f2:	f897 21cc 	ldrb.w	r2, [r7, #460]	@ 0x1cc
 80066f6:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 80066f8:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d002      	beq.n	8006706 <modbus_vendor_handle_frame+0x97a>
 8006700:	2b01      	cmp	r3, #1
 8006702:	d00e      	beq.n	8006722 <modbus_vendor_handle_frame+0x996>
 8006704:	e020      	b.n	8006748 <modbus_vendor_handle_frame+0x9bc>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 8006706:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800670a:	2b00      	cmp	r3, #0
 800670c:	bf14      	ite	ne
 800670e:	2301      	movne	r3, #1
 8006710:	2300      	moveq	r3, #0
 8006712:	b2db      	uxtb	r3, r3
 8006714:	461a      	mov	r2, r3
 8006716:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800671a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800671e:	70da      	strb	r2, [r3, #3]
					break;
 8006720:	e012      	b.n	8006748 <modbus_vendor_handle_frame+0x9bc>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8006722:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006726:	0a1b      	lsrs	r3, r3, #8
 8006728:	b29b      	uxth	r3, r3
 800672a:	b2da      	uxtb	r2, r3
 800672c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006730:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006734:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8006736:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800673a:	b2da      	uxtb	r2, r3
 800673c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006740:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006744:	711a      	strb	r2, [r3, #4]
					break;
 8006746:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8006748:	f897 31cc 	ldrb.w	r3, [r7, #460]	@ 0x1cc
 800674c:	b29b      	uxth	r3, r3
 800674e:	3303      	adds	r3, #3
 8006750:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 8006754:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 8006758:	f107 030c 	add.w	r3, r7, #12
 800675c:	4611      	mov	r1, r2
 800675e:	4618      	mov	r0, r3
 8006760:	f7ff fab6 	bl	8005cd0 <modbus_send_response>
 8006764:	e388      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 8006766:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800676a:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 800676e:	881b      	ldrh	r3, [r3, #0]
 8006770:	2b09      	cmp	r3, #9
 8006772:	d008      	beq.n	8006786 <modbus_vendor_handle_frame+0x9fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006774:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006778:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800677c:	2203      	movs	r2, #3
 800677e:	4618      	mov	r0, r3
 8006780:	f7ff fad0 	bl	8005d24 <modbus_send_exception>
				return;
 8006784:	e378      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006786:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800678a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3302      	adds	r3, #2
 8006792:	781b      	ldrb	r3, [r3, #0]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d008      	beq.n	80067aa <modbus_vendor_handle_frame+0xa1e>
 8006798:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800679c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	3302      	adds	r3, #2
 80067a4:	781b      	ldrb	r3, [r3, #0]
 80067a6:	2b02      	cmp	r3, #2
 80067a8:	d908      	bls.n	80067bc <modbus_vendor_handle_frame+0xa30>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80067aa:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80067ae:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80067b2:	2203      	movs	r2, #3
 80067b4:	4618      	mov	r0, r3
 80067b6:	f7ff fab5 	bl	8005d24 <modbus_send_exception>
				return;
 80067ba:	e35d      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80067bc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067c0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	3302      	adds	r3, #2
 80067c8:	781b      	ldrb	r3, [r3, #0]
 80067ca:	3b01      	subs	r3, #1
 80067cc:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 80067d0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067d4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	3303      	adds	r3, #3
 80067dc:	781b      	ldrb	r3, [r3, #0]
 80067de:	b21b      	sxth	r3, r3
 80067e0:	021b      	lsls	r3, r3, #8
 80067e2:	b21a      	sxth	r2, r3
 80067e4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067e8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	3304      	adds	r3, #4
 80067f0:	781b      	ldrb	r3, [r3, #0]
 80067f2:	b21b      	sxth	r3, r3
 80067f4:	4313      	orrs	r3, r2
 80067f6:	b21b      	sxth	r3, r3
 80067f8:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
			uint16_t value = (frame[5] << 8) | frame[6];
 80067fc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006800:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	3305      	adds	r3, #5
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	b21b      	sxth	r3, r3
 800680c:	021b      	lsls	r3, r3, #8
 800680e:	b21a      	sxth	r2, r3
 8006810:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006814:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	3306      	adds	r3, #6
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	b21b      	sxth	r3, r3
 8006820:	4313      	orrs	r3, r2
 8006822:	b21b      	sxth	r3, r3
 8006824:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4


			bool status = io_virtual_write(registerType, address, value);
 8006828:	f8b7 21a4 	ldrh.w	r2, [r7, #420]	@ 0x1a4
 800682c:	f8b7 11a6 	ldrh.w	r1, [r7, #422]	@ 0x1a6
 8006830:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 8006834:	4618      	mov	r0, r3
 8006836:	f7fd f867 	bl	8003908 <io_virtual_write>
 800683a:	4603      	mov	r3, r0
 800683c:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
			if (status == false) {
 8006840:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8006844:	f083 0301 	eor.w	r3, r3, #1
 8006848:	b2db      	uxtb	r3, r3
 800684a:	2b00      	cmp	r3, #0
 800684c:	d008      	beq.n	8006860 <modbus_vendor_handle_frame+0xad4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800684e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006852:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006856:	2204      	movs	r2, #4
 8006858:	4618      	mov	r0, r3
 800685a:	f7ff fa63 	bl	8005d24 <modbus_send_exception>
				return;
 800685e:	e30b      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 8006860:	2303      	movs	r3, #3
 8006862:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006866:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800686a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800686e:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006872:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 8006874:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006878:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800687c:	226b      	movs	r2, #107	@ 0x6b
 800687e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 8006880:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006884:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006888:	2201      	movs	r2, #1
 800688a:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 800688c:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 8006890:	f107 030c 	add.w	r3, r7, #12
 8006894:	4611      	mov	r1, r2
 8006896:	4618      	mov	r0, r3
 8006898:	f7ff fa1a 	bl	8005cd0 <modbus_send_response>
 800689c:	e2ec      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 800689e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068a2:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 80068a6:	881b      	ldrh	r3, [r3, #0]
 80068a8:	2b06      	cmp	r3, #6
 80068aa:	d008      	beq.n	80068be <modbus_vendor_handle_frame+0xb32>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80068ac:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80068b0:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80068b4:	2203      	movs	r2, #3
 80068b6:	4618      	mov	r0, r3
 80068b8:	f7ff fa34 	bl	8005d24 <modbus_send_exception>
				return;
 80068bc:	e2dc      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80068be:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068c2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	3302      	adds	r3, #2
 80068ca:	781b      	ldrb	r3, [r3, #0]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d008      	beq.n	80068e2 <modbus_vendor_handle_frame+0xb56>
 80068d0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068d4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	3302      	adds	r3, #2
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d908      	bls.n	80068f4 <modbus_vendor_handle_frame+0xb68>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80068e2:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80068e6:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80068ea:	2203      	movs	r2, #3
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7ff fa19 	bl	8005d24 <modbus_send_exception>
				return;
 80068f2:	e2c1      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80068f4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068f8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	3302      	adds	r3, #2
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	3b01      	subs	r3, #1
 8006904:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 8006908:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 800690c:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8006910:	4611      	mov	r1, r2
 8006912:	4618      	mov	r0, r3
 8006914:	f7fc ff90 	bl	8003838 <io_virtual_get_count>
 8006918:	4603      	mov	r3, r0
 800691a:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
			if (status == false) {
 800691e:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 8006922:	f083 0301 	eor.w	r3, r3, #1
 8006926:	b2db      	uxtb	r3, r3
 8006928:	2b00      	cmp	r3, #0
 800692a:	d008      	beq.n	800693e <modbus_vendor_handle_frame+0xbb2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800692c:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006930:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006934:	2204      	movs	r2, #4
 8006936:	4618      	mov	r0, r3
 8006938:	f7ff f9f4 	bl	8005d24 <modbus_send_exception>
				return;
 800693c:	e29c      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800693e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006942:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006946:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 800694a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 800694c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006950:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006954:	226c      	movs	r2, #108	@ 0x6c
 8006956:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 8006958:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800695c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006960:	2202      	movs	r2, #2
 8006962:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 8006964:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8006968:	0a1b      	lsrs	r3, r3, #8
 800696a:	b29b      	uxth	r3, r3
 800696c:	b2da      	uxtb	r2, r3
 800696e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006972:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006976:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 8006978:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800697c:	b2da      	uxtb	r2, r3
 800697e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006982:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006986:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8006988:	2305      	movs	r3, #5
 800698a:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 800698e:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 8006992:	f107 030c 	add.w	r3, r7, #12
 8006996:	4611      	mov	r1, r2
 8006998:	4618      	mov	r0, r3
 800699a:	f7ff f999 	bl	8005cd0 <modbus_send_response>
 800699e:	e26b      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 80069a0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069a4:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 80069a8:	881b      	ldrh	r3, [r3, #0]
 80069aa:	2b06      	cmp	r3, #6
 80069ac:	d008      	beq.n	80069c0 <modbus_vendor_handle_frame+0xc34>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80069ae:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80069b2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80069b6:	2203      	movs	r2, #3
 80069b8:	4618      	mov	r0, r3
 80069ba:	f7ff f9b3 	bl	8005d24 <modbus_send_exception>
				return;
 80069be:	e25b      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 80069c0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069c4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	3302      	adds	r3, #2
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d108      	bne.n	80069e4 <modbus_vendor_handle_frame+0xc58>
 80069d2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069d6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	3303      	adds	r3, #3
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d008      	beq.n	80069f6 <modbus_vendor_handle_frame+0xc6a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80069e4:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80069e8:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80069ec:	2203      	movs	r2, #3
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff f998 	bl	8005d24 <modbus_send_exception>
				return;
 80069f4:	e240      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}


			bool status = io_virtual_clear();
 80069f6:	f7fd f989 	bl	8003d0c <io_virtual_clear>
 80069fa:	4603      	mov	r3, r0
 80069fc:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status == false) {
 8006a00:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8006a04:	f083 0301 	eor.w	r3, r3, #1
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d008      	beq.n	8006a20 <modbus_vendor_handle_frame+0xc94>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006a0e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006a12:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006a16:	2204      	movs	r2, #4
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f7ff f983 	bl	8005d24 <modbus_send_exception>
				return;
 8006a1e:	e22b      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006a20:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006a24:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8006a28:	236d      	movs	r3, #109	@ 0x6d
 8006a2a:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 8006a2e:	2301      	movs	r3, #1
 8006a30:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 8006a34:	2303      	movs	r3, #3
 8006a36:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 8006a3a:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8006a3e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8006a42:	4611      	mov	r1, r2
 8006a44:	4618      	mov	r0, r3
 8006a46:	f7ff f943 	bl	8005cd0 <modbus_send_response>
 8006a4a:	e215      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 8006a4c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a50:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006a54:	881b      	ldrh	r3, [r3, #0]
 8006a56:	2b0b      	cmp	r3, #11
 8006a58:	d008      	beq.n	8006a6c <modbus_vendor_handle_frame+0xce0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006a5a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006a5e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006a62:	2203      	movs	r2, #3
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7ff f95d 	bl	8005d24 <modbus_send_exception>
				return;
 8006a6a:	e205      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 8006a6c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a70:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	789b      	ldrb	r3, [r3, #2]
 8006a78:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.minutes		= frame[3];
 8006a7c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a80:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	78db      	ldrb	r3, [r3, #3]
 8006a88:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.hours		= frame[4];
 8006a8c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a90:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	791b      	ldrb	r3, [r3, #4]
 8006a98:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
			setTime.day_of_week	= frame[5];
 8006a9c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006aa0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	795b      	ldrb	r3, [r3, #5]
 8006aa8:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			setTime.day			= frame[6];
 8006aac:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ab0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	799b      	ldrb	r3, [r3, #6]
 8006ab8:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			setTime.month		= frame[7];
 8006abc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ac0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	79db      	ldrb	r3, [r3, #7]
 8006ac8:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			setTime.year		= frame[8];
 8006acc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ad0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	7a1b      	ldrb	r3, [r3, #8]
 8006ad8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8006adc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f000 fcad 	bl	8007440 <DS3231_SetTime>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			if (status != HAL_OK) {
 8006aec:	f897 31b5 	ldrb.w	r3, [r7, #437]	@ 0x1b5
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d008      	beq.n	8006b06 <modbus_vendor_handle_frame+0xd7a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006af4:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006af8:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006afc:	2204      	movs	r2, #4
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7ff f910 	bl	8005d24 <modbus_send_exception>
				return;
 8006b04:	e1b8      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006b06:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b0a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006b0e:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006b12:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8006b14:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b18:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006b1c:	226e      	movs	r2, #110	@ 0x6e
 8006b1e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006b20:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b24:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006b28:	2201      	movs	r2, #1
 8006b2a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006b2c:	2303      	movs	r3, #3
 8006b2e:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2

			modbus_send_response(responseData, responseLen);
 8006b32:	f8b7 21b2 	ldrh.w	r2, [r7, #434]	@ 0x1b2
 8006b36:	f107 030c 	add.w	r3, r7, #12
 8006b3a:	4611      	mov	r1, r2
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f7ff f8c7 	bl	8005cd0 <modbus_send_response>
 8006b42:	e199      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006b44:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b48:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	3302      	adds	r3, #2
 8006b50:	781b      	ldrb	r3, [r3, #0]
 8006b52:	b21b      	sxth	r3, r3
 8006b54:	021b      	lsls	r3, r3, #8
 8006b56:	b21a      	sxth	r2, r3
 8006b58:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b5c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	3303      	adds	r3, #3
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	b21b      	sxth	r3, r3
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	b21b      	sxth	r3, r3
 8006b6c:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 8006b70:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b74:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	3304      	adds	r3, #4
 8006b7c:	781b      	ldrb	r3, [r3, #0]
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	f887 31b9 	strb.w	r3, [r7, #441]	@ 0x1b9

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8006b84:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b88:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006b8c:	881b      	ldrh	r3, [r3, #0]
 8006b8e:	2b07      	cmp	r3, #7
 8006b90:	d008      	beq.n	8006ba4 <modbus_vendor_handle_frame+0xe18>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006b92:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006b96:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006b9a:	2203      	movs	r2, #3
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7ff f8c1 	bl	8005d24 <modbus_send_exception>
				return;
 8006ba2:	e169      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8006ba4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ba8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3304      	adds	r3, #4
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d008      	beq.n	8006bc8 <modbus_vendor_handle_frame+0xe3c>
 8006bb6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006bba:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	3304      	adds	r3, #4
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	2b02      	cmp	r3, #2
 8006bc6:	d908      	bls.n	8006bda <modbus_vendor_handle_frame+0xe4e>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006bc8:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006bcc:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006bd0:	2203      	movs	r2, #3
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7ff f8a6 	bl	8005d24 <modbus_send_exception>
			    return;
 8006bd8:	e14e      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 8006bda:	f897 21b9 	ldrb.w	r2, [r7, #441]	@ 0x1b9
 8006bde:	f8b7 31ba 	ldrh.w	r3, [r7, #442]	@ 0x1ba
 8006be2:	4611      	mov	r1, r2
 8006be4:	4618      	mov	r0, r3
 8006be6:	f7fc f867 	bl	8002cb8 <io_holding_reg_set_mode>
 8006bea:	4603      	mov	r3, r0
 8006bec:	f083 0301 	eor.w	r3, r3, #1
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d008      	beq.n	8006c08 <modbus_vendor_handle_frame+0xe7c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006bf6:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006bfa:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006bfe:	2204      	movs	r2, #4
 8006c00:	4618      	mov	r0, r3
 8006c02:	f7ff f88f 	bl	8005d24 <modbus_send_exception>
				return;
 8006c06:	e137      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006c08:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c0c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006c10:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006c14:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 8006c16:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c1a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006c1e:	226f      	movs	r2, #111	@ 0x6f
 8006c20:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006c22:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c26:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	f8a7 31b6 	strh.w	r3, [r7, #438]	@ 0x1b6

			modbus_send_response(responseData, responseLen);
 8006c34:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 8006c38:	f107 030c 	add.w	r3, r7, #12
 8006c3c:	4611      	mov	r1, r2
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7ff f846 	bl	8005cd0 <modbus_send_response>
 8006c44:	e118      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006c46:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c4a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	3302      	adds	r3, #2
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	b21b      	sxth	r3, r3
 8006c56:	021b      	lsls	r3, r3, #8
 8006c58:	b21a      	sxth	r2, r3
 8006c5a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c5e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	3303      	adds	r3, #3
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	b21b      	sxth	r3, r3
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	b21b      	sxth	r3, r3
 8006c6e:	f8a7 31c0 	strh.w	r3, [r7, #448]	@ 0x1c0
			IO_Input_Reg_Mode mode = frame[4] - 1;
 8006c72:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c76:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	3304      	adds	r3, #4
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	3b01      	subs	r3, #1
 8006c82:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8006c86:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c8a:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006c8e:	881b      	ldrh	r3, [r3, #0]
 8006c90:	2b07      	cmp	r3, #7
 8006c92:	d008      	beq.n	8006ca6 <modbus_vendor_handle_frame+0xf1a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006c94:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006c98:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006c9c:	2203      	movs	r2, #3
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7ff f840 	bl	8005d24 <modbus_send_exception>
				return;
 8006ca4:	e0e8      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8006ca6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006caa:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	3304      	adds	r3, #4
 8006cb2:	781b      	ldrb	r3, [r3, #0]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d008      	beq.n	8006cca <modbus_vendor_handle_frame+0xf3e>
 8006cb8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006cbc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	3304      	adds	r3, #4
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	2b02      	cmp	r3, #2
 8006cc8:	d908      	bls.n	8006cdc <modbus_vendor_handle_frame+0xf50>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006cca:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006cce:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006cd2:	2203      	movs	r2, #3
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f7ff f825 	bl	8005d24 <modbus_send_exception>
				return;
 8006cda:	e0cd      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Set the mode of the input register
			if (!io_input_reg_set_mode(index, mode)) {
 8006cdc:	f897 21bf 	ldrb.w	r2, [r7, #447]	@ 0x1bf
 8006ce0:	f8b7 31c0 	ldrh.w	r3, [r7, #448]	@ 0x1c0
 8006ce4:	4611      	mov	r1, r2
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f7fc fab8 	bl	800325c <io_input_reg_set_mode>
 8006cec:	4603      	mov	r3, r0
 8006cee:	f083 0301 	eor.w	r3, r3, #1
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d008      	beq.n	8006d0a <modbus_vendor_handle_frame+0xf7e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006cf8:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006cfc:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006d00:	2204      	movs	r2, #4
 8006d02:	4618      	mov	r0, r3
 8006d04:	f7ff f80e 	bl	8005d24 <modbus_send_exception>
				return;
 8006d08:	e0b6      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006d0a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d0e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006d12:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006d16:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE;
 8006d18:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d1c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006d20:	2270      	movs	r2, #112	@ 0x70
 8006d22:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006d24:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d28:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006d30:	2303      	movs	r3, #3
 8006d32:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc

			modbus_send_response(responseData, responseLen);
 8006d36:	f8b7 21bc 	ldrh.w	r2, [r7, #444]	@ 0x1bc
 8006d3a:	f107 030c 	add.w	r3, r7, #12
 8006d3e:	4611      	mov	r1, r2
 8006d40:	4618      	mov	r0, r3
 8006d42:	f7fe ffc5 	bl	8005cd0 <modbus_send_response>
 8006d46:	e097      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006d48:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d4c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	3302      	adds	r3, #2
 8006d54:	781b      	ldrb	r3, [r3, #0]
 8006d56:	b21b      	sxth	r3, r3
 8006d58:	021b      	lsls	r3, r3, #8
 8006d5a:	b21a      	sxth	r2, r3
 8006d5c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d60:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	3303      	adds	r3, #3
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	b21b      	sxth	r3, r3
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	b21b      	sxth	r3, r3
 8006d70:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 8006d74:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d78:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	791b      	ldrb	r3, [r3, #4]
 8006d80:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 8006d84:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d88:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006d8c:	881b      	ldrh	r3, [r3, #0]
 8006d8e:	2b07      	cmp	r3, #7
 8006d90:	d008      	beq.n	8006da4 <modbus_vendor_handle_frame+0x1018>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006d92:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006d96:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006d9a:	2203      	movs	r2, #3
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f7fe ffc1 	bl	8005d24 <modbus_send_exception>
				return;
 8006da2:	e069      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 8006da4:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8006da8:	2b03      	cmp	r3, #3
 8006daa:	d11b      	bne.n	8006de4 <modbus_vendor_handle_frame+0x1058>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 8006dac:	f207 120f 	addw	r2, r7, #271	@ 0x10f
 8006db0:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8006db4:	4611      	mov	r1, r2
 8006db6:	4618      	mov	r0, r3
 8006db8:	f7fb ffa2 	bl	8002d00 <io_holding_reg_get_mode>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	f083 0301 	eor.w	r3, r3, #1
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d008      	beq.n	8006dda <modbus_vendor_handle_frame+0x104e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006dc8:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006dcc:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006dd0:	2204      	movs	r2, #4
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7fe ffa6 	bl	8005d24 <modbus_send_exception>
				return;
 8006dd8:	e04e      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
					return;
				}
				mode = (uint8_t)(regMode);
 8006dda:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8006dde:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb
 8006de2:	e01e      	b.n	8006e22 <modbus_vendor_handle_frame+0x1096>
			} else if (type == 4) {
 8006de4:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8006de8:	2b04      	cmp	r3, #4
 8006dea:	d11a      	bne.n	8006e22 <modbus_vendor_handle_frame+0x1096>
				IO_Input_Reg_Mode regMode;
				if (!io_input_reg_get_mode(index, &regMode)) {
 8006dec:	f507 7287 	add.w	r2, r7, #270	@ 0x10e
 8006df0:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8006df4:	4611      	mov	r1, r2
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7fc fa54 	bl	80032a4 <io_input_reg_get_mode>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	f083 0301 	eor.w	r3, r3, #1
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d008      	beq.n	8006e1a <modbus_vendor_handle_frame+0x108e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006e08:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006e0c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006e10:	2204      	movs	r2, #4
 8006e12:	4618      	mov	r0, r3
 8006e14:	f7fe ff86 	bl	8005d24 <modbus_send_exception>
				return;
 8006e18:	e02e      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
					return;
				}
				mode = (uint8_t)(regMode);
 8006e1a:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8006e1e:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006e22:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006e26:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006e2a:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006e2e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 8006e30:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006e34:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006e38:	2271      	movs	r2, #113	@ 0x71
 8006e3a:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 8006e3c:	f897 31cb 	ldrb.w	r3, [r7, #459]	@ 0x1cb
 8006e40:	3301      	adds	r3, #1
 8006e42:	b2da      	uxtb	r2, r3
 8006e44:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006e48:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006e4c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	f8a7 31c2 	strh.w	r3, [r7, #450]	@ 0x1c2

			modbus_send_response(responseData, responseLen);
 8006e54:	f8b7 21c2 	ldrh.w	r2, [r7, #450]	@ 0x1c2
 8006e58:	f107 030c 	add.w	r3, r7, #12
 8006e5c:	4611      	mov	r1, r2
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f7fe ff36 	bl	8005cd0 <modbus_send_response>
 8006e64:	e008      	b.n	8006e78 <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8006e66:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006e6a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006e6e:	2201      	movs	r2, #1
 8006e70:	4618      	mov	r0, r3
 8006e72:	f7fe ff57 	bl	8005d24 <modbus_send_exception>
			break;
 8006e76:	bf00      	nop
		}
	}
}
 8006e78:	f507 77e8 	add.w	r7, r7, #464	@ 0x1d0
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}

08006e80 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 8006e80:	b580      	push	{r7, lr}
 8006e82:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8006e84:	4b07      	ldr	r3, [pc, #28]	@ (8006ea4 <RS485_SetTransmitMode+0x24>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a07      	ldr	r2, [pc, #28]	@ (8006ea8 <RS485_SetTransmitMode+0x28>)
 8006e8a:	8811      	ldrh	r1, [r2, #0]
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f003 fe20 	bl	800aad4 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8006e94:	2201      	movs	r2, #1
 8006e96:	2140      	movs	r1, #64	@ 0x40
 8006e98:	4804      	ldr	r0, [pc, #16]	@ (8006eac <RS485_SetTransmitMode+0x2c>)
 8006e9a:	f003 fe1b 	bl	800aad4 <HAL_GPIO_WritePin>
#endif
}
 8006e9e:	bf00      	nop
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	200013b8 	.word	0x200013b8
 8006ea8:	200013bc 	.word	0x200013bc
 8006eac:	48000800 	.word	0x48000800

08006eb0 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8006eb4:	4b07      	ldr	r3, [pc, #28]	@ (8006ed4 <RS485_SetReceiveMode+0x24>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a07      	ldr	r2, [pc, #28]	@ (8006ed8 <RS485_SetReceiveMode+0x28>)
 8006eba:	8811      	ldrh	r1, [r2, #0]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f003 fe08 	bl	800aad4 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	2140      	movs	r1, #64	@ 0x40
 8006ec8:	4804      	ldr	r0, [pc, #16]	@ (8006edc <RS485_SetReceiveMode+0x2c>)
 8006eca:	f003 fe03 	bl	800aad4 <HAL_GPIO_WritePin>
#endif
}
 8006ece:	bf00      	nop
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	200013b8 	.word	0x200013b8
 8006ed8:	200013bc 	.word	0x200013bc
 8006edc:	48000800 	.word	0x48000800

08006ee0 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b082      	sub	sp, #8
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 8006ee8:	460b      	mov	r3, r1
 8006eea:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8006eec:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8006ef0:	2100      	movs	r1, #0
 8006ef2:	4813      	ldr	r0, [pc, #76]	@ (8006f40 <RS485_Setup+0x60>)
 8006ef4:	f011 fb6b 	bl	80185ce <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8006ef8:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8006efc:	2100      	movs	r1, #0
 8006efe:	4811      	ldr	r0, [pc, #68]	@ (8006f44 <RS485_Setup+0x64>)
 8006f00:	f011 fb65 	bl	80185ce <memset>
	rs485_tx_frame_head = 0;
 8006f04:	4b10      	ldr	r3, [pc, #64]	@ (8006f48 <RS485_Setup+0x68>)
 8006f06:	2200      	movs	r2, #0
 8006f08:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8006f0a:	4b10      	ldr	r3, [pc, #64]	@ (8006f4c <RS485_Setup+0x6c>)
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8006f10:	4a0f      	ldr	r2, [pc, #60]	@ (8006f50 <RS485_Setup+0x70>)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8006f16:	4a0f      	ldr	r2, [pc, #60]	@ (8006f54 <RS485_Setup+0x74>)
 8006f18:	887b      	ldrh	r3, [r7, #2]
 8006f1a:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 8006f1c:	f7fe fe8e 	bl	8005c3c <modbusGetSlaveAddress>
 8006f20:	4603      	mov	r3, r0
 8006f22:	461a      	mov	r2, r3
 8006f24:	4b0c      	ldr	r3, [pc, #48]	@ (8006f58 <RS485_Setup+0x78>)
 8006f26:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 8006f28:	f7ff ffc2 	bl	8006eb0 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006f2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006f30:	490a      	ldr	r1, [pc, #40]	@ (8006f5c <RS485_Setup+0x7c>)
 8006f32:	480b      	ldr	r0, [pc, #44]	@ (8006f60 <RS485_Setup+0x80>)
 8006f34:	f009 fc19 	bl	801076a <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8006f38:	bf00      	nop
 8006f3a:	3708      	adds	r7, #8
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	200014c0 	.word	0x200014c0
 8006f44:	20001cd0 	.word	0x20001cd0
 8006f48:	200024e2 	.word	0x200024e2
 8006f4c:	200024e3 	.word	0x200024e3
 8006f50:	200013b8 	.word	0x200013b8
 8006f54:	200013bc 	.word	0x200013bc
 8006f58:	200024e8 	.word	0x200024e8
 8006f5c:	200013c0 	.word	0x200013c0
 8006f60:	2000124c 	.word	0x2000124c

08006f64 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b084      	sub	sp, #16
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8006f70:	887b      	ldrh	r3, [r7, #2]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d03a      	beq.n	8006fec <RS485_Transmit+0x88>
 8006f76:	887b      	ldrh	r3, [r7, #2]
 8006f78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f7c:	d836      	bhi.n	8006fec <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8006f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8006ff4 <RS485_Transmit+0x90>)
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	3301      	adds	r3, #1
 8006f86:	425a      	negs	r2, r3
 8006f88:	f003 0307 	and.w	r3, r3, #7
 8006f8c:	f002 0207 	and.w	r2, r2, #7
 8006f90:	bf58      	it	pl
 8006f92:	4253      	negpl	r3, r2
 8006f94:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8006f96:	4b18      	ldr	r3, [pc, #96]	@ (8006ff8 <RS485_Transmit+0x94>)
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	7bfa      	ldrb	r2, [r7, #15]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d020      	beq.n	8006fe4 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8006fa2:	4b14      	ldr	r3, [pc, #80]	@ (8006ff4 <RS485_Transmit+0x90>)
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	461a      	mov	r2, r3
 8006faa:	4613      	mov	r3, r2
 8006fac:	01db      	lsls	r3, r3, #7
 8006fae:	4413      	add	r3, r2
 8006fb0:	005b      	lsls	r3, r3, #1
 8006fb2:	4a12      	ldr	r2, [pc, #72]	@ (8006ffc <RS485_Transmit+0x98>)
 8006fb4:	4413      	add	r3, r2
 8006fb6:	887a      	ldrh	r2, [r7, #2]
 8006fb8:	6879      	ldr	r1, [r7, #4]
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f011 fb87 	bl	80186ce <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8006fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8006ff4 <RS485_Transmit+0x90>)
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	4a0c      	ldr	r2, [pc, #48]	@ (8006ffc <RS485_Transmit+0x98>)
 8006fca:	460b      	mov	r3, r1
 8006fcc:	01db      	lsls	r3, r3, #7
 8006fce:	440b      	add	r3, r1
 8006fd0:	005b      	lsls	r3, r3, #1
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006fd8:	887a      	ldrh	r2, [r7, #2]
 8006fda:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8006fdc:	4a05      	ldr	r2, [pc, #20]	@ (8006ff4 <RS485_Transmit+0x90>)
 8006fde:	7bfb      	ldrb	r3, [r7, #15]
 8006fe0:	7013      	strb	r3, [r2, #0]
 8006fe2:	e004      	b.n	8006fee <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8006fe4:	4806      	ldr	r0, [pc, #24]	@ (8007000 <RS485_Transmit+0x9c>)
 8006fe6:	f7fd ff35 	bl	8004e54 <usb_serial_println>
 8006fea:	e000      	b.n	8006fee <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8006fec:	bf00      	nop
    }
}
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	200024e2 	.word	0x200024e2
 8006ff8:	200024e3 	.word	0x200024e3
 8006ffc:	20001cd0 	.word	0x20001cd0
 8007000:	0801aadc 	.word	0x0801aadc

08007004 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8007004:	b580      	push	{r7, lr}
 8007006:	b084      	sub	sp, #16
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	460b      	mov	r3, r1
 800700e:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a26      	ldr	r2, [pc, #152]	@ (80070b0 <HAL_UARTEx_RxEventCallback+0xac>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d145      	bne.n	80070a6 <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800701a:	4b26      	ldr	r3, [pc, #152]	@ (80070b4 <HAL_UARTEx_RxEventCallback+0xb0>)
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	b2db      	uxtb	r3, r3
 8007020:	3301      	adds	r3, #1
 8007022:	425a      	negs	r2, r3
 8007024:	f003 0307 	and.w	r3, r3, #7
 8007028:	f002 0207 	and.w	r2, r2, #7
 800702c:	bf58      	it	pl
 800702e:	4253      	negpl	r3, r2
 8007030:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8007032:	4b21      	ldr	r3, [pc, #132]	@ (80070b8 <HAL_UARTEx_RxEventCallback+0xb4>)
 8007034:	781b      	ldrb	r3, [r3, #0]
 8007036:	b2db      	uxtb	r3, r3
 8007038:	7bfa      	ldrb	r2, [r7, #15]
 800703a:	429a      	cmp	r2, r3
 800703c:	d024      	beq.n	8007088 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 800703e:	887b      	ldrh	r3, [r7, #2]
 8007040:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007044:	d823      	bhi.n	800708e <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8007046:	4b1b      	ldr	r3, [pc, #108]	@ (80070b4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007048:	781b      	ldrb	r3, [r3, #0]
 800704a:	b2db      	uxtb	r3, r3
 800704c:	461a      	mov	r2, r3
 800704e:	4613      	mov	r3, r2
 8007050:	01db      	lsls	r3, r3, #7
 8007052:	4413      	add	r3, r2
 8007054:	005b      	lsls	r3, r3, #1
 8007056:	4a19      	ldr	r2, [pc, #100]	@ (80070bc <HAL_UARTEx_RxEventCallback+0xb8>)
 8007058:	4413      	add	r3, r2
 800705a:	887a      	ldrh	r2, [r7, #2]
 800705c:	4918      	ldr	r1, [pc, #96]	@ (80070c0 <HAL_UARTEx_RxEventCallback+0xbc>)
 800705e:	4618      	mov	r0, r3
 8007060:	f011 fb35 	bl	80186ce <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8007064:	4b13      	ldr	r3, [pc, #76]	@ (80070b4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007066:	781b      	ldrb	r3, [r3, #0]
 8007068:	b2db      	uxtb	r3, r3
 800706a:	4619      	mov	r1, r3
 800706c:	4a13      	ldr	r2, [pc, #76]	@ (80070bc <HAL_UARTEx_RxEventCallback+0xb8>)
 800706e:	460b      	mov	r3, r1
 8007070:	01db      	lsls	r3, r3, #7
 8007072:	440b      	add	r3, r1
 8007074:	005b      	lsls	r3, r3, #1
 8007076:	4413      	add	r3, r2
 8007078:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800707c:	887a      	ldrh	r2, [r7, #2]
 800707e:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8007080:	4a0c      	ldr	r2, [pc, #48]	@ (80070b4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007082:	7bfb      	ldrb	r3, [r7, #15]
 8007084:	7013      	strb	r3, [r2, #0]
 8007086:	e002      	b.n	800708e <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8007088:	480e      	ldr	r0, [pc, #56]	@ (80070c4 <HAL_UARTEx_RxEventCallback+0xc0>)
 800708a:	f7fd fee3 	bl	8004e54 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 800708e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007092:	490b      	ldr	r1, [pc, #44]	@ (80070c0 <HAL_UARTEx_RxEventCallback+0xbc>)
 8007094:	480c      	ldr	r0, [pc, #48]	@ (80070c8 <HAL_UARTEx_RxEventCallback+0xc4>)
 8007096:	f009 fb68 	bl	801076a <HAL_UARTEx_ReceiveToIdle_DMA>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 80070a0:	480a      	ldr	r0, [pc, #40]	@ (80070cc <HAL_UARTEx_RxEventCallback+0xc8>)
 80070a2:	f7fd fed7 	bl	8004e54 <usb_serial_println>
		}
	}
}
 80070a6:	bf00      	nop
 80070a8:	3710      	adds	r7, #16
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bd80      	pop	{r7, pc}
 80070ae:	bf00      	nop
 80070b0:	40013800 	.word	0x40013800
 80070b4:	200024e0 	.word	0x200024e0
 80070b8:	200024e1 	.word	0x200024e1
 80070bc:	200014c0 	.word	0x200014c0
 80070c0:	200013c0 	.word	0x200013c0
 80070c4:	0801aaf0 	.word	0x0801aaf0
 80070c8:	2000124c 	.word	0x2000124c
 80070cc:	0801ab04 	.word	0x0801ab04

080070d0 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 80070d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007100 <RS485_TCCallback+0x30>)
 80070d6:	2200      	movs	r2, #0
 80070d8:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80070da:	f7ff fee9 	bl	8006eb0 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80070de:	4b09      	ldr	r3, [pc, #36]	@ (8007104 <RS485_TCCallback+0x34>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	4b07      	ldr	r3, [pc, #28]	@ (8007104 <RS485_TCCallback+0x34>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070ec:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80070ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80070f2:	4905      	ldr	r1, [pc, #20]	@ (8007108 <RS485_TCCallback+0x38>)
 80070f4:	4803      	ldr	r0, [pc, #12]	@ (8007104 <RS485_TCCallback+0x34>)
 80070f6:	f009 fb38 	bl	801076a <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 80070fa:	bf00      	nop
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	200024e4 	.word	0x200024e4
 8007104:	2000124c 	.word	0x2000124c
 8007108:	200013c0 	.word	0x200013c0

0800710c <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 800710c:	b580      	push	{r7, lr}
 800710e:	b082      	sub	sp, #8
 8007110:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8007112:	e039      	b.n	8007188 <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8007114:	4b23      	ldr	r3, [pc, #140]	@ (80071a4 <RS485_ProcessPendingFrames+0x98>)
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	b2db      	uxtb	r3, r3
 800711a:	461a      	mov	r2, r3
 800711c:	4613      	mov	r3, r2
 800711e:	01db      	lsls	r3, r3, #7
 8007120:	4413      	add	r3, r2
 8007122:	005b      	lsls	r3, r3, #1
 8007124:	4a20      	ldr	r2, [pc, #128]	@ (80071a8 <RS485_ProcessPendingFrames+0x9c>)
 8007126:	4413      	add	r3, r2
 8007128:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 800712a:	4b1e      	ldr	r3, [pc, #120]	@ (80071a4 <RS485_ProcessPendingFrames+0x98>)
 800712c:	781b      	ldrb	r3, [r3, #0]
 800712e:	b2db      	uxtb	r3, r3
 8007130:	4619      	mov	r1, r3
 8007132:	4a1d      	ldr	r2, [pc, #116]	@ (80071a8 <RS485_ProcessPendingFrames+0x9c>)
 8007134:	460b      	mov	r3, r1
 8007136:	01db      	lsls	r3, r3, #7
 8007138:	440b      	add	r3, r1
 800713a:	005b      	lsls	r3, r3, #1
 800713c:	4413      	add	r3, r2
 800713e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007142:	881b      	ldrh	r3, [r3, #0]
 8007144:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 800714c:	4b17      	ldr	r3, [pc, #92]	@ (80071ac <RS485_ProcessPendingFrames+0xa0>)
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	787a      	ldrb	r2, [r7, #1]
 8007152:	429a      	cmp	r2, r3
 8007154:	d105      	bne.n	8007162 <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8007156:	887b      	ldrh	r3, [r7, #2]
 8007158:	4619      	mov	r1, r3
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f7fd ffa8 	bl	80050b0 <modbus_slave_handle_frame>
 8007160:	e004      	b.n	800716c <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 8007162:	887b      	ldrh	r3, [r7, #2]
 8007164:	4619      	mov	r1, r3
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f7fd feae 	bl	8004ec8 <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 800716c:	4b0d      	ldr	r3, [pc, #52]	@ (80071a4 <RS485_ProcessPendingFrames+0x98>)
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	b2db      	uxtb	r3, r3
 8007172:	3301      	adds	r3, #1
 8007174:	425a      	negs	r2, r3
 8007176:	f003 0307 	and.w	r3, r3, #7
 800717a:	f002 0207 	and.w	r2, r2, #7
 800717e:	bf58      	it	pl
 8007180:	4253      	negpl	r3, r2
 8007182:	b2da      	uxtb	r2, r3
 8007184:	4b07      	ldr	r3, [pc, #28]	@ (80071a4 <RS485_ProcessPendingFrames+0x98>)
 8007186:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8007188:	4b06      	ldr	r3, [pc, #24]	@ (80071a4 <RS485_ProcessPendingFrames+0x98>)
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	b2da      	uxtb	r2, r3
 800718e:	4b08      	ldr	r3, [pc, #32]	@ (80071b0 <RS485_ProcessPendingFrames+0xa4>)
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	b2db      	uxtb	r3, r3
 8007194:	429a      	cmp	r2, r3
 8007196:	d1bd      	bne.n	8007114 <RS485_ProcessPendingFrames+0x8>
	}
}
 8007198:	bf00      	nop
 800719a:	bf00      	nop
 800719c:	3708      	adds	r7, #8
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	200024e1 	.word	0x200024e1
 80071a8:	200014c0 	.word	0x200014c0
 80071ac:	200024e8 	.word	0x200024e8
 80071b0:	200024e0 	.word	0x200024e0

080071b4 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 80071ba:	4b36      	ldr	r3, [pc, #216]	@ (8007294 <RS485_TransmitPendingFrames+0xe0>)
 80071bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071c0:	2b20      	cmp	r3, #32
 80071c2:	d163      	bne.n	800728c <RS485_TransmitPendingFrames+0xd8>
 80071c4:	4b34      	ldr	r3, [pc, #208]	@ (8007298 <RS485_TransmitPendingFrames+0xe4>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d05f      	beq.n	800728c <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 80071cc:	4b33      	ldr	r3, [pc, #204]	@ (800729c <RS485_TransmitPendingFrames+0xe8>)
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	b2da      	uxtb	r2, r3
 80071d2:	4b33      	ldr	r3, [pc, #204]	@ (80072a0 <RS485_TransmitPendingFrames+0xec>)
 80071d4:	781b      	ldrb	r3, [r3, #0]
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	429a      	cmp	r2, r3
 80071da:	d057      	beq.n	800728c <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 80071dc:	4b2e      	ldr	r3, [pc, #184]	@ (8007298 <RS485_TransmitPendingFrames+0xe4>)
 80071de:	2201      	movs	r2, #1
 80071e0:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 80071e2:	4b2e      	ldr	r3, [pc, #184]	@ (800729c <RS485_TransmitPendingFrames+0xe8>)
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	461a      	mov	r2, r3
 80071ea:	4613      	mov	r3, r2
 80071ec:	01db      	lsls	r3, r3, #7
 80071ee:	4413      	add	r3, r2
 80071f0:	005b      	lsls	r3, r3, #1
 80071f2:	4a2c      	ldr	r2, [pc, #176]	@ (80072a4 <RS485_TransmitPendingFrames+0xf0>)
 80071f4:	4413      	add	r3, r2
 80071f6:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 80071f8:	4b28      	ldr	r3, [pc, #160]	@ (800729c <RS485_TransmitPendingFrames+0xe8>)
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	4619      	mov	r1, r3
 8007200:	4a28      	ldr	r2, [pc, #160]	@ (80072a4 <RS485_TransmitPendingFrames+0xf0>)
 8007202:	460b      	mov	r3, r1
 8007204:	01db      	lsls	r3, r3, #7
 8007206:	440b      	add	r3, r1
 8007208:	005b      	lsls	r3, r3, #1
 800720a:	4413      	add	r3, r2
 800720c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007210:	881b      	ldrh	r3, [r3, #0]
 8007212:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8007214:	f7ff fe34 	bl	8006e80 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007218:	4b1e      	ldr	r3, [pc, #120]	@ (8007294 <RS485_TransmitPendingFrames+0xe0>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	4b1d      	ldr	r3, [pc, #116]	@ (8007294 <RS485_TransmitPendingFrames+0xe0>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007226:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8007228:	887b      	ldrh	r3, [r7, #2]
 800722a:	461a      	mov	r2, r3
 800722c:	6879      	ldr	r1, [r7, #4]
 800722e:	4819      	ldr	r0, [pc, #100]	@ (8007294 <RS485_TransmitPendingFrames+0xe0>)
 8007230:	f007 fe7e 	bl	800ef30 <HAL_UART_Transmit_DMA>
 8007234:	4603      	mov	r3, r0
 8007236:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8007238:	4b16      	ldr	r3, [pc, #88]	@ (8007294 <RS485_TransmitPendingFrames+0xe0>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	4b15      	ldr	r3, [pc, #84]	@ (8007294 <RS485_TransmitPendingFrames+0xe0>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007246:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8007248:	787b      	ldrb	r3, [r7, #1]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d010      	beq.n	8007270 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 800724e:	f7ff fe2f 	bl	8006eb0 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007252:	4b10      	ldr	r3, [pc, #64]	@ (8007294 <RS485_TransmitPendingFrames+0xe0>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	4b0e      	ldr	r3, [pc, #56]	@ (8007294 <RS485_TransmitPendingFrames+0xe0>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007260:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007262:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007266:	4910      	ldr	r1, [pc, #64]	@ (80072a8 <RS485_TransmitPendingFrames+0xf4>)
 8007268:	480a      	ldr	r0, [pc, #40]	@ (8007294 <RS485_TransmitPendingFrames+0xe0>)
 800726a:	f009 fa7e 	bl	801076a <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 800726e:	e00d      	b.n	800728c <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8007270:	4b0a      	ldr	r3, [pc, #40]	@ (800729c <RS485_TransmitPendingFrames+0xe8>)
 8007272:	781b      	ldrb	r3, [r3, #0]
 8007274:	b2db      	uxtb	r3, r3
 8007276:	3301      	adds	r3, #1
 8007278:	425a      	negs	r2, r3
 800727a:	f003 0307 	and.w	r3, r3, #7
 800727e:	f002 0207 	and.w	r2, r2, #7
 8007282:	bf58      	it	pl
 8007284:	4253      	negpl	r3, r2
 8007286:	b2da      	uxtb	r2, r3
 8007288:	4b04      	ldr	r3, [pc, #16]	@ (800729c <RS485_TransmitPendingFrames+0xe8>)
 800728a:	701a      	strb	r2, [r3, #0]
}
 800728c:	bf00      	nop
 800728e:	3708      	adds	r7, #8
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}
 8007294:	2000124c 	.word	0x2000124c
 8007298:	200024e4 	.word	0x200024e4
 800729c:	200024e3 	.word	0x200024e3
 80072a0:	200024e2 	.word	0x200024e2
 80072a4:	20001cd0 	.word	0x20001cd0
 80072a8:	200013c0 	.word	0x200013c0

080072ac <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a07      	ldr	r2, [pc, #28]	@ (80072d8 <HAL_UART_ErrorCallback+0x2c>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d108      	bne.n	80072d0 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 80072be:	4807      	ldr	r0, [pc, #28]	@ (80072dc <HAL_UART_ErrorCallback+0x30>)
 80072c0:	f7fd fdc8 	bl	8004e54 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80072c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80072c8:	4905      	ldr	r1, [pc, #20]	@ (80072e0 <HAL_UART_ErrorCallback+0x34>)
 80072ca:	4806      	ldr	r0, [pc, #24]	@ (80072e4 <HAL_UART_ErrorCallback+0x38>)
 80072cc:	f009 fa4d 	bl	801076a <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80072d0:	bf00      	nop
 80072d2:	3708      	adds	r7, #8
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}
 80072d8:	40013800 	.word	0x40013800
 80072dc:	0801ab24 	.word	0x0801ab24
 80072e0:	200013c0 	.word	0x200013c0
 80072e4:	2000124c 	.word	0x2000124c

080072e8 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	4603      	mov	r3, r0
 80072f0:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 80072f2:	79fb      	ldrb	r3, [r7, #7]
 80072f4:	091b      	lsrs	r3, r3, #4
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	461a      	mov	r2, r3
 80072fa:	0092      	lsls	r2, r2, #2
 80072fc:	4413      	add	r3, r2
 80072fe:	005b      	lsls	r3, r3, #1
 8007300:	b2da      	uxtb	r2, r3
 8007302:	79fb      	ldrb	r3, [r7, #7]
 8007304:	f003 030f 	and.w	r3, r3, #15
 8007308:	b2db      	uxtb	r3, r3
 800730a:	4413      	add	r3, r2
 800730c:	b2db      	uxtb	r3, r3
}
 800730e:	4618      	mov	r0, r3
 8007310:	370c      	adds	r7, #12
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
	...

0800731c <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 800731c:	b480      	push	{r7}
 800731e:	b083      	sub	sp, #12
 8007320:	af00      	add	r7, sp, #0
 8007322:	4603      	mov	r3, r0
 8007324:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8007326:	79fb      	ldrb	r3, [r7, #7]
 8007328:	4a0e      	ldr	r2, [pc, #56]	@ (8007364 <DecimalToBCD+0x48>)
 800732a:	fba2 2303 	umull	r2, r3, r2, r3
 800732e:	08db      	lsrs	r3, r3, #3
 8007330:	b2db      	uxtb	r3, r3
 8007332:	b25b      	sxtb	r3, r3
 8007334:	011b      	lsls	r3, r3, #4
 8007336:	b258      	sxtb	r0, r3
 8007338:	79fa      	ldrb	r2, [r7, #7]
 800733a:	4b0a      	ldr	r3, [pc, #40]	@ (8007364 <DecimalToBCD+0x48>)
 800733c:	fba3 1302 	umull	r1, r3, r3, r2
 8007340:	08d9      	lsrs	r1, r3, #3
 8007342:	460b      	mov	r3, r1
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	440b      	add	r3, r1
 8007348:	005b      	lsls	r3, r3, #1
 800734a:	1ad3      	subs	r3, r2, r3
 800734c:	b2db      	uxtb	r3, r3
 800734e:	b25b      	sxtb	r3, r3
 8007350:	4303      	orrs	r3, r0
 8007352:	b25b      	sxtb	r3, r3
 8007354:	b2db      	uxtb	r3, r3
}
 8007356:	4618      	mov	r0, r3
 8007358:	370c      	adds	r7, #12
 800735a:	46bd      	mov	sp, r7
 800735c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007360:	4770      	bx	lr
 8007362:	bf00      	nop
 8007364:	cccccccd 	.word	0xcccccccd

08007368 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8007368:	b580      	push	{r7, lr}
 800736a:	b088      	sub	sp, #32
 800736c:	af02      	add	r7, sp, #8
 800736e:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007370:	2300      	movs	r3, #0
 8007372:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8007374:	f107 020f 	add.w	r2, r7, #15
 8007378:	f04f 33ff 	mov.w	r3, #4294967295
 800737c:	9300      	str	r3, [sp, #0]
 800737e:	2301      	movs	r3, #1
 8007380:	21d0      	movs	r1, #208	@ 0xd0
 8007382:	482e      	ldr	r0, [pc, #184]	@ (800743c <DS3231_ReadTime+0xd4>)
 8007384:	f003 fc5a 	bl	800ac3c <HAL_I2C_Master_Transmit>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d001      	beq.n	8007392 <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	e050      	b.n	8007434 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007392:	f107 0210 	add.w	r2, r7, #16
 8007396:	f04f 33ff 	mov.w	r3, #4294967295
 800739a:	9300      	str	r3, [sp, #0]
 800739c:	2307      	movs	r3, #7
 800739e:	21d0      	movs	r1, #208	@ 0xd0
 80073a0:	4826      	ldr	r0, [pc, #152]	@ (800743c <DS3231_ReadTime+0xd4>)
 80073a2:	f003 fd63 	bl	800ae6c <HAL_I2C_Master_Receive>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d001      	beq.n	80073b0 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e041      	b.n	8007434 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 80073b0:	7c3b      	ldrb	r3, [r7, #16]
 80073b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073b6:	b2db      	uxtb	r3, r3
 80073b8:	4618      	mov	r0, r3
 80073ba:	f7ff ff95 	bl	80072e8 <BCDToDecimal>
 80073be:	4603      	mov	r3, r0
 80073c0:	461a      	mov	r2, r3
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 80073c6:	7c7b      	ldrb	r3, [r7, #17]
 80073c8:	4618      	mov	r0, r3
 80073ca:	f7ff ff8d 	bl	80072e8 <BCDToDecimal>
 80073ce:	4603      	mov	r3, r0
 80073d0:	461a      	mov	r2, r3
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 80073d6:	7cbb      	ldrb	r3, [r7, #18]
 80073d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	4618      	mov	r0, r3
 80073e0:	f7ff ff82 	bl	80072e8 <BCDToDecimal>
 80073e4:	4603      	mov	r3, r0
 80073e6:	461a      	mov	r2, r3
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 80073ec:	7cfb      	ldrb	r3, [r7, #19]
 80073ee:	4618      	mov	r0, r3
 80073f0:	f7ff ff7a 	bl	80072e8 <BCDToDecimal>
 80073f4:	4603      	mov	r3, r0
 80073f6:	461a      	mov	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 80073fc:	7d3b      	ldrb	r3, [r7, #20]
 80073fe:	4618      	mov	r0, r3
 8007400:	f7ff ff72 	bl	80072e8 <BCDToDecimal>
 8007404:	4603      	mov	r3, r0
 8007406:	461a      	mov	r2, r3
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 800740c:	7d7b      	ldrb	r3, [r7, #21]
 800740e:	f003 031f 	and.w	r3, r3, #31
 8007412:	b2db      	uxtb	r3, r3
 8007414:	4618      	mov	r0, r3
 8007416:	f7ff ff67 	bl	80072e8 <BCDToDecimal>
 800741a:	4603      	mov	r3, r0
 800741c:	461a      	mov	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8007422:	7dbb      	ldrb	r3, [r7, #22]
 8007424:	4618      	mov	r0, r3
 8007426:	f7ff ff5f 	bl	80072e8 <BCDToDecimal>
 800742a:	4603      	mov	r3, r0
 800742c:	461a      	mov	r2, r3
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8007432:	2300      	movs	r3, #0
}
 8007434:	4618      	mov	r0, r3
 8007436:	3718      	adds	r7, #24
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}
 800743c:	20001194 	.word	0x20001194

08007440 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8007440:	b580      	push	{r7, lr}
 8007442:	b088      	sub	sp, #32
 8007444:	af04      	add	r7, sp, #16
 8007446:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007448:	2300      	movs	r3, #0
 800744a:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	4618      	mov	r0, r3
 8007452:	f7ff ff63 	bl	800731c <DecimalToBCD>
 8007456:	4603      	mov	r3, r0
 8007458:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	785b      	ldrb	r3, [r3, #1]
 800745e:	4618      	mov	r0, r3
 8007460:	f7ff ff5c 	bl	800731c <DecimalToBCD>
 8007464:	4603      	mov	r3, r0
 8007466:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	789b      	ldrb	r3, [r3, #2]
 800746c:	4618      	mov	r0, r3
 800746e:	f7ff ff55 	bl	800731c <DecimalToBCD>
 8007472:	4603      	mov	r3, r0
 8007474:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	78db      	ldrb	r3, [r3, #3]
 800747a:	4618      	mov	r0, r3
 800747c:	f7ff ff4e 	bl	800731c <DecimalToBCD>
 8007480:	4603      	mov	r3, r0
 8007482:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	791b      	ldrb	r3, [r3, #4]
 8007488:	4618      	mov	r0, r3
 800748a:	f7ff ff47 	bl	800731c <DecimalToBCD>
 800748e:	4603      	mov	r3, r0
 8007490:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	795b      	ldrb	r3, [r3, #5]
 8007496:	4618      	mov	r0, r3
 8007498:	f7ff ff40 	bl	800731c <DecimalToBCD>
 800749c:	4603      	mov	r3, r0
 800749e:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	799b      	ldrb	r3, [r3, #6]
 80074a4:	4618      	mov	r0, r3
 80074a6:	f7ff ff39 	bl	800731c <DecimalToBCD>
 80074aa:	4603      	mov	r3, r0
 80074ac:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 80074ae:	7bfb      	ldrb	r3, [r7, #15]
 80074b0:	b29a      	uxth	r2, r3
 80074b2:	f04f 33ff 	mov.w	r3, #4294967295
 80074b6:	9302      	str	r3, [sp, #8]
 80074b8:	2307      	movs	r3, #7
 80074ba:	9301      	str	r3, [sp, #4]
 80074bc:	f107 0308 	add.w	r3, r7, #8
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	2301      	movs	r3, #1
 80074c4:	21d0      	movs	r1, #208	@ 0xd0
 80074c6:	4806      	ldr	r0, [pc, #24]	@ (80074e0 <DS3231_SetTime+0xa0>)
 80074c8:	f003 fdc6 	bl	800b058 <HAL_I2C_Mem_Write>
 80074cc:	4603      	mov	r3, r0
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d001      	beq.n	80074d6 <DS3231_SetTime+0x96>
		return HAL_ERROR;
 80074d2:	2301      	movs	r3, #1
 80074d4:	e000      	b.n	80074d8 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 80074d6:	2300      	movs	r3, #0
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3710      	adds	r7, #16
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}
 80074e0:	20001194 	.word	0x20001194

080074e4 <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 80074ea:	2201      	movs	r2, #1
 80074ec:	490a      	ldr	r1, [pc, #40]	@ (8007518 <SD_Mount+0x34>)
 80074ee:	480b      	ldr	r0, [pc, #44]	@ (800751c <SD_Mount+0x38>)
 80074f0:	f00e fe4e 	bl	8016190 <f_mount>
 80074f4:	4603      	mov	r3, r0
 80074f6:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 80074f8:	79fb      	ldrb	r3, [r7, #7]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d004      	beq.n	8007508 <SD_Mount+0x24>
		isMounted = false;
 80074fe:	4b08      	ldr	r3, [pc, #32]	@ (8007520 <SD_Mount+0x3c>)
 8007500:	2200      	movs	r2, #0
 8007502:	701a      	strb	r2, [r3, #0]
		return false;
 8007504:	2300      	movs	r3, #0
 8007506:	e003      	b.n	8007510 <SD_Mount+0x2c>
	}

	isMounted = true;
 8007508:	4b05      	ldr	r3, [pc, #20]	@ (8007520 <SD_Mount+0x3c>)
 800750a:	2201      	movs	r2, #1
 800750c:	701a      	strb	r2, [r3, #0]
	return true;
 800750e:	2301      	movs	r3, #1
}
 8007510:	4618      	mov	r0, r3
 8007512:	3708      	adds	r7, #8
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}
 8007518:	0801ab48 	.word	0x0801ab48
 800751c:	200024ec 	.word	0x200024ec
 8007520:	20002950 	.word	0x20002950

08007524 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8007524:	b580      	push	{r7, lr}
 8007526:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 8007528:	f7ff ffdc 	bl	80074e4 <SD_Mount>
 800752c:	4603      	mov	r3, r0
    }
}
 800752e:	4618      	mov	r0, r3
 8007530:	bd80      	pop	{r7, pc}
	...

08007534 <SD_Log>:

bool SD_IsMounted(void) {
	return isMounted;
}

bool SD_Log(const char* message) {
 8007534:	b580      	push	{r7, lr}
 8007536:	b0cc      	sub	sp, #304	@ 0x130
 8007538:	af02      	add	r7, sp, #8
 800753a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800753e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8007542:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 8007544:	4b4d      	ldr	r3, [pc, #308]	@ (800767c <SD_Log+0x148>)
 8007546:	781b      	ldrb	r3, [r3, #0]
 8007548:	f083 0301 	eor.w	r3, r3, #1
 800754c:	b2db      	uxtb	r3, r3
 800754e:	2b00      	cmp	r3, #0
 8007550:	d001      	beq.n	8007556 <SD_Log+0x22>
 8007552:	2300      	movs	r3, #0
 8007554:	e08d      	b.n	8007672 <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 8007556:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800755a:	4618      	mov	r0, r3
 800755c:	f7ff ff04 	bl	8007368 <DS3231_ReadTime>
 8007560:	4603      	mov	r3, r0
 8007562:	2b00      	cmp	r3, #0
 8007564:	d00c      	beq.n	8007580 <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 8007566:	4a46      	ldr	r2, [pc, #280]	@ (8007680 <SD_Log+0x14c>)
 8007568:	2120      	movs	r1, #32
 800756a:	4846      	ldr	r0, [pc, #280]	@ (8007684 <SD_Log+0x150>)
 800756c:	f010 ff7a 	bl	8018464 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 8007570:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007574:	4a44      	ldr	r2, [pc, #272]	@ (8007688 <SD_Log+0x154>)
 8007576:	2110      	movs	r1, #16
 8007578:	4618      	mov	r0, r3
 800757a:	f010 ff73 	bl	8018464 <sniprintf>
 800757e:	e01e      	b.n	80075be <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 8007580:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007584:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8007588:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 800758c:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 8007590:	9101      	str	r1, [sp, #4]
 8007592:	9200      	str	r2, [sp, #0]
 8007594:	4a3d      	ldr	r2, [pc, #244]	@ (800768c <SD_Log+0x158>)
 8007596:	2120      	movs	r1, #32
 8007598:	483a      	ldr	r0, [pc, #232]	@ (8007684 <SD_Log+0x150>)
 800759a:	f010 ff63 	bl	8018464 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 800759e:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 80075a2:	4619      	mov	r1, r3
 80075a4:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 80075a8:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 80075ac:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 80075b0:	9201      	str	r2, [sp, #4]
 80075b2:	9300      	str	r3, [sp, #0]
 80075b4:	460b      	mov	r3, r1
 80075b6:	4a36      	ldr	r2, [pc, #216]	@ (8007690 <SD_Log+0x15c>)
 80075b8:	2110      	movs	r1, #16
 80075ba:	f010 ff53 	bl	8018464 <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 80075be:	2212      	movs	r2, #18
 80075c0:	4930      	ldr	r1, [pc, #192]	@ (8007684 <SD_Log+0x150>)
 80075c2:	4834      	ldr	r0, [pc, #208]	@ (8007694 <SD_Log+0x160>)
 80075c4:	f00e fe2a 	bl	801621c <f_open>
 80075c8:	4603      	mov	r3, r0
 80075ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 80075ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d001      	beq.n	80075da <SD_Log+0xa6>
 80075d6:	2300      	movs	r3, #0
 80075d8:	e04b      	b.n	8007672 <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 80075da:	4b2e      	ldr	r3, [pc, #184]	@ (8007694 <SD_Log+0x160>)
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	4619      	mov	r1, r3
 80075e0:	482c      	ldr	r0, [pc, #176]	@ (8007694 <SD_Log+0x160>)
 80075e2:	f00f f9f2 	bl	80169ca <f_lseek>
 80075e6:	4603      	mov	r3, r0
 80075e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 80075ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d004      	beq.n	80075fe <SD_Log+0xca>
		f_close(&logFile);
 80075f4:	4827      	ldr	r0, [pc, #156]	@ (8007694 <SD_Log+0x160>)
 80075f6:	f00f f9be 	bl	8016976 <f_close>
		return false;
 80075fa:	2300      	movs	r3, #0
 80075fc:	e039      	b.n	8007672 <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 80075fe:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8007602:	f107 0010 	add.w	r0, r7, #16
 8007606:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800760a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	9300      	str	r3, [sp, #0]
 8007612:	4613      	mov	r3, r2
 8007614:	4a20      	ldr	r2, [pc, #128]	@ (8007698 <SD_Log+0x164>)
 8007616:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800761a:	f010 ff23 	bl	8018464 <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 800761e:	f107 0310 	add.w	r3, r7, #16
 8007622:	4618      	mov	r0, r3
 8007624:	f7f8 fe4c 	bl	80002c0 <strlen>
 8007628:	4602      	mov	r2, r0
 800762a:	f107 030c 	add.w	r3, r7, #12
 800762e:	f107 0110 	add.w	r1, r7, #16
 8007632:	4818      	ldr	r0, [pc, #96]	@ (8007694 <SD_Log+0x160>)
 8007634:	f00e ffac 	bl	8016590 <f_write>
 8007638:	4603      	mov	r3, r0
 800763a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 800763e:	4815      	ldr	r0, [pc, #84]	@ (8007694 <SD_Log+0x160>)
 8007640:	f00f f999 	bl	8016976 <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 8007644:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007648:	2b00      	cmp	r3, #0
 800764a:	d10e      	bne.n	800766a <SD_Log+0x136>
 800764c:	f107 0310 	add.w	r3, r7, #16
 8007650:	4618      	mov	r0, r3
 8007652:	f7f8 fe35 	bl	80002c0 <strlen>
 8007656:	4602      	mov	r2, r0
 8007658:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800765c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	429a      	cmp	r2, r3
 8007664:	d101      	bne.n	800766a <SD_Log+0x136>
 8007666:	2301      	movs	r3, #1
 8007668:	e000      	b.n	800766c <SD_Log+0x138>
 800766a:	2300      	movs	r3, #0
 800766c:	f003 0301 	and.w	r3, r3, #1
 8007670:	b2db      	uxtb	r3, r3
}
 8007672:	4618      	mov	r0, r3
 8007674:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}
 800767c:	20002950 	.word	0x20002950
 8007680:	0801ab4c 	.word	0x0801ab4c
 8007684:	20002954 	.word	0x20002954
 8007688:	0801ab60 	.word	0x0801ab60
 800768c:	0801ab6c 	.word	0x0801ab6c
 8007690:	0801ab80 	.word	0x0801ab80
 8007694:	20002720 	.word	0x20002720
 8007698:	0801ab94 	.word	0x0801ab94

0800769c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800769c:	b580      	push	{r7, lr}
 800769e:	b082      	sub	sp, #8
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80076a4:	f000 fd66 	bl	8008174 <HAL_GetTick>
 80076a8:	4603      	mov	r3, r0
 80076aa:	4a04      	ldr	r2, [pc, #16]	@ (80076bc <SPI_Timer_On+0x20>)
 80076ac:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80076ae:	4a04      	ldr	r2, [pc, #16]	@ (80076c0 <SPI_Timer_On+0x24>)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6013      	str	r3, [r2, #0]
}
 80076b4:	bf00      	nop
 80076b6:	3708      	adds	r7, #8
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	20002978 	.word	0x20002978
 80076c0:	2000297c 	.word	0x2000297c

080076c4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80076c4:	b580      	push	{r7, lr}
 80076c6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80076c8:	f000 fd54 	bl	8008174 <HAL_GetTick>
 80076cc:	4602      	mov	r2, r0
 80076ce:	4b06      	ldr	r3, [pc, #24]	@ (80076e8 <SPI_Timer_Status+0x24>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	1ad2      	subs	r2, r2, r3
 80076d4:	4b05      	ldr	r3, [pc, #20]	@ (80076ec <SPI_Timer_Status+0x28>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	429a      	cmp	r2, r3
 80076da:	bf34      	ite	cc
 80076dc:	2301      	movcc	r3, #1
 80076de:	2300      	movcs	r3, #0
 80076e0:	b2db      	uxtb	r3, r3
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	bd80      	pop	{r7, pc}
 80076e6:	bf00      	nop
 80076e8:	20002978 	.word	0x20002978
 80076ec:	2000297c 	.word	0x2000297c

080076f0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b086      	sub	sp, #24
 80076f4:	af02      	add	r7, sp, #8
 80076f6:	4603      	mov	r3, r0
 80076f8:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80076fa:	f107 020f 	add.w	r2, r7, #15
 80076fe:	1df9      	adds	r1, r7, #7
 8007700:	2332      	movs	r3, #50	@ 0x32
 8007702:	9300      	str	r3, [sp, #0]
 8007704:	2301      	movs	r3, #1
 8007706:	4804      	ldr	r0, [pc, #16]	@ (8007718 <xchg_spi+0x28>)
 8007708:	f007 f83f 	bl	800e78a <HAL_SPI_TransmitReceive>
    return rxDat;
 800770c:	7bfb      	ldrb	r3, [r7, #15]
}
 800770e:	4618      	mov	r0, r3
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	200011e8 	.word	0x200011e8

0800771c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800771c:	b590      	push	{r4, r7, lr}
 800771e:	b085      	sub	sp, #20
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007726:	2300      	movs	r3, #0
 8007728:	60fb      	str	r3, [r7, #12]
 800772a:	e00a      	b.n	8007742 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	18d4      	adds	r4, r2, r3
 8007732:	20ff      	movs	r0, #255	@ 0xff
 8007734:	f7ff ffdc 	bl	80076f0 <xchg_spi>
 8007738:	4603      	mov	r3, r0
 800773a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	3301      	adds	r3, #1
 8007740:	60fb      	str	r3, [r7, #12]
 8007742:	68fa      	ldr	r2, [r7, #12]
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	429a      	cmp	r2, r3
 8007748:	d3f0      	bcc.n	800772c <rcvr_spi_multi+0x10>
	}
}
 800774a:	bf00      	nop
 800774c:	bf00      	nop
 800774e:	3714      	adds	r7, #20
 8007750:	46bd      	mov	sp, r7
 8007752:	bd90      	pop	{r4, r7, pc}

08007754 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b082      	sub	sp, #8
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	b29a      	uxth	r2, r3
 8007762:	f04f 33ff 	mov.w	r3, #4294967295
 8007766:	6879      	ldr	r1, [r7, #4]
 8007768:	4803      	ldr	r0, [pc, #12]	@ (8007778 <xmit_spi_multi+0x24>)
 800776a:	f006 fe98 	bl	800e49e <HAL_SPI_Transmit>
}
 800776e:	bf00      	nop
 8007770:	3708      	adds	r7, #8
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop
 8007778:	200011e8 	.word	0x200011e8

0800777c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b086      	sub	sp, #24
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8007784:	f000 fcf6 	bl	8008174 <HAL_GetTick>
 8007788:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800778e:	20ff      	movs	r0, #255	@ 0xff
 8007790:	f7ff ffae 	bl	80076f0 <xchg_spi>
 8007794:	4603      	mov	r3, r0
 8007796:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8007798:	7bfb      	ldrb	r3, [r7, #15]
 800779a:	2bff      	cmp	r3, #255	@ 0xff
 800779c:	d007      	beq.n	80077ae <wait_ready+0x32>
 800779e:	f000 fce9 	bl	8008174 <HAL_GetTick>
 80077a2:	4602      	mov	r2, r0
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	1ad3      	subs	r3, r2, r3
 80077a8:	693a      	ldr	r2, [r7, #16]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d8ef      	bhi.n	800778e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80077ae:	7bfb      	ldrb	r3, [r7, #15]
 80077b0:	2bff      	cmp	r3, #255	@ 0xff
 80077b2:	bf0c      	ite	eq
 80077b4:	2301      	moveq	r3, #1
 80077b6:	2300      	movne	r3, #0
 80077b8:	b2db      	uxtb	r3, r3
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3718      	adds	r7, #24
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
	...

080077c4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80077c8:	2201      	movs	r2, #1
 80077ca:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80077ce:	4804      	ldr	r0, [pc, #16]	@ (80077e0 <despiselect+0x1c>)
 80077d0:	f003 f980 	bl	800aad4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80077d4:	20ff      	movs	r0, #255	@ 0xff
 80077d6:	f7ff ff8b 	bl	80076f0 <xchg_spi>

}
 80077da:	bf00      	nop
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	48000800 	.word	0x48000800

080077e4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80077e8:	2200      	movs	r2, #0
 80077ea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80077ee:	480a      	ldr	r0, [pc, #40]	@ (8007818 <spiselect+0x34>)
 80077f0:	f003 f970 	bl	800aad4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80077f4:	20ff      	movs	r0, #255	@ 0xff
 80077f6:	f7ff ff7b 	bl	80076f0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80077fa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80077fe:	f7ff ffbd 	bl	800777c <wait_ready>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d001      	beq.n	800780c <spiselect+0x28>
 8007808:	2301      	movs	r3, #1
 800780a:	e002      	b.n	8007812 <spiselect+0x2e>

	despiselect();
 800780c:	f7ff ffda 	bl	80077c4 <despiselect>
	return 0;	/* Timeout */
 8007810:	2300      	movs	r3, #0
}
 8007812:	4618      	mov	r0, r3
 8007814:	bd80      	pop	{r7, pc}
 8007816:	bf00      	nop
 8007818:	48000800 	.word	0x48000800

0800781c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8007826:	20c8      	movs	r0, #200	@ 0xc8
 8007828:	f7ff ff38 	bl	800769c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800782c:	20ff      	movs	r0, #255	@ 0xff
 800782e:	f7ff ff5f 	bl	80076f0 <xchg_spi>
 8007832:	4603      	mov	r3, r0
 8007834:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8007836:	7bfb      	ldrb	r3, [r7, #15]
 8007838:	2bff      	cmp	r3, #255	@ 0xff
 800783a:	d104      	bne.n	8007846 <rcvr_datablock+0x2a>
 800783c:	f7ff ff42 	bl	80076c4 <SPI_Timer_Status>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d1f2      	bne.n	800782c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8007846:	7bfb      	ldrb	r3, [r7, #15]
 8007848:	2bfe      	cmp	r3, #254	@ 0xfe
 800784a:	d001      	beq.n	8007850 <rcvr_datablock+0x34>
 800784c:	2300      	movs	r3, #0
 800784e:	e00a      	b.n	8007866 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8007850:	6839      	ldr	r1, [r7, #0]
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f7ff ff62 	bl	800771c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8007858:	20ff      	movs	r0, #255	@ 0xff
 800785a:	f7ff ff49 	bl	80076f0 <xchg_spi>
 800785e:	20ff      	movs	r0, #255	@ 0xff
 8007860:	f7ff ff46 	bl	80076f0 <xchg_spi>

	return 1;						/* Function succeeded */
 8007864:	2301      	movs	r3, #1
}
 8007866:	4618      	mov	r0, r3
 8007868:	3710      	adds	r7, #16
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}

0800786e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800786e:	b580      	push	{r7, lr}
 8007870:	b084      	sub	sp, #16
 8007872:	af00      	add	r7, sp, #0
 8007874:	6078      	str	r0, [r7, #4]
 8007876:	460b      	mov	r3, r1
 8007878:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800787a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800787e:	f7ff ff7d 	bl	800777c <wait_ready>
 8007882:	4603      	mov	r3, r0
 8007884:	2b00      	cmp	r3, #0
 8007886:	d101      	bne.n	800788c <xmit_datablock+0x1e>
 8007888:	2300      	movs	r3, #0
 800788a:	e01e      	b.n	80078ca <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800788c:	78fb      	ldrb	r3, [r7, #3]
 800788e:	4618      	mov	r0, r3
 8007890:	f7ff ff2e 	bl	80076f0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8007894:	78fb      	ldrb	r3, [r7, #3]
 8007896:	2bfd      	cmp	r3, #253	@ 0xfd
 8007898:	d016      	beq.n	80078c8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800789a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f7ff ff58 	bl	8007754 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80078a4:	20ff      	movs	r0, #255	@ 0xff
 80078a6:	f7ff ff23 	bl	80076f0 <xchg_spi>
 80078aa:	20ff      	movs	r0, #255	@ 0xff
 80078ac:	f7ff ff20 	bl	80076f0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80078b0:	20ff      	movs	r0, #255	@ 0xff
 80078b2:	f7ff ff1d 	bl	80076f0 <xchg_spi>
 80078b6:	4603      	mov	r3, r0
 80078b8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80078ba:	7bfb      	ldrb	r3, [r7, #15]
 80078bc:	f003 031f 	and.w	r3, r3, #31
 80078c0:	2b05      	cmp	r3, #5
 80078c2:	d001      	beq.n	80078c8 <xmit_datablock+0x5a>
 80078c4:	2300      	movs	r3, #0
 80078c6:	e000      	b.n	80078ca <xmit_datablock+0x5c>
	}
	return 1;
 80078c8:	2301      	movs	r3, #1
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3710      	adds	r7, #16
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b084      	sub	sp, #16
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	4603      	mov	r3, r0
 80078da:	6039      	str	r1, [r7, #0]
 80078dc:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80078de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	da0e      	bge.n	8007904 <send_cmd+0x32>
		cmd &= 0x7F;
 80078e6:	79fb      	ldrb	r3, [r7, #7]
 80078e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078ec:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80078ee:	2100      	movs	r1, #0
 80078f0:	2037      	movs	r0, #55	@ 0x37
 80078f2:	f7ff ffee 	bl	80078d2 <send_cmd>
 80078f6:	4603      	mov	r3, r0
 80078f8:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80078fa:	7bbb      	ldrb	r3, [r7, #14]
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d901      	bls.n	8007904 <send_cmd+0x32>
 8007900:	7bbb      	ldrb	r3, [r7, #14]
 8007902:	e051      	b.n	80079a8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8007904:	79fb      	ldrb	r3, [r7, #7]
 8007906:	2b0c      	cmp	r3, #12
 8007908:	d008      	beq.n	800791c <send_cmd+0x4a>
		despiselect();
 800790a:	f7ff ff5b 	bl	80077c4 <despiselect>
		if (!spiselect()) return 0xFF;
 800790e:	f7ff ff69 	bl	80077e4 <spiselect>
 8007912:	4603      	mov	r3, r0
 8007914:	2b00      	cmp	r3, #0
 8007916:	d101      	bne.n	800791c <send_cmd+0x4a>
 8007918:	23ff      	movs	r3, #255	@ 0xff
 800791a:	e045      	b.n	80079a8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800791c:	79fb      	ldrb	r3, [r7, #7]
 800791e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007922:	b2db      	uxtb	r3, r3
 8007924:	4618      	mov	r0, r3
 8007926:	f7ff fee3 	bl	80076f0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	0e1b      	lsrs	r3, r3, #24
 800792e:	b2db      	uxtb	r3, r3
 8007930:	4618      	mov	r0, r3
 8007932:	f7ff fedd 	bl	80076f0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	0c1b      	lsrs	r3, r3, #16
 800793a:	b2db      	uxtb	r3, r3
 800793c:	4618      	mov	r0, r3
 800793e:	f7ff fed7 	bl	80076f0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	0a1b      	lsrs	r3, r3, #8
 8007946:	b2db      	uxtb	r3, r3
 8007948:	4618      	mov	r0, r3
 800794a:	f7ff fed1 	bl	80076f0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	b2db      	uxtb	r3, r3
 8007952:	4618      	mov	r0, r3
 8007954:	f7ff fecc 	bl	80076f0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8007958:	2301      	movs	r3, #1
 800795a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800795c:	79fb      	ldrb	r3, [r7, #7]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d101      	bne.n	8007966 <send_cmd+0x94>
 8007962:	2395      	movs	r3, #149	@ 0x95
 8007964:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8007966:	79fb      	ldrb	r3, [r7, #7]
 8007968:	2b08      	cmp	r3, #8
 800796a:	d101      	bne.n	8007970 <send_cmd+0x9e>
 800796c:	2387      	movs	r3, #135	@ 0x87
 800796e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8007970:	7bfb      	ldrb	r3, [r7, #15]
 8007972:	4618      	mov	r0, r3
 8007974:	f7ff febc 	bl	80076f0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8007978:	79fb      	ldrb	r3, [r7, #7]
 800797a:	2b0c      	cmp	r3, #12
 800797c:	d102      	bne.n	8007984 <send_cmd+0xb2>
 800797e:	20ff      	movs	r0, #255	@ 0xff
 8007980:	f7ff feb6 	bl	80076f0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8007984:	230a      	movs	r3, #10
 8007986:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8007988:	20ff      	movs	r0, #255	@ 0xff
 800798a:	f7ff feb1 	bl	80076f0 <xchg_spi>
 800798e:	4603      	mov	r3, r0
 8007990:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8007992:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007996:	2b00      	cmp	r3, #0
 8007998:	da05      	bge.n	80079a6 <send_cmd+0xd4>
 800799a:	7bfb      	ldrb	r3, [r7, #15]
 800799c:	3b01      	subs	r3, #1
 800799e:	73fb      	strb	r3, [r7, #15]
 80079a0:	7bfb      	ldrb	r3, [r7, #15]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d1f0      	bne.n	8007988 <send_cmd+0xb6>

	return res;							/* Return received response */
 80079a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3710      	adds	r7, #16
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}

080079b0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80079b0:	b590      	push	{r4, r7, lr}
 80079b2:	b085      	sub	sp, #20
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	4603      	mov	r3, r0
 80079b8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80079ba:	79fb      	ldrb	r3, [r7, #7]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d001      	beq.n	80079c4 <USER_SPI_initialize+0x14>
 80079c0:	2301      	movs	r3, #1
 80079c2:	e0d6      	b.n	8007b72 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80079c4:	4b6d      	ldr	r3, [pc, #436]	@ (8007b7c <USER_SPI_initialize+0x1cc>)
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	f003 0302 	and.w	r3, r3, #2
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d003      	beq.n	80079da <USER_SPI_initialize+0x2a>
 80079d2:	4b6a      	ldr	r3, [pc, #424]	@ (8007b7c <USER_SPI_initialize+0x1cc>)
 80079d4:	781b      	ldrb	r3, [r3, #0]
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	e0cb      	b.n	8007b72 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80079da:	4b69      	ldr	r3, [pc, #420]	@ (8007b80 <USER_SPI_initialize+0x1d0>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80079e4:	4b66      	ldr	r3, [pc, #408]	@ (8007b80 <USER_SPI_initialize+0x1d0>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 80079ec:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80079ee:	230a      	movs	r3, #10
 80079f0:	73fb      	strb	r3, [r7, #15]
 80079f2:	e005      	b.n	8007a00 <USER_SPI_initialize+0x50>
 80079f4:	20ff      	movs	r0, #255	@ 0xff
 80079f6:	f7ff fe7b 	bl	80076f0 <xchg_spi>
 80079fa:	7bfb      	ldrb	r3, [r7, #15]
 80079fc:	3b01      	subs	r3, #1
 80079fe:	73fb      	strb	r3, [r7, #15]
 8007a00:	7bfb      	ldrb	r3, [r7, #15]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1f6      	bne.n	80079f4 <USER_SPI_initialize+0x44>

	ty = 0;
 8007a06:	2300      	movs	r3, #0
 8007a08:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8007a0a:	2100      	movs	r1, #0
 8007a0c:	2000      	movs	r0, #0
 8007a0e:	f7ff ff60 	bl	80078d2 <send_cmd>
 8007a12:	4603      	mov	r3, r0
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	f040 808b 	bne.w	8007b30 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8007a1a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8007a1e:	f7ff fe3d 	bl	800769c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8007a22:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8007a26:	2008      	movs	r0, #8
 8007a28:	f7ff ff53 	bl	80078d2 <send_cmd>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d151      	bne.n	8007ad6 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8007a32:	2300      	movs	r3, #0
 8007a34:	73fb      	strb	r3, [r7, #15]
 8007a36:	e00d      	b.n	8007a54 <USER_SPI_initialize+0xa4>
 8007a38:	7bfc      	ldrb	r4, [r7, #15]
 8007a3a:	20ff      	movs	r0, #255	@ 0xff
 8007a3c:	f7ff fe58 	bl	80076f0 <xchg_spi>
 8007a40:	4603      	mov	r3, r0
 8007a42:	461a      	mov	r2, r3
 8007a44:	f104 0310 	add.w	r3, r4, #16
 8007a48:	443b      	add	r3, r7
 8007a4a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007a4e:	7bfb      	ldrb	r3, [r7, #15]
 8007a50:	3301      	adds	r3, #1
 8007a52:	73fb      	strb	r3, [r7, #15]
 8007a54:	7bfb      	ldrb	r3, [r7, #15]
 8007a56:	2b03      	cmp	r3, #3
 8007a58:	d9ee      	bls.n	8007a38 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8007a5a:	7abb      	ldrb	r3, [r7, #10]
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d167      	bne.n	8007b30 <USER_SPI_initialize+0x180>
 8007a60:	7afb      	ldrb	r3, [r7, #11]
 8007a62:	2baa      	cmp	r3, #170	@ 0xaa
 8007a64:	d164      	bne.n	8007b30 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8007a66:	bf00      	nop
 8007a68:	f7ff fe2c 	bl	80076c4 <SPI_Timer_Status>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d007      	beq.n	8007a82 <USER_SPI_initialize+0xd2>
 8007a72:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007a76:	20a9      	movs	r0, #169	@ 0xa9
 8007a78:	f7ff ff2b 	bl	80078d2 <send_cmd>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d1f2      	bne.n	8007a68 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8007a82:	f7ff fe1f 	bl	80076c4 <SPI_Timer_Status>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d051      	beq.n	8007b30 <USER_SPI_initialize+0x180>
 8007a8c:	2100      	movs	r1, #0
 8007a8e:	203a      	movs	r0, #58	@ 0x3a
 8007a90:	f7ff ff1f 	bl	80078d2 <send_cmd>
 8007a94:	4603      	mov	r3, r0
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d14a      	bne.n	8007b30 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	73fb      	strb	r3, [r7, #15]
 8007a9e:	e00d      	b.n	8007abc <USER_SPI_initialize+0x10c>
 8007aa0:	7bfc      	ldrb	r4, [r7, #15]
 8007aa2:	20ff      	movs	r0, #255	@ 0xff
 8007aa4:	f7ff fe24 	bl	80076f0 <xchg_spi>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	461a      	mov	r2, r3
 8007aac:	f104 0310 	add.w	r3, r4, #16
 8007ab0:	443b      	add	r3, r7
 8007ab2:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007ab6:	7bfb      	ldrb	r3, [r7, #15]
 8007ab8:	3301      	adds	r3, #1
 8007aba:	73fb      	strb	r3, [r7, #15]
 8007abc:	7bfb      	ldrb	r3, [r7, #15]
 8007abe:	2b03      	cmp	r3, #3
 8007ac0:	d9ee      	bls.n	8007aa0 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8007ac2:	7a3b      	ldrb	r3, [r7, #8]
 8007ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d001      	beq.n	8007ad0 <USER_SPI_initialize+0x120>
 8007acc:	230c      	movs	r3, #12
 8007ace:	e000      	b.n	8007ad2 <USER_SPI_initialize+0x122>
 8007ad0:	2304      	movs	r3, #4
 8007ad2:	737b      	strb	r3, [r7, #13]
 8007ad4:	e02c      	b.n	8007b30 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	20a9      	movs	r0, #169	@ 0xa9
 8007ada:	f7ff fefa 	bl	80078d2 <send_cmd>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d804      	bhi.n	8007aee <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007ae4:	2302      	movs	r3, #2
 8007ae6:	737b      	strb	r3, [r7, #13]
 8007ae8:	23a9      	movs	r3, #169	@ 0xa9
 8007aea:	73bb      	strb	r3, [r7, #14]
 8007aec:	e003      	b.n	8007af6 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8007aee:	2301      	movs	r3, #1
 8007af0:	737b      	strb	r3, [r7, #13]
 8007af2:	2301      	movs	r3, #1
 8007af4:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007af6:	bf00      	nop
 8007af8:	f7ff fde4 	bl	80076c4 <SPI_Timer_Status>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d007      	beq.n	8007b12 <USER_SPI_initialize+0x162>
 8007b02:	7bbb      	ldrb	r3, [r7, #14]
 8007b04:	2100      	movs	r1, #0
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7ff fee3 	bl	80078d2 <send_cmd>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d1f2      	bne.n	8007af8 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8007b12:	f7ff fdd7 	bl	80076c4 <SPI_Timer_Status>
 8007b16:	4603      	mov	r3, r0
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d007      	beq.n	8007b2c <USER_SPI_initialize+0x17c>
 8007b1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007b20:	2010      	movs	r0, #16
 8007b22:	f7ff fed6 	bl	80078d2 <send_cmd>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d001      	beq.n	8007b30 <USER_SPI_initialize+0x180>
				ty = 0;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8007b30:	4a14      	ldr	r2, [pc, #80]	@ (8007b84 <USER_SPI_initialize+0x1d4>)
 8007b32:	7b7b      	ldrb	r3, [r7, #13]
 8007b34:	7013      	strb	r3, [r2, #0]
	despiselect();
 8007b36:	f7ff fe45 	bl	80077c4 <despiselect>

	if (ty) {			/* OK */
 8007b3a:	7b7b      	ldrb	r3, [r7, #13]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d012      	beq.n	8007b66 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8007b40:	4b0f      	ldr	r3, [pc, #60]	@ (8007b80 <USER_SPI_initialize+0x1d0>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007b80 <USER_SPI_initialize+0x1d0>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f042 0208 	orr.w	r2, r2, #8
 8007b52:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8007b54:	4b09      	ldr	r3, [pc, #36]	@ (8007b7c <USER_SPI_initialize+0x1cc>)
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	f023 0301 	bic.w	r3, r3, #1
 8007b5e:	b2da      	uxtb	r2, r3
 8007b60:	4b06      	ldr	r3, [pc, #24]	@ (8007b7c <USER_SPI_initialize+0x1cc>)
 8007b62:	701a      	strb	r2, [r3, #0]
 8007b64:	e002      	b.n	8007b6c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007b66:	4b05      	ldr	r3, [pc, #20]	@ (8007b7c <USER_SPI_initialize+0x1cc>)
 8007b68:	2201      	movs	r2, #1
 8007b6a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007b6c:	4b03      	ldr	r3, [pc, #12]	@ (8007b7c <USER_SPI_initialize+0x1cc>)
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	b2db      	uxtb	r3, r3
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3714      	adds	r7, #20
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd90      	pop	{r4, r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	20000008 	.word	0x20000008
 8007b80:	200011e8 	.word	0x200011e8
 8007b84:	20002974 	.word	0x20002974

08007b88 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	4603      	mov	r3, r0
 8007b90:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8007b92:	79fb      	ldrb	r3, [r7, #7]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d001      	beq.n	8007b9c <USER_SPI_status+0x14>
 8007b98:	2301      	movs	r3, #1
 8007b9a:	e002      	b.n	8007ba2 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007b9c:	4b04      	ldr	r3, [pc, #16]	@ (8007bb0 <USER_SPI_status+0x28>)
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	b2db      	uxtb	r3, r3
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	370c      	adds	r7, #12
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bac:	4770      	bx	lr
 8007bae:	bf00      	nop
 8007bb0:	20000008 	.word	0x20000008

08007bb4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b084      	sub	sp, #16
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	60b9      	str	r1, [r7, #8]
 8007bbc:	607a      	str	r2, [r7, #4]
 8007bbe:	603b      	str	r3, [r7, #0]
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007bc4:	7bfb      	ldrb	r3, [r7, #15]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d102      	bne.n	8007bd0 <USER_SPI_read+0x1c>
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d101      	bne.n	8007bd4 <USER_SPI_read+0x20>
 8007bd0:	2304      	movs	r3, #4
 8007bd2:	e04d      	b.n	8007c70 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007bd4:	4b28      	ldr	r3, [pc, #160]	@ (8007c78 <USER_SPI_read+0xc4>)
 8007bd6:	781b      	ldrb	r3, [r3, #0]
 8007bd8:	b2db      	uxtb	r3, r3
 8007bda:	f003 0301 	and.w	r3, r3, #1
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d001      	beq.n	8007be6 <USER_SPI_read+0x32>
 8007be2:	2303      	movs	r3, #3
 8007be4:	e044      	b.n	8007c70 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007be6:	4b25      	ldr	r3, [pc, #148]	@ (8007c7c <USER_SPI_read+0xc8>)
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	f003 0308 	and.w	r3, r3, #8
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d102      	bne.n	8007bf8 <USER_SPI_read+0x44>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	025b      	lsls	r3, r3, #9
 8007bf6:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d111      	bne.n	8007c22 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8007bfe:	6879      	ldr	r1, [r7, #4]
 8007c00:	2011      	movs	r0, #17
 8007c02:	f7ff fe66 	bl	80078d2 <send_cmd>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d129      	bne.n	8007c60 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007c0c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007c10:	68b8      	ldr	r0, [r7, #8]
 8007c12:	f7ff fe03 	bl	800781c <rcvr_datablock>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d021      	beq.n	8007c60 <USER_SPI_read+0xac>
			count = 0;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	603b      	str	r3, [r7, #0]
 8007c20:	e01e      	b.n	8007c60 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8007c22:	6879      	ldr	r1, [r7, #4]
 8007c24:	2012      	movs	r0, #18
 8007c26:	f7ff fe54 	bl	80078d2 <send_cmd>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d117      	bne.n	8007c60 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007c30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007c34:	68b8      	ldr	r0, [r7, #8]
 8007c36:	f7ff fdf1 	bl	800781c <rcvr_datablock>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d00a      	beq.n	8007c56 <USER_SPI_read+0xa2>
				buff += 512;
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007c46:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	3b01      	subs	r3, #1
 8007c4c:	603b      	str	r3, [r7, #0]
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d1ed      	bne.n	8007c30 <USER_SPI_read+0x7c>
 8007c54:	e000      	b.n	8007c58 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8007c56:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007c58:	2100      	movs	r1, #0
 8007c5a:	200c      	movs	r0, #12
 8007c5c:	f7ff fe39 	bl	80078d2 <send_cmd>
		}
	}
	despiselect();
 8007c60:	f7ff fdb0 	bl	80077c4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	bf14      	ite	ne
 8007c6a:	2301      	movne	r3, #1
 8007c6c:	2300      	moveq	r3, #0
 8007c6e:	b2db      	uxtb	r3, r3
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	20000008 	.word	0x20000008
 8007c7c:	20002974 	.word	0x20002974

08007c80 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b084      	sub	sp, #16
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	60b9      	str	r1, [r7, #8]
 8007c88:	607a      	str	r2, [r7, #4]
 8007c8a:	603b      	str	r3, [r7, #0]
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007c90:	7bfb      	ldrb	r3, [r7, #15]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d102      	bne.n	8007c9c <USER_SPI_write+0x1c>
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d101      	bne.n	8007ca0 <USER_SPI_write+0x20>
 8007c9c:	2304      	movs	r3, #4
 8007c9e:	e063      	b.n	8007d68 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007ca0:	4b33      	ldr	r3, [pc, #204]	@ (8007d70 <USER_SPI_write+0xf0>)
 8007ca2:	781b      	ldrb	r3, [r3, #0]
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	f003 0301 	and.w	r3, r3, #1
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d001      	beq.n	8007cb2 <USER_SPI_write+0x32>
 8007cae:	2303      	movs	r3, #3
 8007cb0:	e05a      	b.n	8007d68 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8007cb2:	4b2f      	ldr	r3, [pc, #188]	@ (8007d70 <USER_SPI_write+0xf0>)
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	f003 0304 	and.w	r3, r3, #4
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d001      	beq.n	8007cc4 <USER_SPI_write+0x44>
 8007cc0:	2302      	movs	r3, #2
 8007cc2:	e051      	b.n	8007d68 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007cc4:	4b2b      	ldr	r3, [pc, #172]	@ (8007d74 <USER_SPI_write+0xf4>)
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	f003 0308 	and.w	r3, r3, #8
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d102      	bne.n	8007cd6 <USER_SPI_write+0x56>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	025b      	lsls	r3, r3, #9
 8007cd4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d110      	bne.n	8007cfe <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007cdc:	6879      	ldr	r1, [r7, #4]
 8007cde:	2018      	movs	r0, #24
 8007ce0:	f7ff fdf7 	bl	80078d2 <send_cmd>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d136      	bne.n	8007d58 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007cea:	21fe      	movs	r1, #254	@ 0xfe
 8007cec:	68b8      	ldr	r0, [r7, #8]
 8007cee:	f7ff fdbe 	bl	800786e <xmit_datablock>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d02f      	beq.n	8007d58 <USER_SPI_write+0xd8>
			count = 0;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	603b      	str	r3, [r7, #0]
 8007cfc:	e02c      	b.n	8007d58 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8007cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8007d74 <USER_SPI_write+0xf4>)
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	f003 0306 	and.w	r3, r3, #6
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d003      	beq.n	8007d12 <USER_SPI_write+0x92>
 8007d0a:	6839      	ldr	r1, [r7, #0]
 8007d0c:	2097      	movs	r0, #151	@ 0x97
 8007d0e:	f7ff fde0 	bl	80078d2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007d12:	6879      	ldr	r1, [r7, #4]
 8007d14:	2019      	movs	r0, #25
 8007d16:	f7ff fddc 	bl	80078d2 <send_cmd>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d11b      	bne.n	8007d58 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007d20:	21fc      	movs	r1, #252	@ 0xfc
 8007d22:	68b8      	ldr	r0, [r7, #8]
 8007d24:	f7ff fda3 	bl	800786e <xmit_datablock>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d00a      	beq.n	8007d44 <USER_SPI_write+0xc4>
				buff += 512;
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007d34:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	3b01      	subs	r3, #1
 8007d3a:	603b      	str	r3, [r7, #0]
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d1ee      	bne.n	8007d20 <USER_SPI_write+0xa0>
 8007d42:	e000      	b.n	8007d46 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007d44:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007d46:	21fd      	movs	r1, #253	@ 0xfd
 8007d48:	2000      	movs	r0, #0
 8007d4a:	f7ff fd90 	bl	800786e <xmit_datablock>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d101      	bne.n	8007d58 <USER_SPI_write+0xd8>
 8007d54:	2301      	movs	r3, #1
 8007d56:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007d58:	f7ff fd34 	bl	80077c4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	bf14      	ite	ne
 8007d62:	2301      	movne	r3, #1
 8007d64:	2300      	moveq	r3, #0
 8007d66:	b2db      	uxtb	r3, r3
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3710      	adds	r7, #16
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	20000008 	.word	0x20000008
 8007d74:	20002974 	.word	0x20002974

08007d78 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b08c      	sub	sp, #48	@ 0x30
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	4603      	mov	r3, r0
 8007d80:	603a      	str	r2, [r7, #0]
 8007d82:	71fb      	strb	r3, [r7, #7]
 8007d84:	460b      	mov	r3, r1
 8007d86:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007d88:	79fb      	ldrb	r3, [r7, #7]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d001      	beq.n	8007d92 <USER_SPI_ioctl+0x1a>
 8007d8e:	2304      	movs	r3, #4
 8007d90:	e15a      	b.n	8008048 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007d92:	4baf      	ldr	r3, [pc, #700]	@ (8008050 <USER_SPI_ioctl+0x2d8>)
 8007d94:	781b      	ldrb	r3, [r3, #0]
 8007d96:	b2db      	uxtb	r3, r3
 8007d98:	f003 0301 	and.w	r3, r3, #1
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d001      	beq.n	8007da4 <USER_SPI_ioctl+0x2c>
 8007da0:	2303      	movs	r3, #3
 8007da2:	e151      	b.n	8008048 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007daa:	79bb      	ldrb	r3, [r7, #6]
 8007dac:	2b04      	cmp	r3, #4
 8007dae:	f200 8136 	bhi.w	800801e <USER_SPI_ioctl+0x2a6>
 8007db2:	a201      	add	r2, pc, #4	@ (adr r2, 8007db8 <USER_SPI_ioctl+0x40>)
 8007db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db8:	08007dcd 	.word	0x08007dcd
 8007dbc:	08007de1 	.word	0x08007de1
 8007dc0:	0800801f 	.word	0x0800801f
 8007dc4:	08007e8d 	.word	0x08007e8d
 8007dc8:	08007f83 	.word	0x08007f83
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007dcc:	f7ff fd0a 	bl	80077e4 <spiselect>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f000 8127 	beq.w	8008026 <USER_SPI_ioctl+0x2ae>
 8007dd8:	2300      	movs	r3, #0
 8007dda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007dde:	e122      	b.n	8008026 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007de0:	2100      	movs	r1, #0
 8007de2:	2009      	movs	r0, #9
 8007de4:	f7ff fd75 	bl	80078d2 <send_cmd>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	f040 811d 	bne.w	800802a <USER_SPI_ioctl+0x2b2>
 8007df0:	f107 030c 	add.w	r3, r7, #12
 8007df4:	2110      	movs	r1, #16
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7ff fd10 	bl	800781c <rcvr_datablock>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	f000 8113 	beq.w	800802a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007e04:	7b3b      	ldrb	r3, [r7, #12]
 8007e06:	099b      	lsrs	r3, r3, #6
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	2b01      	cmp	r3, #1
 8007e0c:	d111      	bne.n	8007e32 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007e0e:	7d7b      	ldrb	r3, [r7, #21]
 8007e10:	461a      	mov	r2, r3
 8007e12:	7d3b      	ldrb	r3, [r7, #20]
 8007e14:	021b      	lsls	r3, r3, #8
 8007e16:	4413      	add	r3, r2
 8007e18:	461a      	mov	r2, r3
 8007e1a:	7cfb      	ldrb	r3, [r7, #19]
 8007e1c:	041b      	lsls	r3, r3, #16
 8007e1e:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8007e22:	4413      	add	r3, r2
 8007e24:	3301      	adds	r3, #1
 8007e26:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007e28:	69fb      	ldr	r3, [r7, #28]
 8007e2a:	029a      	lsls	r2, r3, #10
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	601a      	str	r2, [r3, #0]
 8007e30:	e028      	b.n	8007e84 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007e32:	7c7b      	ldrb	r3, [r7, #17]
 8007e34:	f003 030f 	and.w	r3, r3, #15
 8007e38:	b2da      	uxtb	r2, r3
 8007e3a:	7dbb      	ldrb	r3, [r7, #22]
 8007e3c:	09db      	lsrs	r3, r3, #7
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	4413      	add	r3, r2
 8007e42:	b2da      	uxtb	r2, r3
 8007e44:	7d7b      	ldrb	r3, [r7, #21]
 8007e46:	005b      	lsls	r3, r3, #1
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	f003 0306 	and.w	r3, r3, #6
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	4413      	add	r3, r2
 8007e52:	b2db      	uxtb	r3, r3
 8007e54:	3302      	adds	r3, #2
 8007e56:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007e5a:	7d3b      	ldrb	r3, [r7, #20]
 8007e5c:	099b      	lsrs	r3, r3, #6
 8007e5e:	b2db      	uxtb	r3, r3
 8007e60:	461a      	mov	r2, r3
 8007e62:	7cfb      	ldrb	r3, [r7, #19]
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	441a      	add	r2, r3
 8007e68:	7cbb      	ldrb	r3, [r7, #18]
 8007e6a:	029b      	lsls	r3, r3, #10
 8007e6c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007e70:	4413      	add	r3, r2
 8007e72:	3301      	adds	r3, #1
 8007e74:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007e76:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007e7a:	3b09      	subs	r3, #9
 8007e7c:	69fa      	ldr	r2, [r7, #28]
 8007e7e:	409a      	lsls	r2, r3
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007e84:	2300      	movs	r3, #0
 8007e86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007e8a:	e0ce      	b.n	800802a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007e8c:	4b71      	ldr	r3, [pc, #452]	@ (8008054 <USER_SPI_ioctl+0x2dc>)
 8007e8e:	781b      	ldrb	r3, [r3, #0]
 8007e90:	f003 0304 	and.w	r3, r3, #4
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d031      	beq.n	8007efc <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007e98:	2100      	movs	r1, #0
 8007e9a:	208d      	movs	r0, #141	@ 0x8d
 8007e9c:	f7ff fd19 	bl	80078d2 <send_cmd>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	f040 80c3 	bne.w	800802e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007ea8:	20ff      	movs	r0, #255	@ 0xff
 8007eaa:	f7ff fc21 	bl	80076f0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007eae:	f107 030c 	add.w	r3, r7, #12
 8007eb2:	2110      	movs	r1, #16
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	f7ff fcb1 	bl	800781c <rcvr_datablock>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f000 80b6 	beq.w	800802e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8007ec2:	2330      	movs	r3, #48	@ 0x30
 8007ec4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007ec8:	e007      	b.n	8007eda <USER_SPI_ioctl+0x162>
 8007eca:	20ff      	movs	r0, #255	@ 0xff
 8007ecc:	f7ff fc10 	bl	80076f0 <xchg_spi>
 8007ed0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007ed4:	3b01      	subs	r3, #1
 8007ed6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007eda:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1f3      	bne.n	8007eca <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007ee2:	7dbb      	ldrb	r3, [r7, #22]
 8007ee4:	091b      	lsrs	r3, r3, #4
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	461a      	mov	r2, r3
 8007eea:	2310      	movs	r3, #16
 8007eec:	fa03 f202 	lsl.w	r2, r3, r2
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007efa:	e098      	b.n	800802e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007efc:	2100      	movs	r1, #0
 8007efe:	2009      	movs	r0, #9
 8007f00:	f7ff fce7 	bl	80078d2 <send_cmd>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	f040 8091 	bne.w	800802e <USER_SPI_ioctl+0x2b6>
 8007f0c:	f107 030c 	add.w	r3, r7, #12
 8007f10:	2110      	movs	r1, #16
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7ff fc82 	bl	800781c <rcvr_datablock>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	f000 8087 	beq.w	800802e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007f20:	4b4c      	ldr	r3, [pc, #304]	@ (8008054 <USER_SPI_ioctl+0x2dc>)
 8007f22:	781b      	ldrb	r3, [r3, #0]
 8007f24:	f003 0302 	and.w	r3, r3, #2
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d012      	beq.n	8007f52 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007f2c:	7dbb      	ldrb	r3, [r7, #22]
 8007f2e:	005b      	lsls	r3, r3, #1
 8007f30:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8007f34:	7dfa      	ldrb	r2, [r7, #23]
 8007f36:	09d2      	lsrs	r2, r2, #7
 8007f38:	b2d2      	uxtb	r2, r2
 8007f3a:	4413      	add	r3, r2
 8007f3c:	1c5a      	adds	r2, r3, #1
 8007f3e:	7e7b      	ldrb	r3, [r7, #25]
 8007f40:	099b      	lsrs	r3, r3, #6
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	3b01      	subs	r3, #1
 8007f46:	fa02 f303 	lsl.w	r3, r2, r3
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	601a      	str	r2, [r3, #0]
 8007f50:	e013      	b.n	8007f7a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8007f52:	7dbb      	ldrb	r3, [r7, #22]
 8007f54:	109b      	asrs	r3, r3, #2
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	f003 031f 	and.w	r3, r3, #31
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	7dfa      	ldrb	r2, [r7, #23]
 8007f60:	00d2      	lsls	r2, r2, #3
 8007f62:	f002 0218 	and.w	r2, r2, #24
 8007f66:	7df9      	ldrb	r1, [r7, #23]
 8007f68:	0949      	lsrs	r1, r1, #5
 8007f6a:	b2c9      	uxtb	r1, r1
 8007f6c:	440a      	add	r2, r1
 8007f6e:	3201      	adds	r2, #1
 8007f70:	fb02 f303 	mul.w	r3, r2, r3
 8007f74:	461a      	mov	r2, r3
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007f80:	e055      	b.n	800802e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007f82:	4b34      	ldr	r3, [pc, #208]	@ (8008054 <USER_SPI_ioctl+0x2dc>)
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	f003 0306 	and.w	r3, r3, #6
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d051      	beq.n	8008032 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007f8e:	f107 020c 	add.w	r2, r7, #12
 8007f92:	79fb      	ldrb	r3, [r7, #7]
 8007f94:	210b      	movs	r1, #11
 8007f96:	4618      	mov	r0, r3
 8007f98:	f7ff feee 	bl	8007d78 <USER_SPI_ioctl>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d149      	bne.n	8008036 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007fa2:	7b3b      	ldrb	r3, [r7, #12]
 8007fa4:	099b      	lsrs	r3, r3, #6
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d104      	bne.n	8007fb6 <USER_SPI_ioctl+0x23e>
 8007fac:	7dbb      	ldrb	r3, [r7, #22]
 8007fae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d041      	beq.n	800803a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	623b      	str	r3, [r7, #32]
 8007fba:	6a3b      	ldr	r3, [r7, #32]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007fc0:	6a3b      	ldr	r3, [r7, #32]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8007fc6:	4b23      	ldr	r3, [pc, #140]	@ (8008054 <USER_SPI_ioctl+0x2dc>)
 8007fc8:	781b      	ldrb	r3, [r3, #0]
 8007fca:	f003 0308 	and.w	r3, r3, #8
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d105      	bne.n	8007fde <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8007fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd4:	025b      	lsls	r3, r3, #9
 8007fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fda:	025b      	lsls	r3, r3, #9
 8007fdc:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8007fde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fe0:	2020      	movs	r0, #32
 8007fe2:	f7ff fc76 	bl	80078d2 <send_cmd>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d128      	bne.n	800803e <USER_SPI_ioctl+0x2c6>
 8007fec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007fee:	2021      	movs	r0, #33	@ 0x21
 8007ff0:	f7ff fc6f 	bl	80078d2 <send_cmd>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d121      	bne.n	800803e <USER_SPI_ioctl+0x2c6>
 8007ffa:	2100      	movs	r1, #0
 8007ffc:	2026      	movs	r0, #38	@ 0x26
 8007ffe:	f7ff fc68 	bl	80078d2 <send_cmd>
 8008002:	4603      	mov	r3, r0
 8008004:	2b00      	cmp	r3, #0
 8008006:	d11a      	bne.n	800803e <USER_SPI_ioctl+0x2c6>
 8008008:	f247 5030 	movw	r0, #30000	@ 0x7530
 800800c:	f7ff fbb6 	bl	800777c <wait_ready>
 8008010:	4603      	mov	r3, r0
 8008012:	2b00      	cmp	r3, #0
 8008014:	d013      	beq.n	800803e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8008016:	2300      	movs	r3, #0
 8008018:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800801c:	e00f      	b.n	800803e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800801e:	2304      	movs	r3, #4
 8008020:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008024:	e00c      	b.n	8008040 <USER_SPI_ioctl+0x2c8>
		break;
 8008026:	bf00      	nop
 8008028:	e00a      	b.n	8008040 <USER_SPI_ioctl+0x2c8>
		break;
 800802a:	bf00      	nop
 800802c:	e008      	b.n	8008040 <USER_SPI_ioctl+0x2c8>
		break;
 800802e:	bf00      	nop
 8008030:	e006      	b.n	8008040 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008032:	bf00      	nop
 8008034:	e004      	b.n	8008040 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008036:	bf00      	nop
 8008038:	e002      	b.n	8008040 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800803a:	bf00      	nop
 800803c:	e000      	b.n	8008040 <USER_SPI_ioctl+0x2c8>
		break;
 800803e:	bf00      	nop
	}

	despiselect();
 8008040:	f7ff fbc0 	bl	80077c4 <despiselect>

	return res;
 8008044:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008048:	4618      	mov	r0, r3
 800804a:	3730      	adds	r7, #48	@ 0x30
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}
 8008050:	20000008 	.word	0x20000008
 8008054:	20002974 	.word	0x20002974

08008058 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008058:	480d      	ldr	r0, [pc, #52]	@ (8008090 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800805a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800805c:	f7fc fed6 	bl	8004e0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008060:	480c      	ldr	r0, [pc, #48]	@ (8008094 <LoopForever+0x6>)
  ldr r1, =_edata
 8008062:	490d      	ldr	r1, [pc, #52]	@ (8008098 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008064:	4a0d      	ldr	r2, [pc, #52]	@ (800809c <LoopForever+0xe>)
  movs r3, #0
 8008066:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008068:	e002      	b.n	8008070 <LoopCopyDataInit>

0800806a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800806a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800806c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800806e:	3304      	adds	r3, #4

08008070 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008070:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008072:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008074:	d3f9      	bcc.n	800806a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008076:	4a0a      	ldr	r2, [pc, #40]	@ (80080a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008078:	4c0a      	ldr	r4, [pc, #40]	@ (80080a4 <LoopForever+0x16>)
  movs r3, #0
 800807a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800807c:	e001      	b.n	8008082 <LoopFillZerobss>

0800807e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800807e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008080:	3204      	adds	r2, #4

08008082 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008082:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008084:	d3fb      	bcc.n	800807e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8008086:	f010 fafb 	bl	8018680 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800808a:	f7fb fe87 	bl	8003d9c <main>

0800808e <LoopForever>:

LoopForever:
    b LoopForever
 800808e:	e7fe      	b.n	800808e <LoopForever>
  ldr   r0, =_estack
 8008090:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8008094:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008098:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 800809c:	0801cf0c 	.word	0x0801cf0c
  ldr r2, =_sbss
 80080a0:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 80080a4:	20003ed8 	.word	0x20003ed8

080080a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80080a8:	e7fe      	b.n	80080a8 <ADC1_2_IRQHandler>

080080aa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80080aa:	b580      	push	{r7, lr}
 80080ac:	b082      	sub	sp, #8
 80080ae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80080b0:	2300      	movs	r3, #0
 80080b2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80080b4:	2003      	movs	r0, #3
 80080b6:	f001 fd8b 	bl	8009bd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80080ba:	200f      	movs	r0, #15
 80080bc:	f000 f80e 	bl	80080dc <HAL_InitTick>
 80080c0:	4603      	mov	r3, r0
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d002      	beq.n	80080cc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	71fb      	strb	r3, [r7, #7]
 80080ca:	e001      	b.n	80080d0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80080cc:	f7fc fb0a 	bl	80046e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80080d0:	79fb      	ldrb	r3, [r7, #7]

}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3708      	adds	r7, #8
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}
	...

080080dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80080e4:	2300      	movs	r3, #0
 80080e6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80080e8:	4b16      	ldr	r3, [pc, #88]	@ (8008144 <HAL_InitTick+0x68>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d022      	beq.n	8008136 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80080f0:	4b15      	ldr	r3, [pc, #84]	@ (8008148 <HAL_InitTick+0x6c>)
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	4b13      	ldr	r3, [pc, #76]	@ (8008144 <HAL_InitTick+0x68>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80080fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8008100:	fbb2 f3f3 	udiv	r3, r2, r3
 8008104:	4618      	mov	r0, r3
 8008106:	f001 fd96 	bl	8009c36 <HAL_SYSTICK_Config>
 800810a:	4603      	mov	r3, r0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d10f      	bne.n	8008130 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2b0f      	cmp	r3, #15
 8008114:	d809      	bhi.n	800812a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008116:	2200      	movs	r2, #0
 8008118:	6879      	ldr	r1, [r7, #4]
 800811a:	f04f 30ff 	mov.w	r0, #4294967295
 800811e:	f001 fd62 	bl	8009be6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008122:	4a0a      	ldr	r2, [pc, #40]	@ (800814c <HAL_InitTick+0x70>)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6013      	str	r3, [r2, #0]
 8008128:	e007      	b.n	800813a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800812a:	2301      	movs	r3, #1
 800812c:	73fb      	strb	r3, [r7, #15]
 800812e:	e004      	b.n	800813a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008130:	2301      	movs	r3, #1
 8008132:	73fb      	strb	r3, [r7, #15]
 8008134:	e001      	b.n	800813a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800813a:	7bfb      	ldrb	r3, [r7, #15]
}
 800813c:	4618      	mov	r0, r3
 800813e:	3710      	adds	r7, #16
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}
 8008144:	20000010 	.word	0x20000010
 8008148:	20000004 	.word	0x20000004
 800814c:	2000000c 	.word	0x2000000c

08008150 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008150:	b480      	push	{r7}
 8008152:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008154:	4b05      	ldr	r3, [pc, #20]	@ (800816c <HAL_IncTick+0x1c>)
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	4b05      	ldr	r3, [pc, #20]	@ (8008170 <HAL_IncTick+0x20>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4413      	add	r3, r2
 800815e:	4a03      	ldr	r2, [pc, #12]	@ (800816c <HAL_IncTick+0x1c>)
 8008160:	6013      	str	r3, [r2, #0]
}
 8008162:	bf00      	nop
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr
 800816c:	20002980 	.word	0x20002980
 8008170:	20000010 	.word	0x20000010

08008174 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008174:	b480      	push	{r7}
 8008176:	af00      	add	r7, sp, #0
  return uwTick;
 8008178:	4b03      	ldr	r3, [pc, #12]	@ (8008188 <HAL_GetTick+0x14>)
 800817a:	681b      	ldr	r3, [r3, #0]
}
 800817c:	4618      	mov	r0, r3
 800817e:	46bd      	mov	sp, r7
 8008180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008184:	4770      	bx	lr
 8008186:	bf00      	nop
 8008188:	20002980 	.word	0x20002980

0800818c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b084      	sub	sp, #16
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008194:	f7ff ffee 	bl	8008174 <HAL_GetTick>
 8008198:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081a4:	d004      	beq.n	80081b0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80081a6:	4b09      	ldr	r3, [pc, #36]	@ (80081cc <HAL_Delay+0x40>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	68fa      	ldr	r2, [r7, #12]
 80081ac:	4413      	add	r3, r2
 80081ae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80081b0:	bf00      	nop
 80081b2:	f7ff ffdf 	bl	8008174 <HAL_GetTick>
 80081b6:	4602      	mov	r2, r0
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	1ad3      	subs	r3, r2, r3
 80081bc:	68fa      	ldr	r2, [r7, #12]
 80081be:	429a      	cmp	r2, r3
 80081c0:	d8f7      	bhi.n	80081b2 <HAL_Delay+0x26>
  {
  }
}
 80081c2:	bf00      	nop
 80081c4:	bf00      	nop
 80081c6:	3710      	adds	r7, #16
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	20000010 	.word	0x20000010

080081d0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80081d0:	b480      	push	{r7}
 80081d2:	b083      	sub	sp, #12
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	431a      	orrs	r2, r3
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	609a      	str	r2, [r3, #8]
}
 80081ea:	bf00      	nop
 80081ec:	370c      	adds	r7, #12
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr

080081f6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80081f6:	b480      	push	{r7}
 80081f8:	b083      	sub	sp, #12
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
 80081fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	431a      	orrs	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	609a      	str	r2, [r3, #8]
}
 8008210:	bf00      	nop
 8008212:	370c      	adds	r7, #12
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr

0800821c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800821c:	b480      	push	{r7}
 800821e:	b083      	sub	sp, #12
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	689b      	ldr	r3, [r3, #8]
 8008228:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800822c:	4618      	mov	r0, r3
 800822e:	370c      	adds	r7, #12
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008238:	b480      	push	{r7}
 800823a:	b087      	sub	sp, #28
 800823c:	af00      	add	r7, sp, #0
 800823e:	60f8      	str	r0, [r7, #12]
 8008240:	60b9      	str	r1, [r7, #8]
 8008242:	607a      	str	r2, [r7, #4]
 8008244:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	3360      	adds	r3, #96	@ 0x60
 800824a:	461a      	mov	r2, r3
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	4413      	add	r3, r2
 8008252:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	4b08      	ldr	r3, [pc, #32]	@ (800827c <LL_ADC_SetOffset+0x44>)
 800825a:	4013      	ands	r3, r2
 800825c:	687a      	ldr	r2, [r7, #4]
 800825e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8008262:	683a      	ldr	r2, [r7, #0]
 8008264:	430a      	orrs	r2, r1
 8008266:	4313      	orrs	r3, r2
 8008268:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008270:	bf00      	nop
 8008272:	371c      	adds	r7, #28
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr
 800827c:	03fff000 	.word	0x03fff000

08008280 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008280:	b480      	push	{r7}
 8008282:	b085      	sub	sp, #20
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
 8008288:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	3360      	adds	r3, #96	@ 0x60
 800828e:	461a      	mov	r2, r3
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	009b      	lsls	r3, r3, #2
 8008294:	4413      	add	r3, r2
 8008296:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3714      	adds	r7, #20
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr

080082ac <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b087      	sub	sp, #28
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	3360      	adds	r3, #96	@ 0x60
 80082bc:	461a      	mov	r2, r3
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	4413      	add	r3, r2
 80082c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	431a      	orrs	r2, r3
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80082d6:	bf00      	nop
 80082d8:	371c      	adds	r7, #28
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr

080082e2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80082e2:	b480      	push	{r7}
 80082e4:	b087      	sub	sp, #28
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	60f8      	str	r0, [r7, #12]
 80082ea:	60b9      	str	r1, [r7, #8]
 80082ec:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	3360      	adds	r3, #96	@ 0x60
 80082f2:	461a      	mov	r2, r3
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	4413      	add	r3, r2
 80082fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	431a      	orrs	r2, r3
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800830c:	bf00      	nop
 800830e:	371c      	adds	r7, #28
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr

08008318 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008318:	b480      	push	{r7}
 800831a:	b087      	sub	sp, #28
 800831c:	af00      	add	r7, sp, #0
 800831e:	60f8      	str	r0, [r7, #12]
 8008320:	60b9      	str	r1, [r7, #8]
 8008322:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	3360      	adds	r3, #96	@ 0x60
 8008328:	461a      	mov	r2, r3
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	009b      	lsls	r3, r3, #2
 800832e:	4413      	add	r3, r2
 8008330:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	431a      	orrs	r2, r3
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008342:	bf00      	nop
 8008344:	371c      	adds	r7, #28
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr

0800834e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800834e:	b480      	push	{r7}
 8008350:	b083      	sub	sp, #12
 8008352:	af00      	add	r7, sp, #0
 8008354:	6078      	str	r0, [r7, #4]
 8008356:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	695b      	ldr	r3, [r3, #20]
 800835c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	431a      	orrs	r2, r3
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	615a      	str	r2, [r3, #20]
}
 8008368:	bf00      	nop
 800836a:	370c      	adds	r7, #12
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	68db      	ldr	r3, [r3, #12]
 8008380:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008384:	2b00      	cmp	r3, #0
 8008386:	d101      	bne.n	800838c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008388:	2301      	movs	r3, #1
 800838a:	e000      	b.n	800838e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	370c      	adds	r7, #12
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr

0800839a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800839a:	b480      	push	{r7}
 800839c:	b087      	sub	sp, #28
 800839e:	af00      	add	r7, sp, #0
 80083a0:	60f8      	str	r0, [r7, #12]
 80083a2:	60b9      	str	r1, [r7, #8]
 80083a4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	3330      	adds	r3, #48	@ 0x30
 80083aa:	461a      	mov	r2, r3
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	0a1b      	lsrs	r3, r3, #8
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	f003 030c 	and.w	r3, r3, #12
 80083b6:	4413      	add	r3, r2
 80083b8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	681a      	ldr	r2, [r3, #0]
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	f003 031f 	and.w	r3, r3, #31
 80083c4:	211f      	movs	r1, #31
 80083c6:	fa01 f303 	lsl.w	r3, r1, r3
 80083ca:	43db      	mvns	r3, r3
 80083cc:	401a      	ands	r2, r3
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	0e9b      	lsrs	r3, r3, #26
 80083d2:	f003 011f 	and.w	r1, r3, #31
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	f003 031f 	and.w	r3, r3, #31
 80083dc:	fa01 f303 	lsl.w	r3, r1, r3
 80083e0:	431a      	orrs	r2, r3
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80083e6:	bf00      	nop
 80083e8:	371c      	adds	r7, #28
 80083ea:	46bd      	mov	sp, r7
 80083ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f0:	4770      	bx	lr

080083f2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80083f2:	b480      	push	{r7}
 80083f4:	b087      	sub	sp, #28
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	60f8      	str	r0, [r7, #12]
 80083fa:	60b9      	str	r1, [r7, #8]
 80083fc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	3314      	adds	r3, #20
 8008402:	461a      	mov	r2, r3
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	0e5b      	lsrs	r3, r3, #25
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	f003 0304 	and.w	r3, r3, #4
 800840e:	4413      	add	r3, r2
 8008410:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	0d1b      	lsrs	r3, r3, #20
 800841a:	f003 031f 	and.w	r3, r3, #31
 800841e:	2107      	movs	r1, #7
 8008420:	fa01 f303 	lsl.w	r3, r1, r3
 8008424:	43db      	mvns	r3, r3
 8008426:	401a      	ands	r2, r3
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	0d1b      	lsrs	r3, r3, #20
 800842c:	f003 031f 	and.w	r3, r3, #31
 8008430:	6879      	ldr	r1, [r7, #4]
 8008432:	fa01 f303 	lsl.w	r3, r1, r3
 8008436:	431a      	orrs	r2, r3
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800843c:	bf00      	nop
 800843e:	371c      	adds	r7, #28
 8008440:	46bd      	mov	sp, r7
 8008442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008446:	4770      	bx	lr

08008448 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008448:	b480      	push	{r7}
 800844a:	b085      	sub	sp, #20
 800844c:	af00      	add	r7, sp, #0
 800844e:	60f8      	str	r0, [r7, #12]
 8008450:	60b9      	str	r1, [r7, #8]
 8008452:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008460:	43db      	mvns	r3, r3
 8008462:	401a      	ands	r2, r3
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f003 0318 	and.w	r3, r3, #24
 800846a:	4908      	ldr	r1, [pc, #32]	@ (800848c <LL_ADC_SetChannelSingleDiff+0x44>)
 800846c:	40d9      	lsrs	r1, r3
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	400b      	ands	r3, r1
 8008472:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008476:	431a      	orrs	r2, r3
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800847e:	bf00      	nop
 8008480:	3714      	adds	r7, #20
 8008482:	46bd      	mov	sp, r7
 8008484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008488:	4770      	bx	lr
 800848a:	bf00      	nop
 800848c:	0007ffff 	.word	0x0007ffff

08008490 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008490:	b480      	push	{r7}
 8008492:	b083      	sub	sp, #12
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	f003 031f 	and.w	r3, r3, #31
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr

080084ac <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80084bc:	4618      	mov	r0, r3
 80084be:	370c      	adds	r7, #12
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr

080084c8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b083      	sub	sp, #12
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80084d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	6093      	str	r3, [r2, #8]
}
 80084e0:	bf00      	nop
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr

080084ec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008500:	d101      	bne.n	8008506 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008502:	2301      	movs	r3, #1
 8008504:	e000      	b.n	8008508 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008506:	2300      	movs	r3, #0
}
 8008508:	4618      	mov	r0, r3
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	689b      	ldr	r3, [r3, #8]
 8008520:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8008524:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008528:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800854c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008550:	d101      	bne.n	8008556 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008552:	2301      	movs	r3, #1
 8008554:	e000      	b.n	8008558 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008556:	2300      	movs	r3, #0
}
 8008558:	4618      	mov	r0, r3
 800855a:	370c      	adds	r7, #12
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr

08008564 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008574:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008578:	f043 0201 	orr.w	r2, r3, #1
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8008580:	bf00      	nop
 8008582:	370c      	adds	r7, #12
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800859c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80085a0:	f043 0202 	orr.w	r2, r3, #2
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80085a8:	bf00      	nop
 80085aa:	370c      	adds	r7, #12
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b083      	sub	sp, #12
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	689b      	ldr	r3, [r3, #8]
 80085c0:	f003 0301 	and.w	r3, r3, #1
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d101      	bne.n	80085cc <LL_ADC_IsEnabled+0x18>
 80085c8:	2301      	movs	r3, #1
 80085ca:	e000      	b.n	80085ce <LL_ADC_IsEnabled+0x1a>
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	370c      	adds	r7, #12
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr

080085da <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80085da:	b480      	push	{r7}
 80085dc:	b083      	sub	sp, #12
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	689b      	ldr	r3, [r3, #8]
 80085e6:	f003 0302 	and.w	r3, r3, #2
 80085ea:	2b02      	cmp	r3, #2
 80085ec:	d101      	bne.n	80085f2 <LL_ADC_IsDisableOngoing+0x18>
 80085ee:	2301      	movs	r3, #1
 80085f0:	e000      	b.n	80085f4 <LL_ADC_IsDisableOngoing+0x1a>
 80085f2:	2300      	movs	r3, #0
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	370c      	adds	r7, #12
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr

08008600 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8008600:	b480      	push	{r7}
 8008602:	b083      	sub	sp, #12
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008610:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008614:	f043 0204 	orr.w	r2, r3, #4
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800861c:	bf00      	nop
 800861e:	370c      	adds	r7, #12
 8008620:	46bd      	mov	sp, r7
 8008622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008626:	4770      	bx	lr

08008628 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8008628:	b480      	push	{r7}
 800862a:	b083      	sub	sp, #12
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008638:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800863c:	f043 0210 	orr.w	r2, r3, #16
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8008644:	bf00      	nop
 8008646:	370c      	adds	r7, #12
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr

08008650 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008650:	b480      	push	{r7}
 8008652:	b083      	sub	sp, #12
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	f003 0304 	and.w	r3, r3, #4
 8008660:	2b04      	cmp	r3, #4
 8008662:	d101      	bne.n	8008668 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008664:	2301      	movs	r3, #1
 8008666:	e000      	b.n	800866a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008668:	2300      	movs	r3, #0
}
 800866a:	4618      	mov	r0, r3
 800866c:	370c      	adds	r7, #12
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr

08008676 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8008676:	b480      	push	{r7}
 8008678:	b083      	sub	sp, #12
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	689b      	ldr	r3, [r3, #8]
 8008682:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008686:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800868a:	f043 0220 	orr.w	r2, r3, #32
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8008692:	bf00      	nop
 8008694:	370c      	adds	r7, #12
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr

0800869e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800869e:	b480      	push	{r7}
 80086a0:	b083      	sub	sp, #12
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	689b      	ldr	r3, [r3, #8]
 80086aa:	f003 0308 	and.w	r3, r3, #8
 80086ae:	2b08      	cmp	r3, #8
 80086b0:	d101      	bne.n	80086b6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80086b2:	2301      	movs	r3, #1
 80086b4:	e000      	b.n	80086b8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80086b6:	2300      	movs	r3, #0
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	370c      	adds	r7, #12
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80086c4:	b590      	push	{r4, r7, lr}
 80086c6:	b089      	sub	sp, #36	@ 0x24
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80086cc:	2300      	movs	r3, #0
 80086ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80086d0:	2300      	movs	r3, #0
 80086d2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d101      	bne.n	80086de <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	e167      	b.n	80089ae <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	695b      	ldr	r3, [r3, #20]
 80086e2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d109      	bne.n	8008700 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f7fc f81d 	bl	800472c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4618      	mov	r0, r3
 8008706:	f7ff fef1 	bl	80084ec <LL_ADC_IsDeepPowerDownEnabled>
 800870a:	4603      	mov	r3, r0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d004      	beq.n	800871a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4618      	mov	r0, r3
 8008716:	f7ff fed7 	bl	80084c8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4618      	mov	r0, r3
 8008720:	f7ff ff0c 	bl	800853c <LL_ADC_IsInternalRegulatorEnabled>
 8008724:	4603      	mov	r3, r0
 8008726:	2b00      	cmp	r3, #0
 8008728:	d115      	bne.n	8008756 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4618      	mov	r0, r3
 8008730:	f7ff fef0 	bl	8008514 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008734:	4ba0      	ldr	r3, [pc, #640]	@ (80089b8 <HAL_ADC_Init+0x2f4>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	099b      	lsrs	r3, r3, #6
 800873a:	4aa0      	ldr	r2, [pc, #640]	@ (80089bc <HAL_ADC_Init+0x2f8>)
 800873c:	fba2 2303 	umull	r2, r3, r2, r3
 8008740:	099b      	lsrs	r3, r3, #6
 8008742:	3301      	adds	r3, #1
 8008744:	005b      	lsls	r3, r3, #1
 8008746:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008748:	e002      	b.n	8008750 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	3b01      	subs	r3, #1
 800874e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d1f9      	bne.n	800874a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4618      	mov	r0, r3
 800875c:	f7ff feee 	bl	800853c <LL_ADC_IsInternalRegulatorEnabled>
 8008760:	4603      	mov	r3, r0
 8008762:	2b00      	cmp	r3, #0
 8008764:	d10d      	bne.n	8008782 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800876a:	f043 0210 	orr.w	r2, r3, #16
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008776:	f043 0201 	orr.w	r2, r3, #1
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800877e:	2301      	movs	r3, #1
 8008780:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4618      	mov	r0, r3
 8008788:	f7ff ff62 	bl	8008650 <LL_ADC_REG_IsConversionOngoing>
 800878c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008792:	f003 0310 	and.w	r3, r3, #16
 8008796:	2b00      	cmp	r3, #0
 8008798:	f040 8100 	bne.w	800899c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	f040 80fc 	bne.w	800899c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087a8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80087ac:	f043 0202 	orr.w	r2, r3, #2
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4618      	mov	r0, r3
 80087ba:	f7ff fefb 	bl	80085b4 <LL_ADC_IsEnabled>
 80087be:	4603      	mov	r3, r0
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d111      	bne.n	80087e8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80087c4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80087c8:	f7ff fef4 	bl	80085b4 <LL_ADC_IsEnabled>
 80087cc:	4604      	mov	r4, r0
 80087ce:	487c      	ldr	r0, [pc, #496]	@ (80089c0 <HAL_ADC_Init+0x2fc>)
 80087d0:	f7ff fef0 	bl	80085b4 <LL_ADC_IsEnabled>
 80087d4:	4603      	mov	r3, r0
 80087d6:	4323      	orrs	r3, r4
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d105      	bne.n	80087e8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	4619      	mov	r1, r3
 80087e2:	4878      	ldr	r0, [pc, #480]	@ (80089c4 <HAL_ADC_Init+0x300>)
 80087e4:	f7ff fcf4 	bl	80081d0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	7f5b      	ldrb	r3, [r3, #29]
 80087ec:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80087f2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80087f8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80087fe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008806:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008808:	4313      	orrs	r3, r2
 800880a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008812:	2b01      	cmp	r3, #1
 8008814:	d106      	bne.n	8008824 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881a:	3b01      	subs	r3, #1
 800881c:	045b      	lsls	r3, r3, #17
 800881e:	69ba      	ldr	r2, [r7, #24]
 8008820:	4313      	orrs	r3, r2
 8008822:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008828:	2b00      	cmp	r3, #0
 800882a:	d009      	beq.n	8008840 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008830:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008838:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800883a:	69ba      	ldr	r2, [r7, #24]
 800883c:	4313      	orrs	r3, r2
 800883e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	68da      	ldr	r2, [r3, #12]
 8008846:	4b60      	ldr	r3, [pc, #384]	@ (80089c8 <HAL_ADC_Init+0x304>)
 8008848:	4013      	ands	r3, r2
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	6812      	ldr	r2, [r2, #0]
 800884e:	69b9      	ldr	r1, [r7, #24]
 8008850:	430b      	orrs	r3, r1
 8008852:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	691b      	ldr	r3, [r3, #16]
 800885a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	430a      	orrs	r2, r1
 8008868:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4618      	mov	r0, r3
 8008870:	f7ff ff15 	bl	800869e <LL_ADC_INJ_IsConversionOngoing>
 8008874:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d16d      	bne.n	8008958 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d16a      	bne.n	8008958 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008886:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800888e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008890:	4313      	orrs	r3, r2
 8008892:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	68db      	ldr	r3, [r3, #12]
 800889a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800889e:	f023 0302 	bic.w	r3, r3, #2
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	6812      	ldr	r2, [r2, #0]
 80088a6:	69b9      	ldr	r1, [r7, #24]
 80088a8:	430b      	orrs	r3, r1
 80088aa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	691b      	ldr	r3, [r3, #16]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d017      	beq.n	80088e4 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	691a      	ldr	r2, [r3, #16]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80088c2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80088cc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80088d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80088d4:	687a      	ldr	r2, [r7, #4]
 80088d6:	6911      	ldr	r1, [r2, #16]
 80088d8:	687a      	ldr	r2, [r7, #4]
 80088da:	6812      	ldr	r2, [r2, #0]
 80088dc:	430b      	orrs	r3, r1
 80088de:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80088e2:	e013      	b.n	800890c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	691a      	ldr	r2, [r3, #16]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80088f2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80088fc:	687a      	ldr	r2, [r7, #4]
 80088fe:	6812      	ldr	r2, [r2, #0]
 8008900:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008904:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008908:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008912:	2b01      	cmp	r3, #1
 8008914:	d118      	bne.n	8008948 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	691b      	ldr	r3, [r3, #16]
 800891c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008920:	f023 0304 	bic.w	r3, r3, #4
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800892c:	4311      	orrs	r1, r2
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008932:	4311      	orrs	r1, r2
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008938:	430a      	orrs	r2, r1
 800893a:	431a      	orrs	r2, r3
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f042 0201 	orr.w	r2, r2, #1
 8008944:	611a      	str	r2, [r3, #16]
 8008946:	e007      	b.n	8008958 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	691a      	ldr	r2, [r3, #16]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f022 0201 	bic.w	r2, r2, #1
 8008956:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	695b      	ldr	r3, [r3, #20]
 800895c:	2b01      	cmp	r3, #1
 800895e:	d10c      	bne.n	800897a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008966:	f023 010f 	bic.w	r1, r3, #15
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6a1b      	ldr	r3, [r3, #32]
 800896e:	1e5a      	subs	r2, r3, #1
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	430a      	orrs	r2, r1
 8008976:	631a      	str	r2, [r3, #48]	@ 0x30
 8008978:	e007      	b.n	800898a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f022 020f 	bic.w	r2, r2, #15
 8008988:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800898e:	f023 0303 	bic.w	r3, r3, #3
 8008992:	f043 0201 	orr.w	r2, r3, #1
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	65da      	str	r2, [r3, #92]	@ 0x5c
 800899a:	e007      	b.n	80089ac <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089a0:	f043 0210 	orr.w	r2, r3, #16
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80089ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3724      	adds	r7, #36	@ 0x24
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd90      	pop	{r4, r7, pc}
 80089b6:	bf00      	nop
 80089b8:	20000004 	.word	0x20000004
 80089bc:	053e2d63 	.word	0x053e2d63
 80089c0:	50000100 	.word	0x50000100
 80089c4:	50000300 	.word	0x50000300
 80089c8:	fff04007 	.word	0xfff04007

080089cc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b086      	sub	sp, #24
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80089d4:	4859      	ldr	r0, [pc, #356]	@ (8008b3c <HAL_ADC_Start+0x170>)
 80089d6:	f7ff fd5b 	bl	8008490 <LL_ADC_GetMultimode>
 80089da:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4618      	mov	r0, r3
 80089e2:	f7ff fe35 	bl	8008650 <LL_ADC_REG_IsConversionOngoing>
 80089e6:	4603      	mov	r3, r0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f040 809f 	bne.w	8008b2c <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d101      	bne.n	80089fc <HAL_ADC_Start+0x30>
 80089f8:	2302      	movs	r3, #2
 80089fa:	e09a      	b.n	8008b32 <HAL_ADC_Start+0x166>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2201      	movs	r2, #1
 8008a00:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 fe63 	bl	80096d0 <ADC_Enable>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8008a0e:	7dfb      	ldrb	r3, [r7, #23]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	f040 8086 	bne.w	8008b22 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a1a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008a1e:	f023 0301 	bic.w	r3, r3, #1
 8008a22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a44      	ldr	r2, [pc, #272]	@ (8008b40 <HAL_ADC_Start+0x174>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d002      	beq.n	8008a3a <HAL_ADC_Start+0x6e>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	e001      	b.n	8008a3e <HAL_ADC_Start+0x72>
 8008a3a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008a3e:	687a      	ldr	r2, [r7, #4]
 8008a40:	6812      	ldr	r2, [r2, #0]
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d002      	beq.n	8008a4c <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d105      	bne.n	8008a58 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a50:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008a60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a64:	d106      	bne.n	8008a74 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a6a:	f023 0206 	bic.w	r2, r3, #6
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	661a      	str	r2, [r3, #96]	@ 0x60
 8008a72:	e002      	b.n	8008a7a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2200      	movs	r2, #0
 8008a78:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	221c      	movs	r2, #28
 8008a80:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2200      	movs	r2, #0
 8008a86:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	4a2c      	ldr	r2, [pc, #176]	@ (8008b40 <HAL_ADC_Start+0x174>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d002      	beq.n	8008a9a <HAL_ADC_Start+0xce>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	e001      	b.n	8008a9e <HAL_ADC_Start+0xd2>
 8008a9a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008a9e:	687a      	ldr	r2, [r7, #4]
 8008aa0:	6812      	ldr	r2, [r2, #0]
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d008      	beq.n	8008ab8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d005      	beq.n	8008ab8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	2b05      	cmp	r3, #5
 8008ab0:	d002      	beq.n	8008ab8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	2b09      	cmp	r3, #9
 8008ab6:	d114      	bne.n	8008ae2 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	68db      	ldr	r3, [r3, #12]
 8008abe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d007      	beq.n	8008ad6 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008aca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008ace:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4618      	mov	r0, r3
 8008adc:	f7ff fd90 	bl	8008600 <LL_ADC_REG_StartConversion>
 8008ae0:	e026      	b.n	8008b30 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ae6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4a13      	ldr	r2, [pc, #76]	@ (8008b40 <HAL_ADC_Start+0x174>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d002      	beq.n	8008afe <HAL_ADC_Start+0x132>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	e001      	b.n	8008b02 <HAL_ADC_Start+0x136>
 8008afe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008b02:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	68db      	ldr	r3, [r3, #12]
 8008b08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d00f      	beq.n	8008b30 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b14:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008b18:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b20:	e006      	b.n	8008b30 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8008b2a:	e001      	b.n	8008b30 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8008b2c:	2302      	movs	r3, #2
 8008b2e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8008b30:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	3718      	adds	r7, #24
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}
 8008b3a:	bf00      	nop
 8008b3c:	50000300 	.word	0x50000300
 8008b40:	50000100 	.word	0x50000100

08008b44 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b084      	sub	sp, #16
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d101      	bne.n	8008b5a <HAL_ADC_Stop+0x16>
 8008b56:	2302      	movs	r3, #2
 8008b58:	e023      	b.n	8008ba2 <HAL_ADC_Stop+0x5e>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8008b62:	2103      	movs	r1, #3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 fcf7 	bl	8009558 <ADC_ConversionStop>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8008b6e:	7bfb      	ldrb	r3, [r7, #15]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d111      	bne.n	8008b98 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f000 fe31 	bl	80097dc <ADC_Disable>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8008b7e:	7bfb      	ldrb	r3, [r7, #15]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d109      	bne.n	8008b98 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b88:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008b8c:	f023 0301 	bic.w	r3, r3, #1
 8008b90:	f043 0201 	orr.w	r2, r3, #1
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3710      	adds	r7, #16
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
	...

08008bac <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b088      	sub	sp, #32
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008bb6:	4867      	ldr	r0, [pc, #412]	@ (8008d54 <HAL_ADC_PollForConversion+0x1a8>)
 8008bb8:	f7ff fc6a 	bl	8008490 <LL_ADC_GetMultimode>
 8008bbc:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	699b      	ldr	r3, [r3, #24]
 8008bc2:	2b08      	cmp	r3, #8
 8008bc4:	d102      	bne.n	8008bcc <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8008bc6:	2308      	movs	r3, #8
 8008bc8:	61fb      	str	r3, [r7, #28]
 8008bca:	e02a      	b.n	8008c22 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d005      	beq.n	8008bde <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	2b05      	cmp	r3, #5
 8008bd6:	d002      	beq.n	8008bde <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	2b09      	cmp	r3, #9
 8008bdc:	d111      	bne.n	8008c02 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	68db      	ldr	r3, [r3, #12]
 8008be4:	f003 0301 	and.w	r3, r3, #1
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d007      	beq.n	8008bfc <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bf0:	f043 0220 	orr.w	r2, r3, #32
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	e0a6      	b.n	8008d4a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8008bfc:	2304      	movs	r3, #4
 8008bfe:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8008c00:	e00f      	b.n	8008c22 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8008c02:	4854      	ldr	r0, [pc, #336]	@ (8008d54 <HAL_ADC_PollForConversion+0x1a8>)
 8008c04:	f7ff fc52 	bl	80084ac <LL_ADC_GetMultiDMATransfer>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d007      	beq.n	8008c1e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c12:	f043 0220 	orr.w	r2, r3, #32
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	e095      	b.n	8008d4a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8008c1e:	2304      	movs	r3, #4
 8008c20:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8008c22:	f7ff faa7 	bl	8008174 <HAL_GetTick>
 8008c26:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008c28:	e021      	b.n	8008c6e <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c30:	d01d      	beq.n	8008c6e <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8008c32:	f7ff fa9f 	bl	8008174 <HAL_GetTick>
 8008c36:	4602      	mov	r2, r0
 8008c38:	693b      	ldr	r3, [r7, #16]
 8008c3a:	1ad3      	subs	r3, r2, r3
 8008c3c:	683a      	ldr	r2, [r7, #0]
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d302      	bcc.n	8008c48 <HAL_ADC_PollForConversion+0x9c>
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d112      	bne.n	8008c6e <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	681a      	ldr	r2, [r3, #0]
 8008c4e:	69fb      	ldr	r3, [r7, #28]
 8008c50:	4013      	ands	r3, r2
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d10b      	bne.n	8008c6e <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c5a:	f043 0204 	orr.w	r2, r3, #4
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2200      	movs	r2, #0
 8008c66:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8008c6a:	2303      	movs	r3, #3
 8008c6c:	e06d      	b.n	8008d4a <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	681a      	ldr	r2, [r3, #0]
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	4013      	ands	r3, r2
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d0d6      	beq.n	8008c2a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c80:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f7ff fb71 	bl	8008374 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008c92:	4603      	mov	r3, r0
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d01c      	beq.n	8008cd2 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	7f5b      	ldrb	r3, [r3, #29]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d118      	bne.n	8008cd2 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f003 0308 	and.w	r3, r3, #8
 8008caa:	2b08      	cmp	r3, #8
 8008cac:	d111      	bne.n	8008cd2 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cb2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cbe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d105      	bne.n	8008cd2 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cca:	f043 0201 	orr.w	r2, r3, #1
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a20      	ldr	r2, [pc, #128]	@ (8008d58 <HAL_ADC_PollForConversion+0x1ac>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d002      	beq.n	8008ce2 <HAL_ADC_PollForConversion+0x136>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	e001      	b.n	8008ce6 <HAL_ADC_PollForConversion+0x13a>
 8008ce2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	6812      	ldr	r2, [r2, #0]
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d008      	beq.n	8008d00 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d005      	beq.n	8008d00 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	2b05      	cmp	r3, #5
 8008cf8:	d002      	beq.n	8008d00 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	2b09      	cmp	r3, #9
 8008cfe:	d104      	bne.n	8008d0a <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	61bb      	str	r3, [r7, #24]
 8008d08:	e00d      	b.n	8008d26 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a12      	ldr	r2, [pc, #72]	@ (8008d58 <HAL_ADC_PollForConversion+0x1ac>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d002      	beq.n	8008d1a <HAL_ADC_PollForConversion+0x16e>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	e001      	b.n	8008d1e <HAL_ADC_PollForConversion+0x172>
 8008d1a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008d1e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	68db      	ldr	r3, [r3, #12]
 8008d24:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8008d26:	69fb      	ldr	r3, [r7, #28]
 8008d28:	2b08      	cmp	r3, #8
 8008d2a:	d104      	bne.n	8008d36 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	2208      	movs	r2, #8
 8008d32:	601a      	str	r2, [r3, #0]
 8008d34:	e008      	b.n	8008d48 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8008d36:	69bb      	ldr	r3, [r7, #24]
 8008d38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d103      	bne.n	8008d48 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	220c      	movs	r2, #12
 8008d46:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8008d48:	2300      	movs	r3, #0
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3720      	adds	r7, #32
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}
 8008d52:	bf00      	nop
 8008d54:	50000300 	.word	0x50000300
 8008d58:	50000100 	.word	0x50000100

08008d5c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b083      	sub	sp, #12
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	370c      	adds	r7, #12
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr
	...

08008d78 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b0b6      	sub	sp, #216	@ 0xd8
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008d82:	2300      	movs	r3, #0
 8008d84:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d101      	bne.n	8008d9a <HAL_ADC_ConfigChannel+0x22>
 8008d96:	2302      	movs	r3, #2
 8008d98:	e3c8      	b.n	800952c <HAL_ADC_ConfigChannel+0x7b4>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4618      	mov	r0, r3
 8008da8:	f7ff fc52 	bl	8008650 <LL_ADC_REG_IsConversionOngoing>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	f040 83ad 	bne.w	800950e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6818      	ldr	r0, [r3, #0]
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	6859      	ldr	r1, [r3, #4]
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	f7ff faea 	bl	800839a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f7ff fc40 	bl	8008650 <LL_ADC_REG_IsConversionOngoing>
 8008dd0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f7ff fc60 	bl	800869e <LL_ADC_INJ_IsConversionOngoing>
 8008dde:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008de2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	f040 81d9 	bne.w	800919e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008dec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	f040 81d4 	bne.w	800919e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008dfe:	d10f      	bne.n	8008e20 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6818      	ldr	r0, [r3, #0]
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	4619      	mov	r1, r3
 8008e0c:	f7ff faf1 	bl	80083f2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f7ff fa98 	bl	800834e <LL_ADC_SetSamplingTimeCommonConfig>
 8008e1e:	e00e      	b.n	8008e3e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6818      	ldr	r0, [r3, #0]
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	6819      	ldr	r1, [r3, #0]
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	f7ff fae0 	bl	80083f2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	2100      	movs	r1, #0
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f7ff fa88 	bl	800834e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	695a      	ldr	r2, [r3, #20]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	68db      	ldr	r3, [r3, #12]
 8008e48:	08db      	lsrs	r3, r3, #3
 8008e4a:	f003 0303 	and.w	r3, r3, #3
 8008e4e:	005b      	lsls	r3, r3, #1
 8008e50:	fa02 f303 	lsl.w	r3, r2, r3
 8008e54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	691b      	ldr	r3, [r3, #16]
 8008e5c:	2b04      	cmp	r3, #4
 8008e5e:	d022      	beq.n	8008ea6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6818      	ldr	r0, [r3, #0]
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	6919      	ldr	r1, [r3, #16]
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008e70:	f7ff f9e2 	bl	8008238 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6818      	ldr	r0, [r3, #0]
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	6919      	ldr	r1, [r3, #16]
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	699b      	ldr	r3, [r3, #24]
 8008e80:	461a      	mov	r2, r3
 8008e82:	f7ff fa2e 	bl	80082e2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6818      	ldr	r0, [r3, #0]
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008e92:	2b01      	cmp	r3, #1
 8008e94:	d102      	bne.n	8008e9c <HAL_ADC_ConfigChannel+0x124>
 8008e96:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008e9a:	e000      	b.n	8008e9e <HAL_ADC_ConfigChannel+0x126>
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	f7ff fa3a 	bl	8008318 <LL_ADC_SetOffsetSaturation>
 8008ea4:	e17b      	b.n	800919e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2100      	movs	r1, #0
 8008eac:	4618      	mov	r0, r3
 8008eae:	f7ff f9e7 	bl	8008280 <LL_ADC_GetOffsetChannel>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d10a      	bne.n	8008ed2 <HAL_ADC_ConfigChannel+0x15a>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f7ff f9dc 	bl	8008280 <LL_ADC_GetOffsetChannel>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	0e9b      	lsrs	r3, r3, #26
 8008ecc:	f003 021f 	and.w	r2, r3, #31
 8008ed0:	e01e      	b.n	8008f10 <HAL_ADC_ConfigChannel+0x198>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	2100      	movs	r1, #0
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f7ff f9d1 	bl	8008280 <LL_ADC_GetOffsetChannel>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ee4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008ee8:	fa93 f3a3 	rbit	r3, r3
 8008eec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008ef0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008ef4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8008ef8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d101      	bne.n	8008f04 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8008f00:	2320      	movs	r3, #32
 8008f02:	e004      	b.n	8008f0e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8008f04:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008f08:	fab3 f383 	clz	r3, r3
 8008f0c:	b2db      	uxtb	r3, r3
 8008f0e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d105      	bne.n	8008f28 <HAL_ADC_ConfigChannel+0x1b0>
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	0e9b      	lsrs	r3, r3, #26
 8008f22:	f003 031f 	and.w	r3, r3, #31
 8008f26:	e018      	b.n	8008f5a <HAL_ADC_ConfigChannel+0x1e2>
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f30:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008f34:	fa93 f3a3 	rbit	r3, r3
 8008f38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8008f3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8008f44:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d101      	bne.n	8008f50 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8008f4c:	2320      	movs	r3, #32
 8008f4e:	e004      	b.n	8008f5a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8008f50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008f54:	fab3 f383 	clz	r3, r3
 8008f58:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d106      	bne.n	8008f6c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	2200      	movs	r2, #0
 8008f64:	2100      	movs	r1, #0
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7ff f9a0 	bl	80082ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2101      	movs	r1, #1
 8008f72:	4618      	mov	r0, r3
 8008f74:	f7ff f984 	bl	8008280 <LL_ADC_GetOffsetChannel>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d10a      	bne.n	8008f98 <HAL_ADC_ConfigChannel+0x220>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	2101      	movs	r1, #1
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f7ff f979 	bl	8008280 <LL_ADC_GetOffsetChannel>
 8008f8e:	4603      	mov	r3, r0
 8008f90:	0e9b      	lsrs	r3, r3, #26
 8008f92:	f003 021f 	and.w	r2, r3, #31
 8008f96:	e01e      	b.n	8008fd6 <HAL_ADC_ConfigChannel+0x25e>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	2101      	movs	r1, #1
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f7ff f96e 	bl	8008280 <LL_ADC_GetOffsetChannel>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008faa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008fae:	fa93 f3a3 	rbit	r3, r3
 8008fb2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8008fb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008fba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8008fbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d101      	bne.n	8008fca <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8008fc6:	2320      	movs	r3, #32
 8008fc8:	e004      	b.n	8008fd4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8008fca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008fce:	fab3 f383 	clz	r3, r3
 8008fd2:	b2db      	uxtb	r3, r3
 8008fd4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d105      	bne.n	8008fee <HAL_ADC_ConfigChannel+0x276>
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	0e9b      	lsrs	r3, r3, #26
 8008fe8:	f003 031f 	and.w	r3, r3, #31
 8008fec:	e018      	b.n	8009020 <HAL_ADC_ConfigChannel+0x2a8>
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ff6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ffa:	fa93 f3a3 	rbit	r3, r3
 8008ffe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8009002:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009006:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800900a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800900e:	2b00      	cmp	r3, #0
 8009010:	d101      	bne.n	8009016 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8009012:	2320      	movs	r3, #32
 8009014:	e004      	b.n	8009020 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8009016:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800901a:	fab3 f383 	clz	r3, r3
 800901e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009020:	429a      	cmp	r2, r3
 8009022:	d106      	bne.n	8009032 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	2200      	movs	r2, #0
 800902a:	2101      	movs	r1, #1
 800902c:	4618      	mov	r0, r3
 800902e:	f7ff f93d 	bl	80082ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	2102      	movs	r1, #2
 8009038:	4618      	mov	r0, r3
 800903a:	f7ff f921 	bl	8008280 <LL_ADC_GetOffsetChannel>
 800903e:	4603      	mov	r3, r0
 8009040:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009044:	2b00      	cmp	r3, #0
 8009046:	d10a      	bne.n	800905e <HAL_ADC_ConfigChannel+0x2e6>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	2102      	movs	r1, #2
 800904e:	4618      	mov	r0, r3
 8009050:	f7ff f916 	bl	8008280 <LL_ADC_GetOffsetChannel>
 8009054:	4603      	mov	r3, r0
 8009056:	0e9b      	lsrs	r3, r3, #26
 8009058:	f003 021f 	and.w	r2, r3, #31
 800905c:	e01e      	b.n	800909c <HAL_ADC_ConfigChannel+0x324>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2102      	movs	r1, #2
 8009064:	4618      	mov	r0, r3
 8009066:	f7ff f90b 	bl	8008280 <LL_ADC_GetOffsetChannel>
 800906a:	4603      	mov	r3, r0
 800906c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009070:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009074:	fa93 f3a3 	rbit	r3, r3
 8009078:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800907c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009080:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8009084:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009088:	2b00      	cmp	r3, #0
 800908a:	d101      	bne.n	8009090 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800908c:	2320      	movs	r3, #32
 800908e:	e004      	b.n	800909a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8009090:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009094:	fab3 f383 	clz	r3, r3
 8009098:	b2db      	uxtb	r3, r3
 800909a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d105      	bne.n	80090b4 <HAL_ADC_ConfigChannel+0x33c>
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	0e9b      	lsrs	r3, r3, #26
 80090ae:	f003 031f 	and.w	r3, r3, #31
 80090b2:	e016      	b.n	80090e2 <HAL_ADC_ConfigChannel+0x36a>
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80090c0:	fa93 f3a3 	rbit	r3, r3
 80090c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80090c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80090c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80090cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d101      	bne.n	80090d8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80090d4:	2320      	movs	r3, #32
 80090d6:	e004      	b.n	80090e2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80090d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80090dc:	fab3 f383 	clz	r3, r3
 80090e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d106      	bne.n	80090f4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	2200      	movs	r2, #0
 80090ec:	2102      	movs	r1, #2
 80090ee:	4618      	mov	r0, r3
 80090f0:	f7ff f8dc 	bl	80082ac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2103      	movs	r1, #3
 80090fa:	4618      	mov	r0, r3
 80090fc:	f7ff f8c0 	bl	8008280 <LL_ADC_GetOffsetChannel>
 8009100:	4603      	mov	r3, r0
 8009102:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009106:	2b00      	cmp	r3, #0
 8009108:	d10a      	bne.n	8009120 <HAL_ADC_ConfigChannel+0x3a8>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	2103      	movs	r1, #3
 8009110:	4618      	mov	r0, r3
 8009112:	f7ff f8b5 	bl	8008280 <LL_ADC_GetOffsetChannel>
 8009116:	4603      	mov	r3, r0
 8009118:	0e9b      	lsrs	r3, r3, #26
 800911a:	f003 021f 	and.w	r2, r3, #31
 800911e:	e017      	b.n	8009150 <HAL_ADC_ConfigChannel+0x3d8>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	2103      	movs	r1, #3
 8009126:	4618      	mov	r0, r3
 8009128:	f7ff f8aa 	bl	8008280 <LL_ADC_GetOffsetChannel>
 800912c:	4603      	mov	r3, r0
 800912e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009130:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009132:	fa93 f3a3 	rbit	r3, r3
 8009136:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009138:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800913a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800913c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800913e:	2b00      	cmp	r3, #0
 8009140:	d101      	bne.n	8009146 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8009142:	2320      	movs	r3, #32
 8009144:	e003      	b.n	800914e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8009146:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009148:	fab3 f383 	clz	r3, r3
 800914c:	b2db      	uxtb	r3, r3
 800914e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009158:	2b00      	cmp	r3, #0
 800915a:	d105      	bne.n	8009168 <HAL_ADC_ConfigChannel+0x3f0>
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	0e9b      	lsrs	r3, r3, #26
 8009162:	f003 031f 	and.w	r3, r3, #31
 8009166:	e011      	b.n	800918c <HAL_ADC_ConfigChannel+0x414>
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800916e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009170:	fa93 f3a3 	rbit	r3, r3
 8009174:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8009176:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009178:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800917a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800917c:	2b00      	cmp	r3, #0
 800917e:	d101      	bne.n	8009184 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8009180:	2320      	movs	r3, #32
 8009182:	e003      	b.n	800918c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8009184:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009186:	fab3 f383 	clz	r3, r3
 800918a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800918c:	429a      	cmp	r2, r3
 800918e:	d106      	bne.n	800919e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	2200      	movs	r2, #0
 8009196:	2103      	movs	r1, #3
 8009198:	4618      	mov	r0, r3
 800919a:	f7ff f887 	bl	80082ac <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4618      	mov	r0, r3
 80091a4:	f7ff fa06 	bl	80085b4 <LL_ADC_IsEnabled>
 80091a8:	4603      	mov	r3, r0
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	f040 8140 	bne.w	8009430 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6818      	ldr	r0, [r3, #0]
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	6819      	ldr	r1, [r3, #0]
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	68db      	ldr	r3, [r3, #12]
 80091bc:	461a      	mov	r2, r3
 80091be:	f7ff f943 	bl	8008448 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	68db      	ldr	r3, [r3, #12]
 80091c6:	4a8f      	ldr	r2, [pc, #572]	@ (8009404 <HAL_ADC_ConfigChannel+0x68c>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	f040 8131 	bne.w	8009430 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d10b      	bne.n	80091f6 <HAL_ADC_ConfigChannel+0x47e>
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	0e9b      	lsrs	r3, r3, #26
 80091e4:	3301      	adds	r3, #1
 80091e6:	f003 031f 	and.w	r3, r3, #31
 80091ea:	2b09      	cmp	r3, #9
 80091ec:	bf94      	ite	ls
 80091ee:	2301      	movls	r3, #1
 80091f0:	2300      	movhi	r3, #0
 80091f2:	b2db      	uxtb	r3, r3
 80091f4:	e019      	b.n	800922a <HAL_ADC_ConfigChannel+0x4b2>
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091fe:	fa93 f3a3 	rbit	r3, r3
 8009202:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009204:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009206:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009208:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800920a:	2b00      	cmp	r3, #0
 800920c:	d101      	bne.n	8009212 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800920e:	2320      	movs	r3, #32
 8009210:	e003      	b.n	800921a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8009212:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009214:	fab3 f383 	clz	r3, r3
 8009218:	b2db      	uxtb	r3, r3
 800921a:	3301      	adds	r3, #1
 800921c:	f003 031f 	and.w	r3, r3, #31
 8009220:	2b09      	cmp	r3, #9
 8009222:	bf94      	ite	ls
 8009224:	2301      	movls	r3, #1
 8009226:	2300      	movhi	r3, #0
 8009228:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800922a:	2b00      	cmp	r3, #0
 800922c:	d079      	beq.n	8009322 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009236:	2b00      	cmp	r3, #0
 8009238:	d107      	bne.n	800924a <HAL_ADC_ConfigChannel+0x4d2>
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	0e9b      	lsrs	r3, r3, #26
 8009240:	3301      	adds	r3, #1
 8009242:	069b      	lsls	r3, r3, #26
 8009244:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009248:	e015      	b.n	8009276 <HAL_ADC_ConfigChannel+0x4fe>
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009250:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009252:	fa93 f3a3 	rbit	r3, r3
 8009256:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8009258:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800925a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800925c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800925e:	2b00      	cmp	r3, #0
 8009260:	d101      	bne.n	8009266 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8009262:	2320      	movs	r3, #32
 8009264:	e003      	b.n	800926e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8009266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009268:	fab3 f383 	clz	r3, r3
 800926c:	b2db      	uxtb	r3, r3
 800926e:	3301      	adds	r3, #1
 8009270:	069b      	lsls	r3, r3, #26
 8009272:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800927e:	2b00      	cmp	r3, #0
 8009280:	d109      	bne.n	8009296 <HAL_ADC_ConfigChannel+0x51e>
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	0e9b      	lsrs	r3, r3, #26
 8009288:	3301      	adds	r3, #1
 800928a:	f003 031f 	and.w	r3, r3, #31
 800928e:	2101      	movs	r1, #1
 8009290:	fa01 f303 	lsl.w	r3, r1, r3
 8009294:	e017      	b.n	80092c6 <HAL_ADC_ConfigChannel+0x54e>
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800929c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800929e:	fa93 f3a3 	rbit	r3, r3
 80092a2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80092a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80092a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d101      	bne.n	80092b2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80092ae:	2320      	movs	r3, #32
 80092b0:	e003      	b.n	80092ba <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80092b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092b4:	fab3 f383 	clz	r3, r3
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	3301      	adds	r3, #1
 80092bc:	f003 031f 	and.w	r3, r3, #31
 80092c0:	2101      	movs	r1, #1
 80092c2:	fa01 f303 	lsl.w	r3, r1, r3
 80092c6:	ea42 0103 	orr.w	r1, r2, r3
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d10a      	bne.n	80092ec <HAL_ADC_ConfigChannel+0x574>
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	0e9b      	lsrs	r3, r3, #26
 80092dc:	3301      	adds	r3, #1
 80092de:	f003 021f 	and.w	r2, r3, #31
 80092e2:	4613      	mov	r3, r2
 80092e4:	005b      	lsls	r3, r3, #1
 80092e6:	4413      	add	r3, r2
 80092e8:	051b      	lsls	r3, r3, #20
 80092ea:	e018      	b.n	800931e <HAL_ADC_ConfigChannel+0x5a6>
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092f4:	fa93 f3a3 	rbit	r3, r3
 80092f8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80092fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80092fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009300:	2b00      	cmp	r3, #0
 8009302:	d101      	bne.n	8009308 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8009304:	2320      	movs	r3, #32
 8009306:	e003      	b.n	8009310 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8009308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800930a:	fab3 f383 	clz	r3, r3
 800930e:	b2db      	uxtb	r3, r3
 8009310:	3301      	adds	r3, #1
 8009312:	f003 021f 	and.w	r2, r3, #31
 8009316:	4613      	mov	r3, r2
 8009318:	005b      	lsls	r3, r3, #1
 800931a:	4413      	add	r3, r2
 800931c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800931e:	430b      	orrs	r3, r1
 8009320:	e081      	b.n	8009426 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800932a:	2b00      	cmp	r3, #0
 800932c:	d107      	bne.n	800933e <HAL_ADC_ConfigChannel+0x5c6>
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	0e9b      	lsrs	r3, r3, #26
 8009334:	3301      	adds	r3, #1
 8009336:	069b      	lsls	r3, r3, #26
 8009338:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800933c:	e015      	b.n	800936a <HAL_ADC_ConfigChannel+0x5f2>
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009346:	fa93 f3a3 	rbit	r3, r3
 800934a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800934c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800934e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8009350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009352:	2b00      	cmp	r3, #0
 8009354:	d101      	bne.n	800935a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8009356:	2320      	movs	r3, #32
 8009358:	e003      	b.n	8009362 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800935a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800935c:	fab3 f383 	clz	r3, r3
 8009360:	b2db      	uxtb	r3, r3
 8009362:	3301      	adds	r3, #1
 8009364:	069b      	lsls	r3, r3, #26
 8009366:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009372:	2b00      	cmp	r3, #0
 8009374:	d109      	bne.n	800938a <HAL_ADC_ConfigChannel+0x612>
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	0e9b      	lsrs	r3, r3, #26
 800937c:	3301      	adds	r3, #1
 800937e:	f003 031f 	and.w	r3, r3, #31
 8009382:	2101      	movs	r1, #1
 8009384:	fa01 f303 	lsl.w	r3, r1, r3
 8009388:	e017      	b.n	80093ba <HAL_ADC_ConfigChannel+0x642>
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009390:	6a3b      	ldr	r3, [r7, #32]
 8009392:	fa93 f3a3 	rbit	r3, r3
 8009396:	61fb      	str	r3, [r7, #28]
  return result;
 8009398:	69fb      	ldr	r3, [r7, #28]
 800939a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800939c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d101      	bne.n	80093a6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80093a2:	2320      	movs	r3, #32
 80093a4:	e003      	b.n	80093ae <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80093a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a8:	fab3 f383 	clz	r3, r3
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	3301      	adds	r3, #1
 80093b0:	f003 031f 	and.w	r3, r3, #31
 80093b4:	2101      	movs	r1, #1
 80093b6:	fa01 f303 	lsl.w	r3, r1, r3
 80093ba:	ea42 0103 	orr.w	r1, r2, r3
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d10d      	bne.n	80093e6 <HAL_ADC_ConfigChannel+0x66e>
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	0e9b      	lsrs	r3, r3, #26
 80093d0:	3301      	adds	r3, #1
 80093d2:	f003 021f 	and.w	r2, r3, #31
 80093d6:	4613      	mov	r3, r2
 80093d8:	005b      	lsls	r3, r3, #1
 80093da:	4413      	add	r3, r2
 80093dc:	3b1e      	subs	r3, #30
 80093de:	051b      	lsls	r3, r3, #20
 80093e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80093e4:	e01e      	b.n	8009424 <HAL_ADC_ConfigChannel+0x6ac>
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	fa93 f3a3 	rbit	r3, r3
 80093f2:	613b      	str	r3, [r7, #16]
  return result;
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80093f8:	69bb      	ldr	r3, [r7, #24]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d104      	bne.n	8009408 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80093fe:	2320      	movs	r3, #32
 8009400:	e006      	b.n	8009410 <HAL_ADC_ConfigChannel+0x698>
 8009402:	bf00      	nop
 8009404:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8009408:	69bb      	ldr	r3, [r7, #24]
 800940a:	fab3 f383 	clz	r3, r3
 800940e:	b2db      	uxtb	r3, r3
 8009410:	3301      	adds	r3, #1
 8009412:	f003 021f 	and.w	r2, r3, #31
 8009416:	4613      	mov	r3, r2
 8009418:	005b      	lsls	r3, r3, #1
 800941a:	4413      	add	r3, r2
 800941c:	3b1e      	subs	r3, #30
 800941e:	051b      	lsls	r3, r3, #20
 8009420:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009424:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8009426:	683a      	ldr	r2, [r7, #0]
 8009428:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800942a:	4619      	mov	r1, r3
 800942c:	f7fe ffe1 	bl	80083f2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	4b3f      	ldr	r3, [pc, #252]	@ (8009534 <HAL_ADC_ConfigChannel+0x7bc>)
 8009436:	4013      	ands	r3, r2
 8009438:	2b00      	cmp	r3, #0
 800943a:	d071      	beq.n	8009520 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800943c:	483e      	ldr	r0, [pc, #248]	@ (8009538 <HAL_ADC_ConfigChannel+0x7c0>)
 800943e:	f7fe feed 	bl	800821c <LL_ADC_GetCommonPathInternalCh>
 8009442:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a3c      	ldr	r2, [pc, #240]	@ (800953c <HAL_ADC_ConfigChannel+0x7c4>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d004      	beq.n	800945a <HAL_ADC_ConfigChannel+0x6e2>
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4a3a      	ldr	r2, [pc, #232]	@ (8009540 <HAL_ADC_ConfigChannel+0x7c8>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d127      	bne.n	80094aa <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800945a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800945e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009462:	2b00      	cmp	r3, #0
 8009464:	d121      	bne.n	80094aa <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800946e:	d157      	bne.n	8009520 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009470:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009474:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009478:	4619      	mov	r1, r3
 800947a:	482f      	ldr	r0, [pc, #188]	@ (8009538 <HAL_ADC_ConfigChannel+0x7c0>)
 800947c:	f7fe febb 	bl	80081f6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009480:	4b30      	ldr	r3, [pc, #192]	@ (8009544 <HAL_ADC_ConfigChannel+0x7cc>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	099b      	lsrs	r3, r3, #6
 8009486:	4a30      	ldr	r2, [pc, #192]	@ (8009548 <HAL_ADC_ConfigChannel+0x7d0>)
 8009488:	fba2 2303 	umull	r2, r3, r2, r3
 800948c:	099b      	lsrs	r3, r3, #6
 800948e:	1c5a      	adds	r2, r3, #1
 8009490:	4613      	mov	r3, r2
 8009492:	005b      	lsls	r3, r3, #1
 8009494:	4413      	add	r3, r2
 8009496:	009b      	lsls	r3, r3, #2
 8009498:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800949a:	e002      	b.n	80094a2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	3b01      	subs	r3, #1
 80094a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d1f9      	bne.n	800949c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80094a8:	e03a      	b.n	8009520 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a27      	ldr	r2, [pc, #156]	@ (800954c <HAL_ADC_ConfigChannel+0x7d4>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d113      	bne.n	80094dc <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80094b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80094b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d10d      	bne.n	80094dc <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a22      	ldr	r2, [pc, #136]	@ (8009550 <HAL_ADC_ConfigChannel+0x7d8>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d02a      	beq.n	8009520 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80094ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80094ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80094d2:	4619      	mov	r1, r3
 80094d4:	4818      	ldr	r0, [pc, #96]	@ (8009538 <HAL_ADC_ConfigChannel+0x7c0>)
 80094d6:	f7fe fe8e 	bl	80081f6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80094da:	e021      	b.n	8009520 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4a1c      	ldr	r2, [pc, #112]	@ (8009554 <HAL_ADC_ConfigChannel+0x7dc>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d11c      	bne.n	8009520 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80094e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80094ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d116      	bne.n	8009520 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a16      	ldr	r2, [pc, #88]	@ (8009550 <HAL_ADC_ConfigChannel+0x7d8>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d011      	beq.n	8009520 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80094fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009500:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009504:	4619      	mov	r1, r3
 8009506:	480c      	ldr	r0, [pc, #48]	@ (8009538 <HAL_ADC_ConfigChannel+0x7c0>)
 8009508:	f7fe fe75 	bl	80081f6 <LL_ADC_SetCommonPathInternalCh>
 800950c:	e008      	b.n	8009520 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009512:	f043 0220 	orr.w	r2, r3, #32
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800951a:	2301      	movs	r3, #1
 800951c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2200      	movs	r2, #0
 8009524:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009528:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800952c:	4618      	mov	r0, r3
 800952e:	37d8      	adds	r7, #216	@ 0xd8
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}
 8009534:	80080000 	.word	0x80080000
 8009538:	50000300 	.word	0x50000300
 800953c:	c3210000 	.word	0xc3210000
 8009540:	90c00010 	.word	0x90c00010
 8009544:	20000004 	.word	0x20000004
 8009548:	053e2d63 	.word	0x053e2d63
 800954c:	c7520000 	.word	0xc7520000
 8009550:	50000100 	.word	0x50000100
 8009554:	cb840000 	.word	0xcb840000

08009558 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b088      	sub	sp, #32
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8009562:	2300      	movs	r3, #0
 8009564:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4618      	mov	r0, r3
 8009570:	f7ff f86e 	bl	8008650 <LL_ADC_REG_IsConversionOngoing>
 8009574:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	4618      	mov	r0, r3
 800957c:	f7ff f88f 	bl	800869e <LL_ADC_INJ_IsConversionOngoing>
 8009580:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d103      	bne.n	8009590 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	2b00      	cmp	r3, #0
 800958c:	f000 8098 	beq.w	80096c0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	68db      	ldr	r3, [r3, #12]
 8009596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800959a:	2b00      	cmp	r3, #0
 800959c:	d02a      	beq.n	80095f4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	7f5b      	ldrb	r3, [r3, #29]
 80095a2:	2b01      	cmp	r3, #1
 80095a4:	d126      	bne.n	80095f4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	7f1b      	ldrb	r3, [r3, #28]
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d122      	bne.n	80095f4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80095ae:	2301      	movs	r3, #1
 80095b0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80095b2:	e014      	b.n	80095de <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80095b4:	69fb      	ldr	r3, [r7, #28]
 80095b6:	4a45      	ldr	r2, [pc, #276]	@ (80096cc <ADC_ConversionStop+0x174>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d90d      	bls.n	80095d8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095c0:	f043 0210 	orr.w	r2, r3, #16
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80095cc:	f043 0201 	orr.w	r2, r3, #1
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80095d4:	2301      	movs	r3, #1
 80095d6:	e074      	b.n	80096c2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80095d8:	69fb      	ldr	r3, [r7, #28]
 80095da:	3301      	adds	r3, #1
 80095dc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095e8:	2b40      	cmp	r3, #64	@ 0x40
 80095ea:	d1e3      	bne.n	80095b4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2240      	movs	r2, #64	@ 0x40
 80095f2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80095f4:	69bb      	ldr	r3, [r7, #24]
 80095f6:	2b02      	cmp	r3, #2
 80095f8:	d014      	beq.n	8009624 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4618      	mov	r0, r3
 8009600:	f7ff f826 	bl	8008650 <LL_ADC_REG_IsConversionOngoing>
 8009604:	4603      	mov	r3, r0
 8009606:	2b00      	cmp	r3, #0
 8009608:	d00c      	beq.n	8009624 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	4618      	mov	r0, r3
 8009610:	f7fe ffe3 	bl	80085da <LL_ADC_IsDisableOngoing>
 8009614:	4603      	mov	r3, r0
 8009616:	2b00      	cmp	r3, #0
 8009618:	d104      	bne.n	8009624 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4618      	mov	r0, r3
 8009620:	f7ff f802 	bl	8008628 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8009624:	69bb      	ldr	r3, [r7, #24]
 8009626:	2b01      	cmp	r3, #1
 8009628:	d014      	beq.n	8009654 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4618      	mov	r0, r3
 8009630:	f7ff f835 	bl	800869e <LL_ADC_INJ_IsConversionOngoing>
 8009634:	4603      	mov	r3, r0
 8009636:	2b00      	cmp	r3, #0
 8009638:	d00c      	beq.n	8009654 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	4618      	mov	r0, r3
 8009640:	f7fe ffcb 	bl	80085da <LL_ADC_IsDisableOngoing>
 8009644:	4603      	mov	r3, r0
 8009646:	2b00      	cmp	r3, #0
 8009648:	d104      	bne.n	8009654 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	4618      	mov	r0, r3
 8009650:	f7ff f811 	bl	8008676 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8009654:	69bb      	ldr	r3, [r7, #24]
 8009656:	2b02      	cmp	r3, #2
 8009658:	d005      	beq.n	8009666 <ADC_ConversionStop+0x10e>
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	2b03      	cmp	r3, #3
 800965e:	d105      	bne.n	800966c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8009660:	230c      	movs	r3, #12
 8009662:	617b      	str	r3, [r7, #20]
        break;
 8009664:	e005      	b.n	8009672 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8009666:	2308      	movs	r3, #8
 8009668:	617b      	str	r3, [r7, #20]
        break;
 800966a:	e002      	b.n	8009672 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800966c:	2304      	movs	r3, #4
 800966e:	617b      	str	r3, [r7, #20]
        break;
 8009670:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8009672:	f7fe fd7f 	bl	8008174 <HAL_GetTick>
 8009676:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009678:	e01b      	b.n	80096b2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800967a:	f7fe fd7b 	bl	8008174 <HAL_GetTick>
 800967e:	4602      	mov	r2, r0
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	1ad3      	subs	r3, r2, r3
 8009684:	2b05      	cmp	r3, #5
 8009686:	d914      	bls.n	80096b2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	689a      	ldr	r2, [r3, #8]
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	4013      	ands	r3, r2
 8009692:	2b00      	cmp	r3, #0
 8009694:	d00d      	beq.n	80096b2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800969a:	f043 0210 	orr.w	r2, r3, #16
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80096a6:	f043 0201 	orr.w	r2, r3, #1
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80096ae:	2301      	movs	r3, #1
 80096b0:	e007      	b.n	80096c2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	689a      	ldr	r2, [r3, #8]
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	4013      	ands	r3, r2
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d1dc      	bne.n	800967a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80096c0:	2300      	movs	r3, #0
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3720      	adds	r7, #32
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	a33fffff 	.word	0xa33fffff

080096d0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b084      	sub	sp, #16
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80096d8:	2300      	movs	r3, #0
 80096da:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7fe ff67 	bl	80085b4 <LL_ADC_IsEnabled>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d169      	bne.n	80097c0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	689a      	ldr	r2, [r3, #8]
 80096f2:	4b36      	ldr	r3, [pc, #216]	@ (80097cc <ADC_Enable+0xfc>)
 80096f4:	4013      	ands	r3, r2
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d00d      	beq.n	8009716 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096fe:	f043 0210 	orr.w	r2, r3, #16
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800970a:	f043 0201 	orr.w	r2, r3, #1
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8009712:	2301      	movs	r3, #1
 8009714:	e055      	b.n	80097c2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	4618      	mov	r0, r3
 800971c:	f7fe ff22 	bl	8008564 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009720:	482b      	ldr	r0, [pc, #172]	@ (80097d0 <ADC_Enable+0x100>)
 8009722:	f7fe fd7b 	bl	800821c <LL_ADC_GetCommonPathInternalCh>
 8009726:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8009728:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800972c:	2b00      	cmp	r3, #0
 800972e:	d013      	beq.n	8009758 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009730:	4b28      	ldr	r3, [pc, #160]	@ (80097d4 <ADC_Enable+0x104>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	099b      	lsrs	r3, r3, #6
 8009736:	4a28      	ldr	r2, [pc, #160]	@ (80097d8 <ADC_Enable+0x108>)
 8009738:	fba2 2303 	umull	r2, r3, r2, r3
 800973c:	099b      	lsrs	r3, r3, #6
 800973e:	1c5a      	adds	r2, r3, #1
 8009740:	4613      	mov	r3, r2
 8009742:	005b      	lsls	r3, r3, #1
 8009744:	4413      	add	r3, r2
 8009746:	009b      	lsls	r3, r3, #2
 8009748:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800974a:	e002      	b.n	8009752 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	3b01      	subs	r3, #1
 8009750:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d1f9      	bne.n	800974c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8009758:	f7fe fd0c 	bl	8008174 <HAL_GetTick>
 800975c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800975e:	e028      	b.n	80097b2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4618      	mov	r0, r3
 8009766:	f7fe ff25 	bl	80085b4 <LL_ADC_IsEnabled>
 800976a:	4603      	mov	r3, r0
 800976c:	2b00      	cmp	r3, #0
 800976e:	d104      	bne.n	800977a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4618      	mov	r0, r3
 8009776:	f7fe fef5 	bl	8008564 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800977a:	f7fe fcfb 	bl	8008174 <HAL_GetTick>
 800977e:	4602      	mov	r2, r0
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	1ad3      	subs	r3, r2, r3
 8009784:	2b02      	cmp	r3, #2
 8009786:	d914      	bls.n	80097b2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f003 0301 	and.w	r3, r3, #1
 8009792:	2b01      	cmp	r3, #1
 8009794:	d00d      	beq.n	80097b2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800979a:	f043 0210 	orr.w	r2, r3, #16
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097a6:	f043 0201 	orr.w	r2, r3, #1
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80097ae:	2301      	movs	r3, #1
 80097b0:	e007      	b.n	80097c2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f003 0301 	and.w	r3, r3, #1
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d1cf      	bne.n	8009760 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80097c0:	2300      	movs	r3, #0
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	3710      	adds	r7, #16
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop
 80097cc:	8000003f 	.word	0x8000003f
 80097d0:	50000300 	.word	0x50000300
 80097d4:	20000004 	.word	0x20000004
 80097d8:	053e2d63 	.word	0x053e2d63

080097dc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4618      	mov	r0, r3
 80097ea:	f7fe fef6 	bl	80085da <LL_ADC_IsDisableOngoing>
 80097ee:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4618      	mov	r0, r3
 80097f6:	f7fe fedd 	bl	80085b4 <LL_ADC_IsEnabled>
 80097fa:	4603      	mov	r3, r0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d047      	beq.n	8009890 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d144      	bne.n	8009890 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	689b      	ldr	r3, [r3, #8]
 800980c:	f003 030d 	and.w	r3, r3, #13
 8009810:	2b01      	cmp	r3, #1
 8009812:	d10c      	bne.n	800982e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4618      	mov	r0, r3
 800981a:	f7fe feb7 	bl	800858c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	2203      	movs	r2, #3
 8009824:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8009826:	f7fe fca5 	bl	8008174 <HAL_GetTick>
 800982a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800982c:	e029      	b.n	8009882 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009832:	f043 0210 	orr.w	r2, r3, #16
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800983e:	f043 0201 	orr.w	r2, r3, #1
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8009846:	2301      	movs	r3, #1
 8009848:	e023      	b.n	8009892 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800984a:	f7fe fc93 	bl	8008174 <HAL_GetTick>
 800984e:	4602      	mov	r2, r0
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	1ad3      	subs	r3, r2, r3
 8009854:	2b02      	cmp	r3, #2
 8009856:	d914      	bls.n	8009882 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	689b      	ldr	r3, [r3, #8]
 800985e:	f003 0301 	and.w	r3, r3, #1
 8009862:	2b00      	cmp	r3, #0
 8009864:	d00d      	beq.n	8009882 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800986a:	f043 0210 	orr.w	r2, r3, #16
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009876:	f043 0201 	orr.w	r2, r3, #1
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800987e:	2301      	movs	r3, #1
 8009880:	e007      	b.n	8009892 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	f003 0301 	and.w	r3, r3, #1
 800988c:	2b00      	cmp	r3, #0
 800988e:	d1dc      	bne.n	800984a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009890:	2300      	movs	r3, #0
}
 8009892:	4618      	mov	r0, r3
 8009894:	3710      	adds	r7, #16
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}

0800989a <LL_ADC_IsEnabled>:
{
 800989a:	b480      	push	{r7}
 800989c:	b083      	sub	sp, #12
 800989e:	af00      	add	r7, sp, #0
 80098a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	689b      	ldr	r3, [r3, #8]
 80098a6:	f003 0301 	and.w	r3, r3, #1
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d101      	bne.n	80098b2 <LL_ADC_IsEnabled+0x18>
 80098ae:	2301      	movs	r3, #1
 80098b0:	e000      	b.n	80098b4 <LL_ADC_IsEnabled+0x1a>
 80098b2:	2300      	movs	r3, #0
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr

080098c0 <LL_ADC_REG_IsConversionOngoing>:
{
 80098c0:	b480      	push	{r7}
 80098c2:	b083      	sub	sp, #12
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	689b      	ldr	r3, [r3, #8]
 80098cc:	f003 0304 	and.w	r3, r3, #4
 80098d0:	2b04      	cmp	r3, #4
 80098d2:	d101      	bne.n	80098d8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80098d4:	2301      	movs	r3, #1
 80098d6:	e000      	b.n	80098da <LL_ADC_REG_IsConversionOngoing+0x1a>
 80098d8:	2300      	movs	r3, #0
}
 80098da:	4618      	mov	r0, r3
 80098dc:	370c      	adds	r7, #12
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr
	...

080098e8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80098e8:	b590      	push	{r4, r7, lr}
 80098ea:	b0a1      	sub	sp, #132	@ 0x84
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80098f2:	2300      	movs	r3, #0
 80098f4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80098fe:	2b01      	cmp	r3, #1
 8009900:	d101      	bne.n	8009906 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009902:	2302      	movs	r3, #2
 8009904:	e08b      	b.n	8009a1e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2201      	movs	r2, #1
 800990a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800990e:	2300      	movs	r3, #0
 8009910:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8009912:	2300      	movs	r3, #0
 8009914:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800991e:	d102      	bne.n	8009926 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009920:	4b41      	ldr	r3, [pc, #260]	@ (8009a28 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009922:	60bb      	str	r3, [r7, #8]
 8009924:	e001      	b.n	800992a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8009926:	2300      	movs	r3, #0
 8009928:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d10b      	bne.n	8009948 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009934:	f043 0220 	orr.w	r2, r3, #32
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2200      	movs	r2, #0
 8009940:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8009944:	2301      	movs	r3, #1
 8009946:	e06a      	b.n	8009a1e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	4618      	mov	r0, r3
 800994c:	f7ff ffb8 	bl	80098c0 <LL_ADC_REG_IsConversionOngoing>
 8009950:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4618      	mov	r0, r3
 8009958:	f7ff ffb2 	bl	80098c0 <LL_ADC_REG_IsConversionOngoing>
 800995c:	4603      	mov	r3, r0
 800995e:	2b00      	cmp	r3, #0
 8009960:	d14c      	bne.n	80099fc <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8009962:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009964:	2b00      	cmp	r3, #0
 8009966:	d149      	bne.n	80099fc <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009968:	4b30      	ldr	r3, [pc, #192]	@ (8009a2c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800996a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d028      	beq.n	80099c6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8009974:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009976:	689b      	ldr	r3, [r3, #8]
 8009978:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	6859      	ldr	r1, [r3, #4]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009986:	035b      	lsls	r3, r3, #13
 8009988:	430b      	orrs	r3, r1
 800998a:	431a      	orrs	r2, r3
 800998c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800998e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009990:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009994:	f7ff ff81 	bl	800989a <LL_ADC_IsEnabled>
 8009998:	4604      	mov	r4, r0
 800999a:	4823      	ldr	r0, [pc, #140]	@ (8009a28 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800999c:	f7ff ff7d 	bl	800989a <LL_ADC_IsEnabled>
 80099a0:	4603      	mov	r3, r0
 80099a2:	4323      	orrs	r3, r4
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d133      	bne.n	8009a10 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80099a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099aa:	689b      	ldr	r3, [r3, #8]
 80099ac:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80099b0:	f023 030f 	bic.w	r3, r3, #15
 80099b4:	683a      	ldr	r2, [r7, #0]
 80099b6:	6811      	ldr	r1, [r2, #0]
 80099b8:	683a      	ldr	r2, [r7, #0]
 80099ba:	6892      	ldr	r2, [r2, #8]
 80099bc:	430a      	orrs	r2, r1
 80099be:	431a      	orrs	r2, r3
 80099c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099c2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80099c4:	e024      	b.n	8009a10 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80099c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099c8:	689b      	ldr	r3, [r3, #8]
 80099ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80099ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099d0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80099d2:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80099d6:	f7ff ff60 	bl	800989a <LL_ADC_IsEnabled>
 80099da:	4604      	mov	r4, r0
 80099dc:	4812      	ldr	r0, [pc, #72]	@ (8009a28 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80099de:	f7ff ff5c 	bl	800989a <LL_ADC_IsEnabled>
 80099e2:	4603      	mov	r3, r0
 80099e4:	4323      	orrs	r3, r4
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d112      	bne.n	8009a10 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80099ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099ec:	689b      	ldr	r3, [r3, #8]
 80099ee:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80099f2:	f023 030f 	bic.w	r3, r3, #15
 80099f6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80099f8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80099fa:	e009      	b.n	8009a10 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a00:	f043 0220 	orr.w	r2, r3, #32
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8009a0e:	e000      	b.n	8009a12 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009a10:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2200      	movs	r2, #0
 8009a16:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009a1a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8009a1e:	4618      	mov	r0, r3
 8009a20:	3784      	adds	r7, #132	@ 0x84
 8009a22:	46bd      	mov	sp, r7
 8009a24:	bd90      	pop	{r4, r7, pc}
 8009a26:	bf00      	nop
 8009a28:	50000100 	.word	0x50000100
 8009a2c:	50000300 	.word	0x50000300

08009a30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b085      	sub	sp, #20
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f003 0307 	and.w	r3, r3, #7
 8009a3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009a40:	4b0c      	ldr	r3, [pc, #48]	@ (8009a74 <__NVIC_SetPriorityGrouping+0x44>)
 8009a42:	68db      	ldr	r3, [r3, #12]
 8009a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009a46:	68ba      	ldr	r2, [r7, #8]
 8009a48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009a4c:	4013      	ands	r3, r2
 8009a4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009a58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009a62:	4a04      	ldr	r2, [pc, #16]	@ (8009a74 <__NVIC_SetPriorityGrouping+0x44>)
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	60d3      	str	r3, [r2, #12]
}
 8009a68:	bf00      	nop
 8009a6a:	3714      	adds	r7, #20
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a72:	4770      	bx	lr
 8009a74:	e000ed00 	.word	0xe000ed00

08009a78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009a7c:	4b04      	ldr	r3, [pc, #16]	@ (8009a90 <__NVIC_GetPriorityGrouping+0x18>)
 8009a7e:	68db      	ldr	r3, [r3, #12]
 8009a80:	0a1b      	lsrs	r3, r3, #8
 8009a82:	f003 0307 	and.w	r3, r3, #7
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr
 8009a90:	e000ed00 	.word	0xe000ed00

08009a94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009a94:	b480      	push	{r7}
 8009a96:	b083      	sub	sp, #12
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	db0b      	blt.n	8009abe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009aa6:	79fb      	ldrb	r3, [r7, #7]
 8009aa8:	f003 021f 	and.w	r2, r3, #31
 8009aac:	4907      	ldr	r1, [pc, #28]	@ (8009acc <__NVIC_EnableIRQ+0x38>)
 8009aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ab2:	095b      	lsrs	r3, r3, #5
 8009ab4:	2001      	movs	r0, #1
 8009ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8009aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009abe:	bf00      	nop
 8009ac0:	370c      	adds	r7, #12
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac8:	4770      	bx	lr
 8009aca:	bf00      	nop
 8009acc:	e000e100 	.word	0xe000e100

08009ad0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b083      	sub	sp, #12
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	6039      	str	r1, [r7, #0]
 8009ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	db0a      	blt.n	8009afa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	b2da      	uxtb	r2, r3
 8009ae8:	490c      	ldr	r1, [pc, #48]	@ (8009b1c <__NVIC_SetPriority+0x4c>)
 8009aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009aee:	0112      	lsls	r2, r2, #4
 8009af0:	b2d2      	uxtb	r2, r2
 8009af2:	440b      	add	r3, r1
 8009af4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009af8:	e00a      	b.n	8009b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	b2da      	uxtb	r2, r3
 8009afe:	4908      	ldr	r1, [pc, #32]	@ (8009b20 <__NVIC_SetPriority+0x50>)
 8009b00:	79fb      	ldrb	r3, [r7, #7]
 8009b02:	f003 030f 	and.w	r3, r3, #15
 8009b06:	3b04      	subs	r3, #4
 8009b08:	0112      	lsls	r2, r2, #4
 8009b0a:	b2d2      	uxtb	r2, r2
 8009b0c:	440b      	add	r3, r1
 8009b0e:	761a      	strb	r2, [r3, #24]
}
 8009b10:	bf00      	nop
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr
 8009b1c:	e000e100 	.word	0xe000e100
 8009b20:	e000ed00 	.word	0xe000ed00

08009b24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b089      	sub	sp, #36	@ 0x24
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	60f8      	str	r0, [r7, #12]
 8009b2c:	60b9      	str	r1, [r7, #8]
 8009b2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f003 0307 	and.w	r3, r3, #7
 8009b36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009b38:	69fb      	ldr	r3, [r7, #28]
 8009b3a:	f1c3 0307 	rsb	r3, r3, #7
 8009b3e:	2b04      	cmp	r3, #4
 8009b40:	bf28      	it	cs
 8009b42:	2304      	movcs	r3, #4
 8009b44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009b46:	69fb      	ldr	r3, [r7, #28]
 8009b48:	3304      	adds	r3, #4
 8009b4a:	2b06      	cmp	r3, #6
 8009b4c:	d902      	bls.n	8009b54 <NVIC_EncodePriority+0x30>
 8009b4e:	69fb      	ldr	r3, [r7, #28]
 8009b50:	3b03      	subs	r3, #3
 8009b52:	e000      	b.n	8009b56 <NVIC_EncodePriority+0x32>
 8009b54:	2300      	movs	r3, #0
 8009b56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009b58:	f04f 32ff 	mov.w	r2, #4294967295
 8009b5c:	69bb      	ldr	r3, [r7, #24]
 8009b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8009b62:	43da      	mvns	r2, r3
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	401a      	ands	r2, r3
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009b6c:	f04f 31ff 	mov.w	r1, #4294967295
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	fa01 f303 	lsl.w	r3, r1, r3
 8009b76:	43d9      	mvns	r1, r3
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009b7c:	4313      	orrs	r3, r2
         );
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3724      	adds	r7, #36	@ 0x24
 8009b82:	46bd      	mov	sp, r7
 8009b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b88:	4770      	bx	lr
	...

08009b8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b082      	sub	sp, #8
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	3b01      	subs	r3, #1
 8009b98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009b9c:	d301      	bcc.n	8009ba2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	e00f      	b.n	8009bc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8009bcc <SysTick_Config+0x40>)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	3b01      	subs	r3, #1
 8009ba8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009baa:	210f      	movs	r1, #15
 8009bac:	f04f 30ff 	mov.w	r0, #4294967295
 8009bb0:	f7ff ff8e 	bl	8009ad0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009bb4:	4b05      	ldr	r3, [pc, #20]	@ (8009bcc <SysTick_Config+0x40>)
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009bba:	4b04      	ldr	r3, [pc, #16]	@ (8009bcc <SysTick_Config+0x40>)
 8009bbc:	2207      	movs	r2, #7
 8009bbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009bc0:	2300      	movs	r3, #0
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3708      	adds	r7, #8
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	e000e010 	.word	0xe000e010

08009bd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b082      	sub	sp, #8
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f7ff ff29 	bl	8009a30 <__NVIC_SetPriorityGrouping>
}
 8009bde:	bf00      	nop
 8009be0:	3708      	adds	r7, #8
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}

08009be6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009be6:	b580      	push	{r7, lr}
 8009be8:	b086      	sub	sp, #24
 8009bea:	af00      	add	r7, sp, #0
 8009bec:	4603      	mov	r3, r0
 8009bee:	60b9      	str	r1, [r7, #8]
 8009bf0:	607a      	str	r2, [r7, #4]
 8009bf2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009bf4:	f7ff ff40 	bl	8009a78 <__NVIC_GetPriorityGrouping>
 8009bf8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009bfa:	687a      	ldr	r2, [r7, #4]
 8009bfc:	68b9      	ldr	r1, [r7, #8]
 8009bfe:	6978      	ldr	r0, [r7, #20]
 8009c00:	f7ff ff90 	bl	8009b24 <NVIC_EncodePriority>
 8009c04:	4602      	mov	r2, r0
 8009c06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c0a:	4611      	mov	r1, r2
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f7ff ff5f 	bl	8009ad0 <__NVIC_SetPriority>
}
 8009c12:	bf00      	nop
 8009c14:	3718      	adds	r7, #24
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}

08009c1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009c1a:	b580      	push	{r7, lr}
 8009c1c:	b082      	sub	sp, #8
 8009c1e:	af00      	add	r7, sp, #0
 8009c20:	4603      	mov	r3, r0
 8009c22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c28:	4618      	mov	r0, r3
 8009c2a:	f7ff ff33 	bl	8009a94 <__NVIC_EnableIRQ>
}
 8009c2e:	bf00      	nop
 8009c30:	3708      	adds	r7, #8
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}

08009c36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009c36:	b580      	push	{r7, lr}
 8009c38:	b082      	sub	sp, #8
 8009c3a:	af00      	add	r7, sp, #0
 8009c3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f7ff ffa4 	bl	8009b8c <SysTick_Config>
 8009c44:	4603      	mov	r3, r0
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3708      	adds	r7, #8
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}

08009c4e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8009c4e:	b580      	push	{r7, lr}
 8009c50:	b082      	sub	sp, #8
 8009c52:	af00      	add	r7, sp, #0
 8009c54:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d101      	bne.n	8009c60 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	e014      	b.n	8009c8a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	791b      	ldrb	r3, [r3, #4]
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d105      	bne.n	8009c76 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f7fa fdc9 	bl	8004808 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2202      	movs	r2, #2
 8009c7a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2201      	movs	r2, #1
 8009c86:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009c88:	2300      	movs	r3, #0
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	3708      	adds	r7, #8
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
	...

08009c94 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009c94:	b480      	push	{r7}
 8009c96:	b085      	sub	sp, #20
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
 8009c9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d101      	bne.n	8009ca8 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	e056      	b.n	8009d56 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	795b      	ldrb	r3, [r3, #5]
 8009cac:	2b01      	cmp	r3, #1
 8009cae:	d101      	bne.n	8009cb4 <HAL_DAC_Start+0x20>
 8009cb0:	2302      	movs	r3, #2
 8009cb2:	e050      	b.n	8009d56 <HAL_DAC_Start+0xc2>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2202      	movs	r2, #2
 8009cbe:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	6819      	ldr	r1, [r3, #0]
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	f003 0310 	and.w	r3, r3, #16
 8009ccc:	2201      	movs	r2, #1
 8009cce:	409a      	lsls	r2, r3
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	430a      	orrs	r2, r1
 8009cd6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009cd8:	4b22      	ldr	r3, [pc, #136]	@ (8009d64 <HAL_DAC_Start+0xd0>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	099b      	lsrs	r3, r3, #6
 8009cde:	4a22      	ldr	r2, [pc, #136]	@ (8009d68 <HAL_DAC_Start+0xd4>)
 8009ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ce4:	099b      	lsrs	r3, r3, #6
 8009ce6:	3301      	adds	r3, #1
 8009ce8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8009cea:	e002      	b.n	8009cf2 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	3b01      	subs	r3, #1
 8009cf0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d1f9      	bne.n	8009cec <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d10f      	bne.n	8009d1e <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8009d08:	2b02      	cmp	r3, #2
 8009d0a:	d11d      	bne.n	8009d48 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	685a      	ldr	r2, [r3, #4]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f042 0201 	orr.w	r2, r2, #1
 8009d1a:	605a      	str	r2, [r3, #4]
 8009d1c:	e014      	b.n	8009d48 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	f003 0310 	and.w	r3, r3, #16
 8009d2e:	2102      	movs	r1, #2
 8009d30:	fa01 f303 	lsl.w	r3, r1, r3
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d107      	bne.n	8009d48 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	685a      	ldr	r2, [r3, #4]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f042 0202 	orr.w	r2, r2, #2
 8009d46:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2201      	movs	r2, #1
 8009d4c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2200      	movs	r2, #0
 8009d52:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8009d54:	2300      	movs	r3, #0
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3714      	adds	r7, #20
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d60:	4770      	bx	lr
 8009d62:	bf00      	nop
 8009d64:	20000004 	.word	0x20000004
 8009d68:	053e2d63 	.word	0x053e2d63

08009d6c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b087      	sub	sp, #28
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	60f8      	str	r0, [r7, #12]
 8009d74:	60b9      	str	r1, [r7, #8]
 8009d76:	607a      	str	r2, [r7, #4]
 8009d78:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d101      	bne.n	8009d88 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8009d84:	2301      	movs	r3, #1
 8009d86:	e018      	b.n	8009dba <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d105      	bne.n	8009da6 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8009d9a:	697a      	ldr	r2, [r7, #20]
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	4413      	add	r3, r2
 8009da0:	3308      	adds	r3, #8
 8009da2:	617b      	str	r3, [r7, #20]
 8009da4:	e004      	b.n	8009db0 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8009da6:	697a      	ldr	r2, [r7, #20]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4413      	add	r3, r2
 8009dac:	3314      	adds	r3, #20
 8009dae:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8009db0:	697b      	ldr	r3, [r7, #20]
 8009db2:	461a      	mov	r2, r3
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8009db8:	2300      	movs	r3, #0
}
 8009dba:	4618      	mov	r0, r3
 8009dbc:	371c      	adds	r7, #28
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc4:	4770      	bx	lr
	...

08009dc8 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b08a      	sub	sp, #40	@ 0x28
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	60f8      	str	r0, [r7, #12]
 8009dd0:	60b9      	str	r1, [r7, #8]
 8009dd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d002      	beq.n	8009de4 <HAL_DAC_ConfigChannel+0x1c>
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d101      	bne.n	8009de8 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8009de4:	2301      	movs	r3, #1
 8009de6:	e1a1      	b.n	800a12c <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	689b      	ldr	r3, [r3, #8]
 8009dec:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	795b      	ldrb	r3, [r3, #5]
 8009df2:	2b01      	cmp	r3, #1
 8009df4:	d101      	bne.n	8009dfa <HAL_DAC_ConfigChannel+0x32>
 8009df6:	2302      	movs	r3, #2
 8009df8:	e198      	b.n	800a12c <HAL_DAC_ConfigChannel+0x364>
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	2202      	movs	r2, #2
 8009e04:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	689b      	ldr	r3, [r3, #8]
 8009e0a:	2b04      	cmp	r3, #4
 8009e0c:	d17a      	bne.n	8009f04 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8009e0e:	f7fe f9b1 	bl	8008174 <HAL_GetTick>
 8009e12:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d13d      	bne.n	8009e96 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009e1a:	e018      	b.n	8009e4e <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009e1c:	f7fe f9aa 	bl	8008174 <HAL_GetTick>
 8009e20:	4602      	mov	r2, r0
 8009e22:	69bb      	ldr	r3, [r7, #24]
 8009e24:	1ad3      	subs	r3, r2, r3
 8009e26:	2b01      	cmp	r3, #1
 8009e28:	d911      	bls.n	8009e4e <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d00a      	beq.n	8009e4e <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	691b      	ldr	r3, [r3, #16]
 8009e3c:	f043 0208 	orr.w	r2, r3, #8
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2203      	movs	r2, #3
 8009e48:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8009e4a:	2303      	movs	r3, #3
 8009e4c:	e16e      	b.n	800a12c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d1df      	bne.n	8009e1c <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	68ba      	ldr	r2, [r7, #8]
 8009e62:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009e64:	641a      	str	r2, [r3, #64]	@ 0x40
 8009e66:	e020      	b.n	8009eaa <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009e68:	f7fe f984 	bl	8008174 <HAL_GetTick>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	69bb      	ldr	r3, [r7, #24]
 8009e70:	1ad3      	subs	r3, r2, r3
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d90f      	bls.n	8009e96 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	da0a      	bge.n	8009e96 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	691b      	ldr	r3, [r3, #16]
 8009e84:	f043 0208 	orr.w	r2, r3, #8
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2203      	movs	r2, #3
 8009e90:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8009e92:	2303      	movs	r3, #3
 8009e94:	e14a      	b.n	800a12c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	dbe3      	blt.n	8009e68 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	68ba      	ldr	r2, [r7, #8]
 8009ea6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009ea8:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f003 0310 	and.w	r3, r3, #16
 8009eb6:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8009eba:	fa01 f303 	lsl.w	r3, r1, r3
 8009ebe:	43db      	mvns	r3, r3
 8009ec0:	ea02 0103 	and.w	r1, r2, r3
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f003 0310 	and.w	r3, r3, #16
 8009ece:	409a      	lsls	r2, r3
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	430a      	orrs	r2, r1
 8009ed6:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f003 0310 	and.w	r3, r3, #16
 8009ee4:	21ff      	movs	r1, #255	@ 0xff
 8009ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8009eea:	43db      	mvns	r3, r3
 8009eec:	ea02 0103 	and.w	r1, r2, r3
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f003 0310 	and.w	r3, r3, #16
 8009efa:	409a      	lsls	r2, r3
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	430a      	orrs	r2, r1
 8009f02:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	69db      	ldr	r3, [r3, #28]
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	d11d      	bne.n	8009f48 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f12:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f003 0310 	and.w	r3, r3, #16
 8009f1a:	221f      	movs	r2, #31
 8009f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8009f20:	43db      	mvns	r3, r3
 8009f22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f24:	4013      	ands	r3, r2
 8009f26:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	6a1b      	ldr	r3, [r3, #32]
 8009f2c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f003 0310 	and.w	r3, r3, #16
 8009f34:	697a      	ldr	r2, [r7, #20]
 8009f36:	fa02 f303 	lsl.w	r3, r2, r3
 8009f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f46:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f4e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f003 0310 	and.w	r3, r3, #16
 8009f56:	2207      	movs	r2, #7
 8009f58:	fa02 f303 	lsl.w	r3, r2, r3
 8009f5c:	43db      	mvns	r3, r3
 8009f5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f60:	4013      	ands	r3, r2
 8009f62:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	699b      	ldr	r3, [r3, #24]
 8009f68:	2b01      	cmp	r3, #1
 8009f6a:	d102      	bne.n	8009f72 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	623b      	str	r3, [r7, #32]
 8009f70:	e00f      	b.n	8009f92 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	699b      	ldr	r3, [r3, #24]
 8009f76:	2b02      	cmp	r3, #2
 8009f78:	d102      	bne.n	8009f80 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	623b      	str	r3, [r7, #32]
 8009f7e:	e008      	b.n	8009f92 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	695b      	ldr	r3, [r3, #20]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d102      	bne.n	8009f8e <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009f88:	2301      	movs	r3, #1
 8009f8a:	623b      	str	r3, [r7, #32]
 8009f8c:	e001      	b.n	8009f92 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8009f8e:	2300      	movs	r3, #0
 8009f90:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	689a      	ldr	r2, [r3, #8]
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	695b      	ldr	r3, [r3, #20]
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	6a3a      	ldr	r2, [r7, #32]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f003 0310 	and.w	r3, r3, #16
 8009fa8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009fac:	fa02 f303 	lsl.w	r3, r2, r3
 8009fb0:	43db      	mvns	r3, r3
 8009fb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fb4:	4013      	ands	r3, r2
 8009fb6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	791b      	ldrb	r3, [r3, #4]
 8009fbc:	2b01      	cmp	r3, #1
 8009fbe:	d102      	bne.n	8009fc6 <HAL_DAC_ConfigChannel+0x1fe>
 8009fc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009fc4:	e000      	b.n	8009fc8 <HAL_DAC_ConfigChannel+0x200>
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	697a      	ldr	r2, [r7, #20]
 8009fca:	4313      	orrs	r3, r2
 8009fcc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f003 0310 	and.w	r3, r3, #16
 8009fd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8009fdc:	43db      	mvns	r3, r3
 8009fde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fe0:	4013      	ands	r3, r2
 8009fe2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	795b      	ldrb	r3, [r3, #5]
 8009fe8:	2b01      	cmp	r3, #1
 8009fea:	d102      	bne.n	8009ff2 <HAL_DAC_ConfigChannel+0x22a>
 8009fec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009ff0:	e000      	b.n	8009ff4 <HAL_DAC_ConfigChannel+0x22c>
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	697a      	ldr	r2, [r7, #20]
 8009ff6:	4313      	orrs	r3, r2
 8009ff8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8009ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ffc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800a000:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	2b02      	cmp	r3, #2
 800a008:	d114      	bne.n	800a034 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800a00a:	f003 ff2f 	bl	800de6c <HAL_RCC_GetHCLKFreq>
 800a00e:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800a010:	693b      	ldr	r3, [r7, #16]
 800a012:	4a48      	ldr	r2, [pc, #288]	@ (800a134 <HAL_DAC_ConfigChannel+0x36c>)
 800a014:	4293      	cmp	r3, r2
 800a016:	d904      	bls.n	800a022 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800a018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a01e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a020:	e00f      	b.n	800a042 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	4a44      	ldr	r2, [pc, #272]	@ (800a138 <HAL_DAC_ConfigChannel+0x370>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d90a      	bls.n	800a040 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800a02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a02c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a030:	627b      	str	r3, [r7, #36]	@ 0x24
 800a032:	e006      	b.n	800a042 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a03a:	4313      	orrs	r3, r2
 800a03c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a03e:	e000      	b.n	800a042 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800a040:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f003 0310 	and.w	r3, r3, #16
 800a048:	697a      	ldr	r2, [r7, #20]
 800a04a:	fa02 f303 	lsl.w	r3, r2, r3
 800a04e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a050:	4313      	orrs	r3, r2
 800a052:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a05a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	6819      	ldr	r1, [r3, #0]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f003 0310 	and.w	r3, r3, #16
 800a068:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a06c:	fa02 f303 	lsl.w	r3, r2, r3
 800a070:	43da      	mvns	r2, r3
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	400a      	ands	r2, r1
 800a078:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f003 0310 	and.w	r3, r3, #16
 800a088:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800a08c:	fa02 f303 	lsl.w	r3, r2, r3
 800a090:	43db      	mvns	r3, r3
 800a092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a094:	4013      	ands	r3, r2
 800a096:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	68db      	ldr	r3, [r3, #12]
 800a09c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f003 0310 	and.w	r3, r3, #16
 800a0a4:	697a      	ldr	r2, [r7, #20]
 800a0a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0b6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	6819      	ldr	r1, [r3, #0]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f003 0310 	and.w	r3, r3, #16
 800a0c4:	22c0      	movs	r2, #192	@ 0xc0
 800a0c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ca:	43da      	mvns	r2, r3
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	400a      	ands	r2, r1
 800a0d2:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	68db      	ldr	r3, [r3, #12]
 800a0d8:	089b      	lsrs	r3, r3, #2
 800a0da:	f003 030f 	and.w	r3, r3, #15
 800a0de:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800a0e0:	68bb      	ldr	r3, [r7, #8]
 800a0e2:	691b      	ldr	r3, [r3, #16]
 800a0e4:	089b      	lsrs	r3, r3, #2
 800a0e6:	021b      	lsls	r3, r3, #8
 800a0e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a0ec:	697a      	ldr	r2, [r7, #20]
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f003 0310 	and.w	r3, r3, #16
 800a0fe:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800a102:	fa01 f303 	lsl.w	r3, r1, r3
 800a106:	43db      	mvns	r3, r3
 800a108:	ea02 0103 	and.w	r1, r2, r3
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f003 0310 	and.w	r3, r3, #16
 800a112:	697a      	ldr	r2, [r7, #20]
 800a114:	409a      	lsls	r2, r3
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	430a      	orrs	r2, r1
 800a11c:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	2201      	movs	r2, #1
 800a122:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	2200      	movs	r2, #0
 800a128:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800a12a:	7ffb      	ldrb	r3, [r7, #31]
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3728      	adds	r7, #40	@ 0x28
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}
 800a134:	09896800 	.word	0x09896800
 800a138:	04c4b400 	.word	0x04c4b400

0800a13c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2b00      	cmp	r3, #0
 800a148:	d101      	bne.n	800a14e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	e08d      	b.n	800a26a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	461a      	mov	r2, r3
 800a154:	4b47      	ldr	r3, [pc, #284]	@ (800a274 <HAL_DMA_Init+0x138>)
 800a156:	429a      	cmp	r2, r3
 800a158:	d80f      	bhi.n	800a17a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	461a      	mov	r2, r3
 800a160:	4b45      	ldr	r3, [pc, #276]	@ (800a278 <HAL_DMA_Init+0x13c>)
 800a162:	4413      	add	r3, r2
 800a164:	4a45      	ldr	r2, [pc, #276]	@ (800a27c <HAL_DMA_Init+0x140>)
 800a166:	fba2 2303 	umull	r2, r3, r2, r3
 800a16a:	091b      	lsrs	r3, r3, #4
 800a16c:	009a      	lsls	r2, r3, #2
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	4a42      	ldr	r2, [pc, #264]	@ (800a280 <HAL_DMA_Init+0x144>)
 800a176:	641a      	str	r2, [r3, #64]	@ 0x40
 800a178:	e00e      	b.n	800a198 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	461a      	mov	r2, r3
 800a180:	4b40      	ldr	r3, [pc, #256]	@ (800a284 <HAL_DMA_Init+0x148>)
 800a182:	4413      	add	r3, r2
 800a184:	4a3d      	ldr	r2, [pc, #244]	@ (800a27c <HAL_DMA_Init+0x140>)
 800a186:	fba2 2303 	umull	r2, r3, r2, r3
 800a18a:	091b      	lsrs	r3, r3, #4
 800a18c:	009a      	lsls	r2, r3, #2
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	4a3c      	ldr	r2, [pc, #240]	@ (800a288 <HAL_DMA_Init+0x14c>)
 800a196:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2202      	movs	r2, #2
 800a19c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a1ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a1bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	691b      	ldr	r3, [r3, #16]
 800a1c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a1c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	699b      	ldr	r3, [r3, #24]
 800a1ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a1d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6a1b      	ldr	r3, [r3, #32]
 800a1da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a1dc:	68fa      	ldr	r2, [r7, #12]
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	68fa      	ldr	r2, [r7, #12]
 800a1e8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f000 fa76 	bl	800a6dc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	689b      	ldr	r3, [r3, #8]
 800a1f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a1f8:	d102      	bne.n	800a200 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	685a      	ldr	r2, [r3, #4]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a208:	b2d2      	uxtb	r2, r2
 800a20a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a214:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d010      	beq.n	800a240 <HAL_DMA_Init+0x104>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	2b04      	cmp	r3, #4
 800a224:	d80c      	bhi.n	800a240 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 fa96 	bl	800a758 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a230:	2200      	movs	r2, #0
 800a232:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a238:	687a      	ldr	r2, [r7, #4]
 800a23a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a23c:	605a      	str	r2, [r3, #4]
 800a23e:	e008      	b.n	800a252 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2200      	movs	r2, #0
 800a244:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2200      	movs	r2, #0
 800a24a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2200      	movs	r2, #0
 800a256:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2201      	movs	r2, #1
 800a25c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2200      	movs	r2, #0
 800a264:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a268:	2300      	movs	r3, #0
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3710      	adds	r7, #16
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}
 800a272:	bf00      	nop
 800a274:	40020407 	.word	0x40020407
 800a278:	bffdfff8 	.word	0xbffdfff8
 800a27c:	cccccccd 	.word	0xcccccccd
 800a280:	40020000 	.word	0x40020000
 800a284:	bffdfbf8 	.word	0xbffdfbf8
 800a288:	40020400 	.word	0x40020400

0800a28c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b086      	sub	sp, #24
 800a290:	af00      	add	r7, sp, #0
 800a292:	60f8      	str	r0, [r7, #12]
 800a294:	60b9      	str	r1, [r7, #8]
 800a296:	607a      	str	r2, [r7, #4]
 800a298:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a29a:	2300      	movs	r3, #0
 800a29c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	d101      	bne.n	800a2ac <HAL_DMA_Start_IT+0x20>
 800a2a8:	2302      	movs	r3, #2
 800a2aa:	e066      	b.n	800a37a <HAL_DMA_Start_IT+0xee>
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a2ba:	b2db      	uxtb	r3, r3
 800a2bc:	2b01      	cmp	r3, #1
 800a2be:	d155      	bne.n	800a36c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	2202      	movs	r2, #2
 800a2c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	681a      	ldr	r2, [r3, #0]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	f022 0201 	bic.w	r2, r2, #1
 800a2dc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	68b9      	ldr	r1, [r7, #8]
 800a2e4:	68f8      	ldr	r0, [r7, #12]
 800a2e6:	f000 f9bb 	bl	800a660 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d008      	beq.n	800a304 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	681a      	ldr	r2, [r3, #0]
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f042 020e 	orr.w	r2, r2, #14
 800a300:	601a      	str	r2, [r3, #0]
 800a302:	e00f      	b.n	800a324 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f022 0204 	bic.w	r2, r2, #4
 800a312:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	681a      	ldr	r2, [r3, #0]
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f042 020a 	orr.w	r2, r2, #10
 800a322:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d007      	beq.n	800a342 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a336:	681a      	ldr	r2, [r3, #0]
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a33c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a340:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a346:	2b00      	cmp	r3, #0
 800a348:	d007      	beq.n	800a35a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a34e:	681a      	ldr	r2, [r3, #0]
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a354:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a358:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	681a      	ldr	r2, [r3, #0]
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f042 0201 	orr.w	r2, r2, #1
 800a368:	601a      	str	r2, [r3, #0]
 800a36a:	e005      	b.n	800a378 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2200      	movs	r2, #0
 800a370:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a374:	2302      	movs	r3, #2
 800a376:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a378:	7dfb      	ldrb	r3, [r7, #23]
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3718      	adds	r7, #24
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}

0800a382 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a382:	b480      	push	{r7}
 800a384:	b085      	sub	sp, #20
 800a386:	af00      	add	r7, sp, #0
 800a388:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a38a:	2300      	movs	r3, #0
 800a38c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a394:	b2db      	uxtb	r3, r3
 800a396:	2b02      	cmp	r3, #2
 800a398:	d005      	beq.n	800a3a6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2204      	movs	r2, #4
 800a39e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	73fb      	strb	r3, [r7, #15]
 800a3a4:	e037      	b.n	800a416 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	681a      	ldr	r2, [r3, #0]
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	f022 020e 	bic.w	r2, r2, #14
 800a3b4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3ba:	681a      	ldr	r2, [r3, #0]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a3c4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	681a      	ldr	r2, [r3, #0]
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f022 0201 	bic.w	r2, r2, #1
 800a3d4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3da:	f003 021f 	and.w	r2, r3, #31
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3e2:	2101      	movs	r1, #1
 800a3e4:	fa01 f202 	lsl.w	r2, r1, r2
 800a3e8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3ee:	687a      	ldr	r2, [r7, #4]
 800a3f0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a3f2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d00c      	beq.n	800a416 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a400:	681a      	ldr	r2, [r3, #0]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a406:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a40a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a410:	687a      	ldr	r2, [r7, #4]
 800a412:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a414:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2201      	movs	r2, #1
 800a41a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2200      	movs	r2, #0
 800a422:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800a426:	7bfb      	ldrb	r3, [r7, #15]
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3714      	adds	r7, #20
 800a42c:	46bd      	mov	sp, r7
 800a42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a432:	4770      	bx	lr

0800a434 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b084      	sub	sp, #16
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a43c:	2300      	movs	r3, #0
 800a43e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a446:	b2db      	uxtb	r3, r3
 800a448:	2b02      	cmp	r3, #2
 800a44a:	d00d      	beq.n	800a468 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2204      	movs	r2, #4
 800a450:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2201      	movs	r2, #1
 800a456:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2200      	movs	r2, #0
 800a45e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800a462:	2301      	movs	r3, #1
 800a464:	73fb      	strb	r3, [r7, #15]
 800a466:	e047      	b.n	800a4f8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	681a      	ldr	r2, [r3, #0]
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f022 020e 	bic.w	r2, r2, #14
 800a476:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	681a      	ldr	r2, [r3, #0]
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f022 0201 	bic.w	r2, r2, #1
 800a486:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a48c:	681a      	ldr	r2, [r3, #0]
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a492:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a496:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a49c:	f003 021f 	and.w	r2, r3, #31
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4a4:	2101      	movs	r1, #1
 800a4a6:	fa01 f202 	lsl.w	r2, r1, r2
 800a4aa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4b0:	687a      	ldr	r2, [r7, #4]
 800a4b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a4b4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d00c      	beq.n	800a4d8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4c2:	681a      	ldr	r2, [r3, #0]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a4cc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4d2:	687a      	ldr	r2, [r7, #4]
 800a4d4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a4d6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2201      	movs	r2, #1
 800a4dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d003      	beq.n	800a4f8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	4798      	blx	r3
    }
  }
  return status;
 800a4f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3710      	adds	r7, #16
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}

0800a502 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a502:	b580      	push	{r7, lr}
 800a504:	b084      	sub	sp, #16
 800a506:	af00      	add	r7, sp, #0
 800a508:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a51e:	f003 031f 	and.w	r3, r3, #31
 800a522:	2204      	movs	r2, #4
 800a524:	409a      	lsls	r2, r3
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	4013      	ands	r3, r2
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d026      	beq.n	800a57c <HAL_DMA_IRQHandler+0x7a>
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	f003 0304 	and.w	r3, r3, #4
 800a534:	2b00      	cmp	r3, #0
 800a536:	d021      	beq.n	800a57c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f003 0320 	and.w	r3, r3, #32
 800a542:	2b00      	cmp	r3, #0
 800a544:	d107      	bne.n	800a556 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f022 0204 	bic.w	r2, r2, #4
 800a554:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a55a:	f003 021f 	and.w	r2, r3, #31
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a562:	2104      	movs	r1, #4
 800a564:	fa01 f202 	lsl.w	r2, r1, r2
 800a568:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d071      	beq.n	800a656 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a57a:	e06c      	b.n	800a656 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a580:	f003 031f 	and.w	r3, r3, #31
 800a584:	2202      	movs	r2, #2
 800a586:	409a      	lsls	r2, r3
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	4013      	ands	r3, r2
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d02e      	beq.n	800a5ee <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a590:	68bb      	ldr	r3, [r7, #8]
 800a592:	f003 0302 	and.w	r3, r3, #2
 800a596:	2b00      	cmp	r3, #0
 800a598:	d029      	beq.n	800a5ee <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f003 0320 	and.w	r3, r3, #32
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d10b      	bne.n	800a5c0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f022 020a 	bic.w	r2, r2, #10
 800a5b6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5c4:	f003 021f 	and.w	r2, r3, #31
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5cc:	2102      	movs	r1, #2
 800a5ce:	fa01 f202 	lsl.w	r2, r1, r2
 800a5d2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d038      	beq.n	800a656 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5e8:	6878      	ldr	r0, [r7, #4]
 800a5ea:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a5ec:	e033      	b.n	800a656 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5f2:	f003 031f 	and.w	r3, r3, #31
 800a5f6:	2208      	movs	r2, #8
 800a5f8:	409a      	lsls	r2, r3
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	4013      	ands	r3, r2
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d02a      	beq.n	800a658 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	f003 0308 	and.w	r3, r3, #8
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d025      	beq.n	800a658 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	681a      	ldr	r2, [r3, #0]
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f022 020e 	bic.w	r2, r2, #14
 800a61a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a620:	f003 021f 	and.w	r2, r3, #31
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a628:	2101      	movs	r1, #1
 800a62a:	fa01 f202 	lsl.w	r2, r1, r2
 800a62e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2201      	movs	r2, #1
 800a634:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	2201      	movs	r2, #1
 800a63a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	2200      	movs	r2, #0
 800a642:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d004      	beq.n	800a658 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a656:	bf00      	nop
 800a658:	bf00      	nop
}
 800a65a:	3710      	adds	r7, #16
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}

0800a660 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a660:	b480      	push	{r7}
 800a662:	b085      	sub	sp, #20
 800a664:	af00      	add	r7, sp, #0
 800a666:	60f8      	str	r0, [r7, #12]
 800a668:	60b9      	str	r1, [r7, #8]
 800a66a:	607a      	str	r2, [r7, #4]
 800a66c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a672:	68fa      	ldr	r2, [r7, #12]
 800a674:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a676:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d004      	beq.n	800a68a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a684:	68fa      	ldr	r2, [r7, #12]
 800a686:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a688:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a68e:	f003 021f 	and.w	r2, r3, #31
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a696:	2101      	movs	r1, #1
 800a698:	fa01 f202 	lsl.w	r2, r1, r2
 800a69c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	683a      	ldr	r2, [r7, #0]
 800a6a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	689b      	ldr	r3, [r3, #8]
 800a6aa:	2b10      	cmp	r3, #16
 800a6ac:	d108      	bne.n	800a6c0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	687a      	ldr	r2, [r7, #4]
 800a6b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	68ba      	ldr	r2, [r7, #8]
 800a6bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a6be:	e007      	b.n	800a6d0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	68ba      	ldr	r2, [r7, #8]
 800a6c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	687a      	ldr	r2, [r7, #4]
 800a6ce:	60da      	str	r2, [r3, #12]
}
 800a6d0:	bf00      	nop
 800a6d2:	3714      	adds	r7, #20
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr

0800a6dc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b087      	sub	sp, #28
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	461a      	mov	r2, r3
 800a6ea:	4b16      	ldr	r3, [pc, #88]	@ (800a744 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a6ec:	429a      	cmp	r2, r3
 800a6ee:	d802      	bhi.n	800a6f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a6f0:	4b15      	ldr	r3, [pc, #84]	@ (800a748 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a6f2:	617b      	str	r3, [r7, #20]
 800a6f4:	e001      	b.n	800a6fa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800a6f6:	4b15      	ldr	r3, [pc, #84]	@ (800a74c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a6f8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	b2db      	uxtb	r3, r3
 800a704:	3b08      	subs	r3, #8
 800a706:	4a12      	ldr	r2, [pc, #72]	@ (800a750 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a708:	fba2 2303 	umull	r2, r3, r2, r3
 800a70c:	091b      	lsrs	r3, r3, #4
 800a70e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a714:	089b      	lsrs	r3, r3, #2
 800a716:	009a      	lsls	r2, r3, #2
 800a718:	693b      	ldr	r3, [r7, #16]
 800a71a:	4413      	add	r3, r2
 800a71c:	461a      	mov	r2, r3
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	4a0b      	ldr	r2, [pc, #44]	@ (800a754 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a726:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	f003 031f 	and.w	r3, r3, #31
 800a72e:	2201      	movs	r2, #1
 800a730:	409a      	lsls	r2, r3
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a736:	bf00      	nop
 800a738:	371c      	adds	r7, #28
 800a73a:	46bd      	mov	sp, r7
 800a73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	40020407 	.word	0x40020407
 800a748:	40020800 	.word	0x40020800
 800a74c:	40020820 	.word	0x40020820
 800a750:	cccccccd 	.word	0xcccccccd
 800a754:	40020880 	.word	0x40020880

0800a758 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a758:	b480      	push	{r7}
 800a75a:	b085      	sub	sp, #20
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	685b      	ldr	r3, [r3, #4]
 800a764:	b2db      	uxtb	r3, r3
 800a766:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a768:	68fa      	ldr	r2, [r7, #12]
 800a76a:	4b0b      	ldr	r3, [pc, #44]	@ (800a798 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a76c:	4413      	add	r3, r2
 800a76e:	009b      	lsls	r3, r3, #2
 800a770:	461a      	mov	r2, r3
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	4a08      	ldr	r2, [pc, #32]	@ (800a79c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a77a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	3b01      	subs	r3, #1
 800a780:	f003 031f 	and.w	r3, r3, #31
 800a784:	2201      	movs	r2, #1
 800a786:	409a      	lsls	r2, r3
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800a78c:	bf00      	nop
 800a78e:	3714      	adds	r7, #20
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr
 800a798:	1000823f 	.word	0x1000823f
 800a79c:	40020940 	.word	0x40020940

0800a7a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b087      	sub	sp, #28
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
 800a7a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a7ae:	e15a      	b.n	800aa66 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	681a      	ldr	r2, [r3, #0]
 800a7b4:	2101      	movs	r1, #1
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	fa01 f303 	lsl.w	r3, r1, r3
 800a7bc:	4013      	ands	r3, r2
 800a7be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	f000 814c 	beq.w	800aa60 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	f003 0303 	and.w	r3, r3, #3
 800a7d0:	2b01      	cmp	r3, #1
 800a7d2:	d005      	beq.n	800a7e0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a7dc:	2b02      	cmp	r3, #2
 800a7de:	d130      	bne.n	800a842 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	689b      	ldr	r3, [r3, #8]
 800a7e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	005b      	lsls	r3, r3, #1
 800a7ea:	2203      	movs	r2, #3
 800a7ec:	fa02 f303 	lsl.w	r3, r2, r3
 800a7f0:	43db      	mvns	r3, r3
 800a7f2:	693a      	ldr	r2, [r7, #16]
 800a7f4:	4013      	ands	r3, r2
 800a7f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	68da      	ldr	r2, [r3, #12]
 800a7fc:	697b      	ldr	r3, [r7, #20]
 800a7fe:	005b      	lsls	r3, r3, #1
 800a800:	fa02 f303 	lsl.w	r3, r2, r3
 800a804:	693a      	ldr	r2, [r7, #16]
 800a806:	4313      	orrs	r3, r2
 800a808:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	693a      	ldr	r2, [r7, #16]
 800a80e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	685b      	ldr	r3, [r3, #4]
 800a814:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a816:	2201      	movs	r2, #1
 800a818:	697b      	ldr	r3, [r7, #20]
 800a81a:	fa02 f303 	lsl.w	r3, r2, r3
 800a81e:	43db      	mvns	r3, r3
 800a820:	693a      	ldr	r2, [r7, #16]
 800a822:	4013      	ands	r3, r2
 800a824:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	091b      	lsrs	r3, r3, #4
 800a82c:	f003 0201 	and.w	r2, r3, #1
 800a830:	697b      	ldr	r3, [r7, #20]
 800a832:	fa02 f303 	lsl.w	r3, r2, r3
 800a836:	693a      	ldr	r2, [r7, #16]
 800a838:	4313      	orrs	r3, r2
 800a83a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	693a      	ldr	r2, [r7, #16]
 800a840:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	685b      	ldr	r3, [r3, #4]
 800a846:	f003 0303 	and.w	r3, r3, #3
 800a84a:	2b03      	cmp	r3, #3
 800a84c:	d017      	beq.n	800a87e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	68db      	ldr	r3, [r3, #12]
 800a852:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a854:	697b      	ldr	r3, [r7, #20]
 800a856:	005b      	lsls	r3, r3, #1
 800a858:	2203      	movs	r2, #3
 800a85a:	fa02 f303 	lsl.w	r3, r2, r3
 800a85e:	43db      	mvns	r3, r3
 800a860:	693a      	ldr	r2, [r7, #16]
 800a862:	4013      	ands	r3, r2
 800a864:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	689a      	ldr	r2, [r3, #8]
 800a86a:	697b      	ldr	r3, [r7, #20]
 800a86c:	005b      	lsls	r3, r3, #1
 800a86e:	fa02 f303 	lsl.w	r3, r2, r3
 800a872:	693a      	ldr	r2, [r7, #16]
 800a874:	4313      	orrs	r3, r2
 800a876:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	693a      	ldr	r2, [r7, #16]
 800a87c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	685b      	ldr	r3, [r3, #4]
 800a882:	f003 0303 	and.w	r3, r3, #3
 800a886:	2b02      	cmp	r3, #2
 800a888:	d123      	bne.n	800a8d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	08da      	lsrs	r2, r3, #3
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	3208      	adds	r2, #8
 800a892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a896:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a898:	697b      	ldr	r3, [r7, #20]
 800a89a:	f003 0307 	and.w	r3, r3, #7
 800a89e:	009b      	lsls	r3, r3, #2
 800a8a0:	220f      	movs	r2, #15
 800a8a2:	fa02 f303 	lsl.w	r3, r2, r3
 800a8a6:	43db      	mvns	r3, r3
 800a8a8:	693a      	ldr	r2, [r7, #16]
 800a8aa:	4013      	ands	r3, r2
 800a8ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	691a      	ldr	r2, [r3, #16]
 800a8b2:	697b      	ldr	r3, [r7, #20]
 800a8b4:	f003 0307 	and.w	r3, r3, #7
 800a8b8:	009b      	lsls	r3, r3, #2
 800a8ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a8be:	693a      	ldr	r2, [r7, #16]
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	08da      	lsrs	r2, r3, #3
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	3208      	adds	r2, #8
 800a8cc:	6939      	ldr	r1, [r7, #16]
 800a8ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	005b      	lsls	r3, r3, #1
 800a8dc:	2203      	movs	r2, #3
 800a8de:	fa02 f303 	lsl.w	r3, r2, r3
 800a8e2:	43db      	mvns	r3, r3
 800a8e4:	693a      	ldr	r2, [r7, #16]
 800a8e6:	4013      	ands	r3, r2
 800a8e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	685b      	ldr	r3, [r3, #4]
 800a8ee:	f003 0203 	and.w	r2, r3, #3
 800a8f2:	697b      	ldr	r3, [r7, #20]
 800a8f4:	005b      	lsls	r3, r3, #1
 800a8f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a8fa:	693a      	ldr	r2, [r7, #16]
 800a8fc:	4313      	orrs	r3, r2
 800a8fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	693a      	ldr	r2, [r7, #16]
 800a904:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	685b      	ldr	r3, [r3, #4]
 800a90a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a90e:	2b00      	cmp	r3, #0
 800a910:	f000 80a6 	beq.w	800aa60 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a914:	4b5b      	ldr	r3, [pc, #364]	@ (800aa84 <HAL_GPIO_Init+0x2e4>)
 800a916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a918:	4a5a      	ldr	r2, [pc, #360]	@ (800aa84 <HAL_GPIO_Init+0x2e4>)
 800a91a:	f043 0301 	orr.w	r3, r3, #1
 800a91e:	6613      	str	r3, [r2, #96]	@ 0x60
 800a920:	4b58      	ldr	r3, [pc, #352]	@ (800aa84 <HAL_GPIO_Init+0x2e4>)
 800a922:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a924:	f003 0301 	and.w	r3, r3, #1
 800a928:	60bb      	str	r3, [r7, #8]
 800a92a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a92c:	4a56      	ldr	r2, [pc, #344]	@ (800aa88 <HAL_GPIO_Init+0x2e8>)
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	089b      	lsrs	r3, r3, #2
 800a932:	3302      	adds	r3, #2
 800a934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a938:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	f003 0303 	and.w	r3, r3, #3
 800a940:	009b      	lsls	r3, r3, #2
 800a942:	220f      	movs	r2, #15
 800a944:	fa02 f303 	lsl.w	r3, r2, r3
 800a948:	43db      	mvns	r3, r3
 800a94a:	693a      	ldr	r2, [r7, #16]
 800a94c:	4013      	ands	r3, r2
 800a94e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a956:	d01f      	beq.n	800a998 <HAL_GPIO_Init+0x1f8>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	4a4c      	ldr	r2, [pc, #304]	@ (800aa8c <HAL_GPIO_Init+0x2ec>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d019      	beq.n	800a994 <HAL_GPIO_Init+0x1f4>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	4a4b      	ldr	r2, [pc, #300]	@ (800aa90 <HAL_GPIO_Init+0x2f0>)
 800a964:	4293      	cmp	r3, r2
 800a966:	d013      	beq.n	800a990 <HAL_GPIO_Init+0x1f0>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	4a4a      	ldr	r2, [pc, #296]	@ (800aa94 <HAL_GPIO_Init+0x2f4>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d00d      	beq.n	800a98c <HAL_GPIO_Init+0x1ec>
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	4a49      	ldr	r2, [pc, #292]	@ (800aa98 <HAL_GPIO_Init+0x2f8>)
 800a974:	4293      	cmp	r3, r2
 800a976:	d007      	beq.n	800a988 <HAL_GPIO_Init+0x1e8>
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	4a48      	ldr	r2, [pc, #288]	@ (800aa9c <HAL_GPIO_Init+0x2fc>)
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d101      	bne.n	800a984 <HAL_GPIO_Init+0x1e4>
 800a980:	2305      	movs	r3, #5
 800a982:	e00a      	b.n	800a99a <HAL_GPIO_Init+0x1fa>
 800a984:	2306      	movs	r3, #6
 800a986:	e008      	b.n	800a99a <HAL_GPIO_Init+0x1fa>
 800a988:	2304      	movs	r3, #4
 800a98a:	e006      	b.n	800a99a <HAL_GPIO_Init+0x1fa>
 800a98c:	2303      	movs	r3, #3
 800a98e:	e004      	b.n	800a99a <HAL_GPIO_Init+0x1fa>
 800a990:	2302      	movs	r3, #2
 800a992:	e002      	b.n	800a99a <HAL_GPIO_Init+0x1fa>
 800a994:	2301      	movs	r3, #1
 800a996:	e000      	b.n	800a99a <HAL_GPIO_Init+0x1fa>
 800a998:	2300      	movs	r3, #0
 800a99a:	697a      	ldr	r2, [r7, #20]
 800a99c:	f002 0203 	and.w	r2, r2, #3
 800a9a0:	0092      	lsls	r2, r2, #2
 800a9a2:	4093      	lsls	r3, r2
 800a9a4:	693a      	ldr	r2, [r7, #16]
 800a9a6:	4313      	orrs	r3, r2
 800a9a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a9aa:	4937      	ldr	r1, [pc, #220]	@ (800aa88 <HAL_GPIO_Init+0x2e8>)
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	089b      	lsrs	r3, r3, #2
 800a9b0:	3302      	adds	r3, #2
 800a9b2:	693a      	ldr	r2, [r7, #16]
 800a9b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a9b8:	4b39      	ldr	r3, [pc, #228]	@ (800aaa0 <HAL_GPIO_Init+0x300>)
 800a9ba:	689b      	ldr	r3, [r3, #8]
 800a9bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	43db      	mvns	r3, r3
 800a9c2:	693a      	ldr	r2, [r7, #16]
 800a9c4:	4013      	ands	r3, r2
 800a9c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	685b      	ldr	r3, [r3, #4]
 800a9cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d003      	beq.n	800a9dc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a9d4:	693a      	ldr	r2, [r7, #16]
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a9dc:	4a30      	ldr	r2, [pc, #192]	@ (800aaa0 <HAL_GPIO_Init+0x300>)
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a9e2:	4b2f      	ldr	r3, [pc, #188]	@ (800aaa0 <HAL_GPIO_Init+0x300>)
 800a9e4:	68db      	ldr	r3, [r3, #12]
 800a9e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	43db      	mvns	r3, r3
 800a9ec:	693a      	ldr	r2, [r7, #16]
 800a9ee:	4013      	ands	r3, r2
 800a9f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	685b      	ldr	r3, [r3, #4]
 800a9f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d003      	beq.n	800aa06 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a9fe:	693a      	ldr	r2, [r7, #16]
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	4313      	orrs	r3, r2
 800aa04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800aa06:	4a26      	ldr	r2, [pc, #152]	@ (800aaa0 <HAL_GPIO_Init+0x300>)
 800aa08:	693b      	ldr	r3, [r7, #16]
 800aa0a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800aa0c:	4b24      	ldr	r3, [pc, #144]	@ (800aaa0 <HAL_GPIO_Init+0x300>)
 800aa0e:	685b      	ldr	r3, [r3, #4]
 800aa10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	43db      	mvns	r3, r3
 800aa16:	693a      	ldr	r2, [r7, #16]
 800aa18:	4013      	ands	r3, r2
 800aa1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	685b      	ldr	r3, [r3, #4]
 800aa20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d003      	beq.n	800aa30 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800aa28:	693a      	ldr	r2, [r7, #16]
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800aa30:	4a1b      	ldr	r2, [pc, #108]	@ (800aaa0 <HAL_GPIO_Init+0x300>)
 800aa32:	693b      	ldr	r3, [r7, #16]
 800aa34:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800aa36:	4b1a      	ldr	r3, [pc, #104]	@ (800aaa0 <HAL_GPIO_Init+0x300>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	43db      	mvns	r3, r3
 800aa40:	693a      	ldr	r2, [r7, #16]
 800aa42:	4013      	ands	r3, r2
 800aa44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	685b      	ldr	r3, [r3, #4]
 800aa4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d003      	beq.n	800aa5a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800aa52:	693a      	ldr	r2, [r7, #16]
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	4313      	orrs	r3, r2
 800aa58:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800aa5a:	4a11      	ldr	r2, [pc, #68]	@ (800aaa0 <HAL_GPIO_Init+0x300>)
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	3301      	adds	r3, #1
 800aa64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	681a      	ldr	r2, [r3, #0]
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	fa22 f303 	lsr.w	r3, r2, r3
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	f47f ae9d 	bne.w	800a7b0 <HAL_GPIO_Init+0x10>
  }
}
 800aa76:	bf00      	nop
 800aa78:	bf00      	nop
 800aa7a:	371c      	adds	r7, #28
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa82:	4770      	bx	lr
 800aa84:	40021000 	.word	0x40021000
 800aa88:	40010000 	.word	0x40010000
 800aa8c:	48000400 	.word	0x48000400
 800aa90:	48000800 	.word	0x48000800
 800aa94:	48000c00 	.word	0x48000c00
 800aa98:	48001000 	.word	0x48001000
 800aa9c:	48001400 	.word	0x48001400
 800aaa0:	40010400 	.word	0x40010400

0800aaa4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b085      	sub	sp, #20
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
 800aaac:	460b      	mov	r3, r1
 800aaae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	691a      	ldr	r2, [r3, #16]
 800aab4:	887b      	ldrh	r3, [r7, #2]
 800aab6:	4013      	ands	r3, r2
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d002      	beq.n	800aac2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800aabc:	2301      	movs	r3, #1
 800aabe:	73fb      	strb	r3, [r7, #15]
 800aac0:	e001      	b.n	800aac6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800aac2:	2300      	movs	r3, #0
 800aac4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800aac6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3714      	adds	r7, #20
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr

0800aad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b083      	sub	sp, #12
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	460b      	mov	r3, r1
 800aade:	807b      	strh	r3, [r7, #2]
 800aae0:	4613      	mov	r3, r2
 800aae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800aae4:	787b      	ldrb	r3, [r7, #1]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d003      	beq.n	800aaf2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800aaea:	887a      	ldrh	r2, [r7, #2]
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800aaf0:	e002      	b.n	800aaf8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800aaf2:	887a      	ldrh	r2, [r7, #2]
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800aaf8:	bf00      	nop
 800aafa:	370c      	adds	r7, #12
 800aafc:	46bd      	mov	sp, r7
 800aafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab02:	4770      	bx	lr

0800ab04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b082      	sub	sp, #8
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d101      	bne.n	800ab16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800ab12:	2301      	movs	r3, #1
 800ab14:	e08d      	b.n	800ac32 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab1c:	b2db      	uxtb	r3, r3
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d106      	bne.n	800ab30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f7f9 feaa 	bl	8004884 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2224      	movs	r2, #36	@ 0x24
 800ab34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	681a      	ldr	r2, [r3, #0]
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f022 0201 	bic.w	r2, r2, #1
 800ab46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	685a      	ldr	r2, [r3, #4]
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800ab54:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	689a      	ldr	r2, [r3, #8]
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ab64:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	68db      	ldr	r3, [r3, #12]
 800ab6a:	2b01      	cmp	r3, #1
 800ab6c:	d107      	bne.n	800ab7e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	689a      	ldr	r2, [r3, #8]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ab7a:	609a      	str	r2, [r3, #8]
 800ab7c:	e006      	b.n	800ab8c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	689a      	ldr	r2, [r3, #8]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800ab8a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	2b02      	cmp	r3, #2
 800ab92:	d108      	bne.n	800aba6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	685a      	ldr	r2, [r3, #4]
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aba2:	605a      	str	r2, [r3, #4]
 800aba4:	e007      	b.n	800abb6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	685a      	ldr	r2, [r3, #4]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800abb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	685b      	ldr	r3, [r3, #4]
 800abbc:	687a      	ldr	r2, [r7, #4]
 800abbe:	6812      	ldr	r2, [r2, #0]
 800abc0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800abc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800abc8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	68da      	ldr	r2, [r3, #12]
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800abd8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	691a      	ldr	r2, [r3, #16]
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	695b      	ldr	r3, [r3, #20]
 800abe2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	699b      	ldr	r3, [r3, #24]
 800abea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	430a      	orrs	r2, r1
 800abf2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	69d9      	ldr	r1, [r3, #28]
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6a1a      	ldr	r2, [r3, #32]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	430a      	orrs	r2, r1
 800ac02:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f042 0201 	orr.w	r2, r2, #1
 800ac12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2200      	movs	r2, #0
 800ac18:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2220      	movs	r2, #32
 800ac1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2200      	movs	r2, #0
 800ac26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800ac30:	2300      	movs	r3, #0
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	3708      	adds	r7, #8
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
	...

0800ac3c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b088      	sub	sp, #32
 800ac40:	af02      	add	r7, sp, #8
 800ac42:	60f8      	str	r0, [r7, #12]
 800ac44:	607a      	str	r2, [r7, #4]
 800ac46:	461a      	mov	r2, r3
 800ac48:	460b      	mov	r3, r1
 800ac4a:	817b      	strh	r3, [r7, #10]
 800ac4c:	4613      	mov	r3, r2
 800ac4e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac56:	b2db      	uxtb	r3, r3
 800ac58:	2b20      	cmp	r3, #32
 800ac5a:	f040 80fd 	bne.w	800ae58 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ac64:	2b01      	cmp	r3, #1
 800ac66:	d101      	bne.n	800ac6c <HAL_I2C_Master_Transmit+0x30>
 800ac68:	2302      	movs	r3, #2
 800ac6a:	e0f6      	b.n	800ae5a <HAL_I2C_Master_Transmit+0x21e>
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	2201      	movs	r2, #1
 800ac70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ac74:	f7fd fa7e 	bl	8008174 <HAL_GetTick>
 800ac78:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	9300      	str	r3, [sp, #0]
 800ac7e:	2319      	movs	r3, #25
 800ac80:	2201      	movs	r2, #1
 800ac82:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ac86:	68f8      	ldr	r0, [r7, #12]
 800ac88:	f000 fb72 	bl	800b370 <I2C_WaitOnFlagUntilTimeout>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d001      	beq.n	800ac96 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800ac92:	2301      	movs	r3, #1
 800ac94:	e0e1      	b.n	800ae5a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	2221      	movs	r2, #33	@ 0x21
 800ac9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2210      	movs	r2, #16
 800aca2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	2200      	movs	r2, #0
 800acaa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	687a      	ldr	r2, [r7, #4]
 800acb0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	893a      	ldrh	r2, [r7, #8]
 800acb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	2200      	movs	r2, #0
 800acbc:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acc2:	b29b      	uxth	r3, r3
 800acc4:	2bff      	cmp	r3, #255	@ 0xff
 800acc6:	d906      	bls.n	800acd6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	22ff      	movs	r2, #255	@ 0xff
 800accc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800acce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800acd2:	617b      	str	r3, [r7, #20]
 800acd4:	e007      	b.n	800ace6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acda:	b29a      	uxth	r2, r3
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800ace0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ace4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acea:	2b00      	cmp	r3, #0
 800acec:	d024      	beq.n	800ad38 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acf2:	781a      	ldrb	r2, [r3, #0]
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acfe:	1c5a      	adds	r2, r3, #1
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad08:	b29b      	uxth	r3, r3
 800ad0a:	3b01      	subs	r3, #1
 800ad0c:	b29a      	uxth	r2, r3
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad16:	3b01      	subs	r3, #1
 800ad18:	b29a      	uxth	r2, r3
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad22:	b2db      	uxtb	r3, r3
 800ad24:	3301      	adds	r3, #1
 800ad26:	b2da      	uxtb	r2, r3
 800ad28:	8979      	ldrh	r1, [r7, #10]
 800ad2a:	4b4e      	ldr	r3, [pc, #312]	@ (800ae64 <HAL_I2C_Master_Transmit+0x228>)
 800ad2c:	9300      	str	r3, [sp, #0]
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	68f8      	ldr	r0, [r7, #12]
 800ad32:	f000 fd6d 	bl	800b810 <I2C_TransferConfig>
 800ad36:	e066      	b.n	800ae06 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad3c:	b2da      	uxtb	r2, r3
 800ad3e:	8979      	ldrh	r1, [r7, #10]
 800ad40:	4b48      	ldr	r3, [pc, #288]	@ (800ae64 <HAL_I2C_Master_Transmit+0x228>)
 800ad42:	9300      	str	r3, [sp, #0]
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	68f8      	ldr	r0, [r7, #12]
 800ad48:	f000 fd62 	bl	800b810 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800ad4c:	e05b      	b.n	800ae06 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ad4e:	693a      	ldr	r2, [r7, #16]
 800ad50:	6a39      	ldr	r1, [r7, #32]
 800ad52:	68f8      	ldr	r0, [r7, #12]
 800ad54:	f000 fb65 	bl	800b422 <I2C_WaitOnTXISFlagUntilTimeout>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d001      	beq.n	800ad62 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800ad5e:	2301      	movs	r3, #1
 800ad60:	e07b      	b.n	800ae5a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad66:	781a      	ldrb	r2, [r3, #0]
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad72:	1c5a      	adds	r2, r3, #1
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad7c:	b29b      	uxth	r3, r3
 800ad7e:	3b01      	subs	r3, #1
 800ad80:	b29a      	uxth	r2, r3
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad8a:	3b01      	subs	r3, #1
 800ad8c:	b29a      	uxth	r2, r3
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad96:	b29b      	uxth	r3, r3
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d034      	beq.n	800ae06 <HAL_I2C_Master_Transmit+0x1ca>
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d130      	bne.n	800ae06 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	9300      	str	r3, [sp, #0]
 800ada8:	6a3b      	ldr	r3, [r7, #32]
 800adaa:	2200      	movs	r2, #0
 800adac:	2180      	movs	r1, #128	@ 0x80
 800adae:	68f8      	ldr	r0, [r7, #12]
 800adb0:	f000 fade 	bl	800b370 <I2C_WaitOnFlagUntilTimeout>
 800adb4:	4603      	mov	r3, r0
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d001      	beq.n	800adbe <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800adba:	2301      	movs	r3, #1
 800adbc:	e04d      	b.n	800ae5a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800adc2:	b29b      	uxth	r3, r3
 800adc4:	2bff      	cmp	r3, #255	@ 0xff
 800adc6:	d90e      	bls.n	800ade6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	22ff      	movs	r2, #255	@ 0xff
 800adcc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800add2:	b2da      	uxtb	r2, r3
 800add4:	8979      	ldrh	r1, [r7, #10]
 800add6:	2300      	movs	r3, #0
 800add8:	9300      	str	r3, [sp, #0]
 800adda:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800adde:	68f8      	ldr	r0, [r7, #12]
 800ade0:	f000 fd16 	bl	800b810 <I2C_TransferConfig>
 800ade4:	e00f      	b.n	800ae06 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800adea:	b29a      	uxth	r2, r3
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800adf4:	b2da      	uxtb	r2, r3
 800adf6:	8979      	ldrh	r1, [r7, #10]
 800adf8:	2300      	movs	r3, #0
 800adfa:	9300      	str	r3, [sp, #0]
 800adfc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ae00:	68f8      	ldr	r0, [r7, #12]
 800ae02:	f000 fd05 	bl	800b810 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae0a:	b29b      	uxth	r3, r3
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d19e      	bne.n	800ad4e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ae10:	693a      	ldr	r2, [r7, #16]
 800ae12:	6a39      	ldr	r1, [r7, #32]
 800ae14:	68f8      	ldr	r0, [r7, #12]
 800ae16:	f000 fb4b 	bl	800b4b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d001      	beq.n	800ae24 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800ae20:	2301      	movs	r3, #1
 800ae22:	e01a      	b.n	800ae5a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	2220      	movs	r2, #32
 800ae2a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	6859      	ldr	r1, [r3, #4]
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	4b0c      	ldr	r3, [pc, #48]	@ (800ae68 <HAL_I2C_Master_Transmit+0x22c>)
 800ae38:	400b      	ands	r3, r1
 800ae3a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	2220      	movs	r2, #32
 800ae40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2200      	movs	r2, #0
 800ae48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ae54:	2300      	movs	r3, #0
 800ae56:	e000      	b.n	800ae5a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800ae58:	2302      	movs	r3, #2
  }
}
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	3718      	adds	r7, #24
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	bd80      	pop	{r7, pc}
 800ae62:	bf00      	nop
 800ae64:	80002000 	.word	0x80002000
 800ae68:	fe00e800 	.word	0xfe00e800

0800ae6c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b088      	sub	sp, #32
 800ae70:	af02      	add	r7, sp, #8
 800ae72:	60f8      	str	r0, [r7, #12]
 800ae74:	607a      	str	r2, [r7, #4]
 800ae76:	461a      	mov	r2, r3
 800ae78:	460b      	mov	r3, r1
 800ae7a:	817b      	strh	r3, [r7, #10]
 800ae7c:	4613      	mov	r3, r2
 800ae7e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae86:	b2db      	uxtb	r3, r3
 800ae88:	2b20      	cmp	r3, #32
 800ae8a:	f040 80db 	bne.w	800b044 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d101      	bne.n	800ae9c <HAL_I2C_Master_Receive+0x30>
 800ae98:	2302      	movs	r3, #2
 800ae9a:	e0d4      	b.n	800b046 <HAL_I2C_Master_Receive+0x1da>
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2201      	movs	r2, #1
 800aea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800aea4:	f7fd f966 	bl	8008174 <HAL_GetTick>
 800aea8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	9300      	str	r3, [sp, #0]
 800aeae:	2319      	movs	r3, #25
 800aeb0:	2201      	movs	r2, #1
 800aeb2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aeb6:	68f8      	ldr	r0, [r7, #12]
 800aeb8:	f000 fa5a 	bl	800b370 <I2C_WaitOnFlagUntilTimeout>
 800aebc:	4603      	mov	r3, r0
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d001      	beq.n	800aec6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800aec2:	2301      	movs	r3, #1
 800aec4:	e0bf      	b.n	800b046 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	2222      	movs	r2, #34	@ 0x22
 800aeca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	2210      	movs	r2, #16
 800aed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	2200      	movs	r2, #0
 800aeda:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	687a      	ldr	r2, [r7, #4]
 800aee0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	893a      	ldrh	r2, [r7, #8]
 800aee6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	2200      	movs	r2, #0
 800aeec:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aef2:	b29b      	uxth	r3, r3
 800aef4:	2bff      	cmp	r3, #255	@ 0xff
 800aef6:	d90e      	bls.n	800af16 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	22ff      	movs	r2, #255	@ 0xff
 800aefc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af02:	b2da      	uxtb	r2, r3
 800af04:	8979      	ldrh	r1, [r7, #10]
 800af06:	4b52      	ldr	r3, [pc, #328]	@ (800b050 <HAL_I2C_Master_Receive+0x1e4>)
 800af08:	9300      	str	r3, [sp, #0]
 800af0a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800af0e:	68f8      	ldr	r0, [r7, #12]
 800af10:	f000 fc7e 	bl	800b810 <I2C_TransferConfig>
 800af14:	e06d      	b.n	800aff2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af1a:	b29a      	uxth	r2, r3
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af24:	b2da      	uxtb	r2, r3
 800af26:	8979      	ldrh	r1, [r7, #10]
 800af28:	4b49      	ldr	r3, [pc, #292]	@ (800b050 <HAL_I2C_Master_Receive+0x1e4>)
 800af2a:	9300      	str	r3, [sp, #0]
 800af2c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800af30:	68f8      	ldr	r0, [r7, #12]
 800af32:	f000 fc6d 	bl	800b810 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800af36:	e05c      	b.n	800aff2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800af38:	697a      	ldr	r2, [r7, #20]
 800af3a:	6a39      	ldr	r1, [r7, #32]
 800af3c:	68f8      	ldr	r0, [r7, #12]
 800af3e:	f000 fafb 	bl	800b538 <I2C_WaitOnRXNEFlagUntilTimeout>
 800af42:	4603      	mov	r3, r0
 800af44:	2b00      	cmp	r3, #0
 800af46:	d001      	beq.n	800af4c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800af48:	2301      	movs	r3, #1
 800af4a:	e07c      	b.n	800b046 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af56:	b2d2      	uxtb	r2, r2
 800af58:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af5e:	1c5a      	adds	r2, r3, #1
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af68:	3b01      	subs	r3, #1
 800af6a:	b29a      	uxth	r2, r3
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af74:	b29b      	uxth	r3, r3
 800af76:	3b01      	subs	r3, #1
 800af78:	b29a      	uxth	r2, r3
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af82:	b29b      	uxth	r3, r3
 800af84:	2b00      	cmp	r3, #0
 800af86:	d034      	beq.n	800aff2 <HAL_I2C_Master_Receive+0x186>
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d130      	bne.n	800aff2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800af90:	697b      	ldr	r3, [r7, #20]
 800af92:	9300      	str	r3, [sp, #0]
 800af94:	6a3b      	ldr	r3, [r7, #32]
 800af96:	2200      	movs	r2, #0
 800af98:	2180      	movs	r1, #128	@ 0x80
 800af9a:	68f8      	ldr	r0, [r7, #12]
 800af9c:	f000 f9e8 	bl	800b370 <I2C_WaitOnFlagUntilTimeout>
 800afa0:	4603      	mov	r3, r0
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d001      	beq.n	800afaa <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800afa6:	2301      	movs	r3, #1
 800afa8:	e04d      	b.n	800b046 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800afae:	b29b      	uxth	r3, r3
 800afb0:	2bff      	cmp	r3, #255	@ 0xff
 800afb2:	d90e      	bls.n	800afd2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	22ff      	movs	r2, #255	@ 0xff
 800afb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800afbe:	b2da      	uxtb	r2, r3
 800afc0:	8979      	ldrh	r1, [r7, #10]
 800afc2:	2300      	movs	r3, #0
 800afc4:	9300      	str	r3, [sp, #0]
 800afc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800afca:	68f8      	ldr	r0, [r7, #12]
 800afcc:	f000 fc20 	bl	800b810 <I2C_TransferConfig>
 800afd0:	e00f      	b.n	800aff2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800afd6:	b29a      	uxth	r2, r3
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800afe0:	b2da      	uxtb	r2, r3
 800afe2:	8979      	ldrh	r1, [r7, #10]
 800afe4:	2300      	movs	r3, #0
 800afe6:	9300      	str	r3, [sp, #0]
 800afe8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800afec:	68f8      	ldr	r0, [r7, #12]
 800afee:	f000 fc0f 	bl	800b810 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aff6:	b29b      	uxth	r3, r3
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d19d      	bne.n	800af38 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800affc:	697a      	ldr	r2, [r7, #20]
 800affe:	6a39      	ldr	r1, [r7, #32]
 800b000:	68f8      	ldr	r0, [r7, #12]
 800b002:	f000 fa55 	bl	800b4b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b006:	4603      	mov	r3, r0
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d001      	beq.n	800b010 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800b00c:	2301      	movs	r3, #1
 800b00e:	e01a      	b.n	800b046 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	2220      	movs	r2, #32
 800b016:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	6859      	ldr	r1, [r3, #4]
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	681a      	ldr	r2, [r3, #0]
 800b022:	4b0c      	ldr	r3, [pc, #48]	@ (800b054 <HAL_I2C_Master_Receive+0x1e8>)
 800b024:	400b      	ands	r3, r1
 800b026:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	2220      	movs	r2, #32
 800b02c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	2200      	movs	r2, #0
 800b034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2200      	movs	r2, #0
 800b03c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b040:	2300      	movs	r3, #0
 800b042:	e000      	b.n	800b046 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800b044:	2302      	movs	r3, #2
  }
}
 800b046:	4618      	mov	r0, r3
 800b048:	3718      	adds	r7, #24
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bd80      	pop	{r7, pc}
 800b04e:	bf00      	nop
 800b050:	80002400 	.word	0x80002400
 800b054:	fe00e800 	.word	0xfe00e800

0800b058 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b088      	sub	sp, #32
 800b05c:	af02      	add	r7, sp, #8
 800b05e:	60f8      	str	r0, [r7, #12]
 800b060:	4608      	mov	r0, r1
 800b062:	4611      	mov	r1, r2
 800b064:	461a      	mov	r2, r3
 800b066:	4603      	mov	r3, r0
 800b068:	817b      	strh	r3, [r7, #10]
 800b06a:	460b      	mov	r3, r1
 800b06c:	813b      	strh	r3, [r7, #8]
 800b06e:	4613      	mov	r3, r2
 800b070:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b078:	b2db      	uxtb	r3, r3
 800b07a:	2b20      	cmp	r3, #32
 800b07c:	f040 80f9 	bne.w	800b272 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b080:	6a3b      	ldr	r3, [r7, #32]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d002      	beq.n	800b08c <HAL_I2C_Mem_Write+0x34>
 800b086:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d105      	bne.n	800b098 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b092:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b094:	2301      	movs	r3, #1
 800b096:	e0ed      	b.n	800b274 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b09e:	2b01      	cmp	r3, #1
 800b0a0:	d101      	bne.n	800b0a6 <HAL_I2C_Mem_Write+0x4e>
 800b0a2:	2302      	movs	r3, #2
 800b0a4:	e0e6      	b.n	800b274 <HAL_I2C_Mem_Write+0x21c>
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	2201      	movs	r2, #1
 800b0aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b0ae:	f7fd f861 	bl	8008174 <HAL_GetTick>
 800b0b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b0b4:	697b      	ldr	r3, [r7, #20]
 800b0b6:	9300      	str	r3, [sp, #0]
 800b0b8:	2319      	movs	r3, #25
 800b0ba:	2201      	movs	r2, #1
 800b0bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b0c0:	68f8      	ldr	r0, [r7, #12]
 800b0c2:	f000 f955 	bl	800b370 <I2C_WaitOnFlagUntilTimeout>
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d001      	beq.n	800b0d0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800b0cc:	2301      	movs	r3, #1
 800b0ce:	e0d1      	b.n	800b274 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	2221      	movs	r2, #33	@ 0x21
 800b0d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	2240      	movs	r2, #64	@ 0x40
 800b0dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	6a3a      	ldr	r2, [r7, #32]
 800b0ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b0f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b0f8:	88f8      	ldrh	r0, [r7, #6]
 800b0fa:	893a      	ldrh	r2, [r7, #8]
 800b0fc:	8979      	ldrh	r1, [r7, #10]
 800b0fe:	697b      	ldr	r3, [r7, #20]
 800b100:	9301      	str	r3, [sp, #4]
 800b102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b104:	9300      	str	r3, [sp, #0]
 800b106:	4603      	mov	r3, r0
 800b108:	68f8      	ldr	r0, [r7, #12]
 800b10a:	f000 f8b9 	bl	800b280 <I2C_RequestMemoryWrite>
 800b10e:	4603      	mov	r3, r0
 800b110:	2b00      	cmp	r3, #0
 800b112:	d005      	beq.n	800b120 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2200      	movs	r2, #0
 800b118:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b11c:	2301      	movs	r3, #1
 800b11e:	e0a9      	b.n	800b274 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b124:	b29b      	uxth	r3, r3
 800b126:	2bff      	cmp	r3, #255	@ 0xff
 800b128:	d90e      	bls.n	800b148 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	22ff      	movs	r2, #255	@ 0xff
 800b12e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b134:	b2da      	uxtb	r2, r3
 800b136:	8979      	ldrh	r1, [r7, #10]
 800b138:	2300      	movs	r3, #0
 800b13a:	9300      	str	r3, [sp, #0]
 800b13c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b140:	68f8      	ldr	r0, [r7, #12]
 800b142:	f000 fb65 	bl	800b810 <I2C_TransferConfig>
 800b146:	e00f      	b.n	800b168 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b14c:	b29a      	uxth	r2, r3
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b156:	b2da      	uxtb	r2, r3
 800b158:	8979      	ldrh	r1, [r7, #10]
 800b15a:	2300      	movs	r3, #0
 800b15c:	9300      	str	r3, [sp, #0]
 800b15e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b162:	68f8      	ldr	r0, [r7, #12]
 800b164:	f000 fb54 	bl	800b810 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b168:	697a      	ldr	r2, [r7, #20]
 800b16a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b16c:	68f8      	ldr	r0, [r7, #12]
 800b16e:	f000 f958 	bl	800b422 <I2C_WaitOnTXISFlagUntilTimeout>
 800b172:	4603      	mov	r3, r0
 800b174:	2b00      	cmp	r3, #0
 800b176:	d001      	beq.n	800b17c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800b178:	2301      	movs	r3, #1
 800b17a:	e07b      	b.n	800b274 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b180:	781a      	ldrb	r2, [r3, #0]
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b18c:	1c5a      	adds	r2, r3, #1
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b196:	b29b      	uxth	r3, r3
 800b198:	3b01      	subs	r3, #1
 800b19a:	b29a      	uxth	r2, r3
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1a4:	3b01      	subs	r3, #1
 800b1a6:	b29a      	uxth	r2, r3
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1b0:	b29b      	uxth	r3, r3
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d034      	beq.n	800b220 <HAL_I2C_Mem_Write+0x1c8>
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d130      	bne.n	800b220 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	9300      	str	r3, [sp, #0]
 800b1c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	2180      	movs	r1, #128	@ 0x80
 800b1c8:	68f8      	ldr	r0, [r7, #12]
 800b1ca:	f000 f8d1 	bl	800b370 <I2C_WaitOnFlagUntilTimeout>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d001      	beq.n	800b1d8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	e04d      	b.n	800b274 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1dc:	b29b      	uxth	r3, r3
 800b1de:	2bff      	cmp	r3, #255	@ 0xff
 800b1e0:	d90e      	bls.n	800b200 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	22ff      	movs	r2, #255	@ 0xff
 800b1e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1ec:	b2da      	uxtb	r2, r3
 800b1ee:	8979      	ldrh	r1, [r7, #10]
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	9300      	str	r3, [sp, #0]
 800b1f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b1f8:	68f8      	ldr	r0, [r7, #12]
 800b1fa:	f000 fb09 	bl	800b810 <I2C_TransferConfig>
 800b1fe:	e00f      	b.n	800b220 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b204:	b29a      	uxth	r2, r3
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b20e:	b2da      	uxtb	r2, r3
 800b210:	8979      	ldrh	r1, [r7, #10]
 800b212:	2300      	movs	r3, #0
 800b214:	9300      	str	r3, [sp, #0]
 800b216:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b21a:	68f8      	ldr	r0, [r7, #12]
 800b21c:	f000 faf8 	bl	800b810 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b224:	b29b      	uxth	r3, r3
 800b226:	2b00      	cmp	r3, #0
 800b228:	d19e      	bne.n	800b168 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b22a:	697a      	ldr	r2, [r7, #20]
 800b22c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b22e:	68f8      	ldr	r0, [r7, #12]
 800b230:	f000 f93e 	bl	800b4b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b234:	4603      	mov	r3, r0
 800b236:	2b00      	cmp	r3, #0
 800b238:	d001      	beq.n	800b23e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800b23a:	2301      	movs	r3, #1
 800b23c:	e01a      	b.n	800b274 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	2220      	movs	r2, #32
 800b244:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	6859      	ldr	r1, [r3, #4]
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681a      	ldr	r2, [r3, #0]
 800b250:	4b0a      	ldr	r3, [pc, #40]	@ (800b27c <HAL_I2C_Mem_Write+0x224>)
 800b252:	400b      	ands	r3, r1
 800b254:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	2220      	movs	r2, #32
 800b25a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	2200      	movs	r2, #0
 800b262:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	2200      	movs	r2, #0
 800b26a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b26e:	2300      	movs	r3, #0
 800b270:	e000      	b.n	800b274 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800b272:	2302      	movs	r3, #2
  }
}
 800b274:	4618      	mov	r0, r3
 800b276:	3718      	adds	r7, #24
 800b278:	46bd      	mov	sp, r7
 800b27a:	bd80      	pop	{r7, pc}
 800b27c:	fe00e800 	.word	0xfe00e800

0800b280 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b086      	sub	sp, #24
 800b284:	af02      	add	r7, sp, #8
 800b286:	60f8      	str	r0, [r7, #12]
 800b288:	4608      	mov	r0, r1
 800b28a:	4611      	mov	r1, r2
 800b28c:	461a      	mov	r2, r3
 800b28e:	4603      	mov	r3, r0
 800b290:	817b      	strh	r3, [r7, #10]
 800b292:	460b      	mov	r3, r1
 800b294:	813b      	strh	r3, [r7, #8]
 800b296:	4613      	mov	r3, r2
 800b298:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b29a:	88fb      	ldrh	r3, [r7, #6]
 800b29c:	b2da      	uxtb	r2, r3
 800b29e:	8979      	ldrh	r1, [r7, #10]
 800b2a0:	4b20      	ldr	r3, [pc, #128]	@ (800b324 <I2C_RequestMemoryWrite+0xa4>)
 800b2a2:	9300      	str	r3, [sp, #0]
 800b2a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b2a8:	68f8      	ldr	r0, [r7, #12]
 800b2aa:	f000 fab1 	bl	800b810 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b2ae:	69fa      	ldr	r2, [r7, #28]
 800b2b0:	69b9      	ldr	r1, [r7, #24]
 800b2b2:	68f8      	ldr	r0, [r7, #12]
 800b2b4:	f000 f8b5 	bl	800b422 <I2C_WaitOnTXISFlagUntilTimeout>
 800b2b8:	4603      	mov	r3, r0
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d001      	beq.n	800b2c2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b2be:	2301      	movs	r3, #1
 800b2c0:	e02c      	b.n	800b31c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b2c2:	88fb      	ldrh	r3, [r7, #6]
 800b2c4:	2b01      	cmp	r3, #1
 800b2c6:	d105      	bne.n	800b2d4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b2c8:	893b      	ldrh	r3, [r7, #8]
 800b2ca:	b2da      	uxtb	r2, r3
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	629a      	str	r2, [r3, #40]	@ 0x28
 800b2d2:	e015      	b.n	800b300 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b2d4:	893b      	ldrh	r3, [r7, #8]
 800b2d6:	0a1b      	lsrs	r3, r3, #8
 800b2d8:	b29b      	uxth	r3, r3
 800b2da:	b2da      	uxtb	r2, r3
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b2e2:	69fa      	ldr	r2, [r7, #28]
 800b2e4:	69b9      	ldr	r1, [r7, #24]
 800b2e6:	68f8      	ldr	r0, [r7, #12]
 800b2e8:	f000 f89b 	bl	800b422 <I2C_WaitOnTXISFlagUntilTimeout>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d001      	beq.n	800b2f6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	e012      	b.n	800b31c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b2f6:	893b      	ldrh	r3, [r7, #8]
 800b2f8:	b2da      	uxtb	r2, r3
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b300:	69fb      	ldr	r3, [r7, #28]
 800b302:	9300      	str	r3, [sp, #0]
 800b304:	69bb      	ldr	r3, [r7, #24]
 800b306:	2200      	movs	r2, #0
 800b308:	2180      	movs	r1, #128	@ 0x80
 800b30a:	68f8      	ldr	r0, [r7, #12]
 800b30c:	f000 f830 	bl	800b370 <I2C_WaitOnFlagUntilTimeout>
 800b310:	4603      	mov	r3, r0
 800b312:	2b00      	cmp	r3, #0
 800b314:	d001      	beq.n	800b31a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b316:	2301      	movs	r3, #1
 800b318:	e000      	b.n	800b31c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b31a:	2300      	movs	r3, #0
}
 800b31c:	4618      	mov	r0, r3
 800b31e:	3710      	adds	r7, #16
 800b320:	46bd      	mov	sp, r7
 800b322:	bd80      	pop	{r7, pc}
 800b324:	80002000 	.word	0x80002000

0800b328 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b328:	b480      	push	{r7}
 800b32a:	b083      	sub	sp, #12
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	699b      	ldr	r3, [r3, #24]
 800b336:	f003 0302 	and.w	r3, r3, #2
 800b33a:	2b02      	cmp	r3, #2
 800b33c:	d103      	bne.n	800b346 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	2200      	movs	r2, #0
 800b344:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	699b      	ldr	r3, [r3, #24]
 800b34c:	f003 0301 	and.w	r3, r3, #1
 800b350:	2b01      	cmp	r3, #1
 800b352:	d007      	beq.n	800b364 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	699a      	ldr	r2, [r3, #24]
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f042 0201 	orr.w	r2, r2, #1
 800b362:	619a      	str	r2, [r3, #24]
  }
}
 800b364:	bf00      	nop
 800b366:	370c      	adds	r7, #12
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr

0800b370 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b084      	sub	sp, #16
 800b374:	af00      	add	r7, sp, #0
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	60b9      	str	r1, [r7, #8]
 800b37a:	603b      	str	r3, [r7, #0]
 800b37c:	4613      	mov	r3, r2
 800b37e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b380:	e03b      	b.n	800b3fa <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b382:	69ba      	ldr	r2, [r7, #24]
 800b384:	6839      	ldr	r1, [r7, #0]
 800b386:	68f8      	ldr	r0, [r7, #12]
 800b388:	f000 f962 	bl	800b650 <I2C_IsErrorOccurred>
 800b38c:	4603      	mov	r3, r0
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d001      	beq.n	800b396 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800b392:	2301      	movs	r3, #1
 800b394:	e041      	b.n	800b41a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b39c:	d02d      	beq.n	800b3fa <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b39e:	f7fc fee9 	bl	8008174 <HAL_GetTick>
 800b3a2:	4602      	mov	r2, r0
 800b3a4:	69bb      	ldr	r3, [r7, #24]
 800b3a6:	1ad3      	subs	r3, r2, r3
 800b3a8:	683a      	ldr	r2, [r7, #0]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d302      	bcc.n	800b3b4 <I2C_WaitOnFlagUntilTimeout+0x44>
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d122      	bne.n	800b3fa <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	699a      	ldr	r2, [r3, #24]
 800b3ba:	68bb      	ldr	r3, [r7, #8]
 800b3bc:	4013      	ands	r3, r2
 800b3be:	68ba      	ldr	r2, [r7, #8]
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	bf0c      	ite	eq
 800b3c4:	2301      	moveq	r3, #1
 800b3c6:	2300      	movne	r3, #0
 800b3c8:	b2db      	uxtb	r3, r3
 800b3ca:	461a      	mov	r2, r3
 800b3cc:	79fb      	ldrb	r3, [r7, #7]
 800b3ce:	429a      	cmp	r2, r3
 800b3d0:	d113      	bne.n	800b3fa <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3d6:	f043 0220 	orr.w	r2, r3, #32
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	2220      	movs	r2, #32
 800b3e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b3f6:	2301      	movs	r3, #1
 800b3f8:	e00f      	b.n	800b41a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	699a      	ldr	r2, [r3, #24]
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	4013      	ands	r3, r2
 800b404:	68ba      	ldr	r2, [r7, #8]
 800b406:	429a      	cmp	r2, r3
 800b408:	bf0c      	ite	eq
 800b40a:	2301      	moveq	r3, #1
 800b40c:	2300      	movne	r3, #0
 800b40e:	b2db      	uxtb	r3, r3
 800b410:	461a      	mov	r2, r3
 800b412:	79fb      	ldrb	r3, [r7, #7]
 800b414:	429a      	cmp	r2, r3
 800b416:	d0b4      	beq.n	800b382 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b418:	2300      	movs	r3, #0
}
 800b41a:	4618      	mov	r0, r3
 800b41c:	3710      	adds	r7, #16
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}

0800b422 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b422:	b580      	push	{r7, lr}
 800b424:	b084      	sub	sp, #16
 800b426:	af00      	add	r7, sp, #0
 800b428:	60f8      	str	r0, [r7, #12]
 800b42a:	60b9      	str	r1, [r7, #8]
 800b42c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b42e:	e033      	b.n	800b498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b430:	687a      	ldr	r2, [r7, #4]
 800b432:	68b9      	ldr	r1, [r7, #8]
 800b434:	68f8      	ldr	r0, [r7, #12]
 800b436:	f000 f90b 	bl	800b650 <I2C_IsErrorOccurred>
 800b43a:	4603      	mov	r3, r0
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d001      	beq.n	800b444 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b440:	2301      	movs	r3, #1
 800b442:	e031      	b.n	800b4a8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b44a:	d025      	beq.n	800b498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b44c:	f7fc fe92 	bl	8008174 <HAL_GetTick>
 800b450:	4602      	mov	r2, r0
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	1ad3      	subs	r3, r2, r3
 800b456:	68ba      	ldr	r2, [r7, #8]
 800b458:	429a      	cmp	r2, r3
 800b45a:	d302      	bcc.n	800b462 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d11a      	bne.n	800b498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	699b      	ldr	r3, [r3, #24]
 800b468:	f003 0302 	and.w	r3, r3, #2
 800b46c:	2b02      	cmp	r3, #2
 800b46e:	d013      	beq.n	800b498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b474:	f043 0220 	orr.w	r2, r3, #32
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	2220      	movs	r2, #32
 800b480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	2200      	movs	r2, #0
 800b488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2200      	movs	r2, #0
 800b490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b494:	2301      	movs	r3, #1
 800b496:	e007      	b.n	800b4a8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	699b      	ldr	r3, [r3, #24]
 800b49e:	f003 0302 	and.w	r3, r3, #2
 800b4a2:	2b02      	cmp	r3, #2
 800b4a4:	d1c4      	bne.n	800b430 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b4a6:	2300      	movs	r3, #0
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3710      	adds	r7, #16
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b084      	sub	sp, #16
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	60b9      	str	r1, [r7, #8]
 800b4ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b4bc:	e02f      	b.n	800b51e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b4be:	687a      	ldr	r2, [r7, #4]
 800b4c0:	68b9      	ldr	r1, [r7, #8]
 800b4c2:	68f8      	ldr	r0, [r7, #12]
 800b4c4:	f000 f8c4 	bl	800b650 <I2C_IsErrorOccurred>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d001      	beq.n	800b4d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	e02d      	b.n	800b52e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4d2:	f7fc fe4f 	bl	8008174 <HAL_GetTick>
 800b4d6:	4602      	mov	r2, r0
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	1ad3      	subs	r3, r2, r3
 800b4dc:	68ba      	ldr	r2, [r7, #8]
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	d302      	bcc.n	800b4e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b4e2:	68bb      	ldr	r3, [r7, #8]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d11a      	bne.n	800b51e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	699b      	ldr	r3, [r3, #24]
 800b4ee:	f003 0320 	and.w	r3, r3, #32
 800b4f2:	2b20      	cmp	r3, #32
 800b4f4:	d013      	beq.n	800b51e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4fa:	f043 0220 	orr.w	r2, r3, #32
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	2220      	movs	r2, #32
 800b506:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	2200      	movs	r2, #0
 800b50e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	2200      	movs	r2, #0
 800b516:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b51a:	2301      	movs	r3, #1
 800b51c:	e007      	b.n	800b52e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	699b      	ldr	r3, [r3, #24]
 800b524:	f003 0320 	and.w	r3, r3, #32
 800b528:	2b20      	cmp	r3, #32
 800b52a:	d1c8      	bne.n	800b4be <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b52c:	2300      	movs	r3, #0
}
 800b52e:	4618      	mov	r0, r3
 800b530:	3710      	adds	r7, #16
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}
	...

0800b538 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b086      	sub	sp, #24
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	60f8      	str	r0, [r7, #12]
 800b540:	60b9      	str	r1, [r7, #8]
 800b542:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b544:	2300      	movs	r3, #0
 800b546:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b548:	e071      	b.n	800b62e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b54a:	687a      	ldr	r2, [r7, #4]
 800b54c:	68b9      	ldr	r1, [r7, #8]
 800b54e:	68f8      	ldr	r0, [r7, #12]
 800b550:	f000 f87e 	bl	800b650 <I2C_IsErrorOccurred>
 800b554:	4603      	mov	r3, r0
 800b556:	2b00      	cmp	r3, #0
 800b558:	d001      	beq.n	800b55e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800b55a:	2301      	movs	r3, #1
 800b55c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	699b      	ldr	r3, [r3, #24]
 800b564:	f003 0320 	and.w	r3, r3, #32
 800b568:	2b20      	cmp	r3, #32
 800b56a:	d13b      	bne.n	800b5e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800b56c:	7dfb      	ldrb	r3, [r7, #23]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d138      	bne.n	800b5e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	699b      	ldr	r3, [r3, #24]
 800b578:	f003 0304 	and.w	r3, r3, #4
 800b57c:	2b04      	cmp	r3, #4
 800b57e:	d105      	bne.n	800b58c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b584:	2b00      	cmp	r3, #0
 800b586:	d001      	beq.n	800b58c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800b588:	2300      	movs	r3, #0
 800b58a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	699b      	ldr	r3, [r3, #24]
 800b592:	f003 0310 	and.w	r3, r3, #16
 800b596:	2b10      	cmp	r3, #16
 800b598:	d121      	bne.n	800b5de <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	2210      	movs	r2, #16
 800b5a0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	2204      	movs	r2, #4
 800b5a6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	2220      	movs	r2, #32
 800b5ae:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	6859      	ldr	r1, [r3, #4]
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	681a      	ldr	r2, [r3, #0]
 800b5ba:	4b24      	ldr	r3, [pc, #144]	@ (800b64c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800b5bc:	400b      	ands	r3, r1
 800b5be:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	2220      	movs	r2, #32
 800b5c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b5d8:	2301      	movs	r3, #1
 800b5da:	75fb      	strb	r3, [r7, #23]
 800b5dc:	e002      	b.n	800b5e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800b5e4:	f7fc fdc6 	bl	8008174 <HAL_GetTick>
 800b5e8:	4602      	mov	r2, r0
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	1ad3      	subs	r3, r2, r3
 800b5ee:	68ba      	ldr	r2, [r7, #8]
 800b5f0:	429a      	cmp	r2, r3
 800b5f2:	d302      	bcc.n	800b5fa <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d119      	bne.n	800b62e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800b5fa:	7dfb      	ldrb	r3, [r7, #23]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d116      	bne.n	800b62e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	699b      	ldr	r3, [r3, #24]
 800b606:	f003 0304 	and.w	r3, r3, #4
 800b60a:	2b04      	cmp	r3, #4
 800b60c:	d00f      	beq.n	800b62e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b612:	f043 0220 	orr.w	r2, r3, #32
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	2220      	movs	r2, #32
 800b61e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	2200      	movs	r2, #0
 800b626:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b62a:	2301      	movs	r3, #1
 800b62c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	699b      	ldr	r3, [r3, #24]
 800b634:	f003 0304 	and.w	r3, r3, #4
 800b638:	2b04      	cmp	r3, #4
 800b63a:	d002      	beq.n	800b642 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800b63c:	7dfb      	ldrb	r3, [r7, #23]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d083      	beq.n	800b54a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800b642:	7dfb      	ldrb	r3, [r7, #23]
}
 800b644:	4618      	mov	r0, r3
 800b646:	3718      	adds	r7, #24
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}
 800b64c:	fe00e800 	.word	0xfe00e800

0800b650 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b08a      	sub	sp, #40	@ 0x28
 800b654:	af00      	add	r7, sp, #0
 800b656:	60f8      	str	r0, [r7, #12]
 800b658:	60b9      	str	r1, [r7, #8]
 800b65a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b65c:	2300      	movs	r3, #0
 800b65e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	699b      	ldr	r3, [r3, #24]
 800b668:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b66a:	2300      	movs	r3, #0
 800b66c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b672:	69bb      	ldr	r3, [r7, #24]
 800b674:	f003 0310 	and.w	r3, r3, #16
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d068      	beq.n	800b74e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	2210      	movs	r2, #16
 800b682:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b684:	e049      	b.n	800b71a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b686:	68bb      	ldr	r3, [r7, #8]
 800b688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b68c:	d045      	beq.n	800b71a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b68e:	f7fc fd71 	bl	8008174 <HAL_GetTick>
 800b692:	4602      	mov	r2, r0
 800b694:	69fb      	ldr	r3, [r7, #28]
 800b696:	1ad3      	subs	r3, r2, r3
 800b698:	68ba      	ldr	r2, [r7, #8]
 800b69a:	429a      	cmp	r2, r3
 800b69c:	d302      	bcc.n	800b6a4 <I2C_IsErrorOccurred+0x54>
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d13a      	bne.n	800b71a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b6ae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b6b6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	699b      	ldr	r3, [r3, #24]
 800b6be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b6c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b6c6:	d121      	bne.n	800b70c <I2C_IsErrorOccurred+0xbc>
 800b6c8:	697b      	ldr	r3, [r7, #20]
 800b6ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b6ce:	d01d      	beq.n	800b70c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b6d0:	7cfb      	ldrb	r3, [r7, #19]
 800b6d2:	2b20      	cmp	r3, #32
 800b6d4:	d01a      	beq.n	800b70c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	685a      	ldr	r2, [r3, #4]
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b6e4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b6e6:	f7fc fd45 	bl	8008174 <HAL_GetTick>
 800b6ea:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b6ec:	e00e      	b.n	800b70c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b6ee:	f7fc fd41 	bl	8008174 <HAL_GetTick>
 800b6f2:	4602      	mov	r2, r0
 800b6f4:	69fb      	ldr	r3, [r7, #28]
 800b6f6:	1ad3      	subs	r3, r2, r3
 800b6f8:	2b19      	cmp	r3, #25
 800b6fa:	d907      	bls.n	800b70c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b6fc:	6a3b      	ldr	r3, [r7, #32]
 800b6fe:	f043 0320 	orr.w	r3, r3, #32
 800b702:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b704:	2301      	movs	r3, #1
 800b706:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b70a:	e006      	b.n	800b71a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	699b      	ldr	r3, [r3, #24]
 800b712:	f003 0320 	and.w	r3, r3, #32
 800b716:	2b20      	cmp	r3, #32
 800b718:	d1e9      	bne.n	800b6ee <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	699b      	ldr	r3, [r3, #24]
 800b720:	f003 0320 	and.w	r3, r3, #32
 800b724:	2b20      	cmp	r3, #32
 800b726:	d003      	beq.n	800b730 <I2C_IsErrorOccurred+0xe0>
 800b728:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d0aa      	beq.n	800b686 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b730:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b734:	2b00      	cmp	r3, #0
 800b736:	d103      	bne.n	800b740 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	2220      	movs	r2, #32
 800b73e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b740:	6a3b      	ldr	r3, [r7, #32]
 800b742:	f043 0304 	orr.w	r3, r3, #4
 800b746:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b748:	2301      	movs	r3, #1
 800b74a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	699b      	ldr	r3, [r3, #24]
 800b754:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b756:	69bb      	ldr	r3, [r7, #24]
 800b758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d00b      	beq.n	800b778 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b760:	6a3b      	ldr	r3, [r7, #32]
 800b762:	f043 0301 	orr.w	r3, r3, #1
 800b766:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b770:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b772:	2301      	movs	r3, #1
 800b774:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b778:	69bb      	ldr	r3, [r7, #24]
 800b77a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d00b      	beq.n	800b79a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b782:	6a3b      	ldr	r3, [r7, #32]
 800b784:	f043 0308 	orr.w	r3, r3, #8
 800b788:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b792:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b794:	2301      	movs	r3, #1
 800b796:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b79a:	69bb      	ldr	r3, [r7, #24]
 800b79c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d00b      	beq.n	800b7bc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b7a4:	6a3b      	ldr	r3, [r7, #32]
 800b7a6:	f043 0302 	orr.w	r3, r3, #2
 800b7aa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b7b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b7bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d01c      	beq.n	800b7fe <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b7c4:	68f8      	ldr	r0, [r7, #12]
 800b7c6:	f7ff fdaf 	bl	800b328 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	6859      	ldr	r1, [r3, #4]
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681a      	ldr	r2, [r3, #0]
 800b7d4:	4b0d      	ldr	r3, [pc, #52]	@ (800b80c <I2C_IsErrorOccurred+0x1bc>)
 800b7d6:	400b      	ands	r3, r1
 800b7d8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b7de:	6a3b      	ldr	r3, [r7, #32]
 800b7e0:	431a      	orrs	r2, r3
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	2220      	movs	r2, #32
 800b7ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b7fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b802:	4618      	mov	r0, r3
 800b804:	3728      	adds	r7, #40	@ 0x28
 800b806:	46bd      	mov	sp, r7
 800b808:	bd80      	pop	{r7, pc}
 800b80a:	bf00      	nop
 800b80c:	fe00e800 	.word	0xfe00e800

0800b810 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b810:	b480      	push	{r7}
 800b812:	b087      	sub	sp, #28
 800b814:	af00      	add	r7, sp, #0
 800b816:	60f8      	str	r0, [r7, #12]
 800b818:	607b      	str	r3, [r7, #4]
 800b81a:	460b      	mov	r3, r1
 800b81c:	817b      	strh	r3, [r7, #10]
 800b81e:	4613      	mov	r3, r2
 800b820:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b822:	897b      	ldrh	r3, [r7, #10]
 800b824:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b828:	7a7b      	ldrb	r3, [r7, #9]
 800b82a:	041b      	lsls	r3, r3, #16
 800b82c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b830:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b836:	6a3b      	ldr	r3, [r7, #32]
 800b838:	4313      	orrs	r3, r2
 800b83a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b83e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	685a      	ldr	r2, [r3, #4]
 800b846:	6a3b      	ldr	r3, [r7, #32]
 800b848:	0d5b      	lsrs	r3, r3, #21
 800b84a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b84e:	4b08      	ldr	r3, [pc, #32]	@ (800b870 <I2C_TransferConfig+0x60>)
 800b850:	430b      	orrs	r3, r1
 800b852:	43db      	mvns	r3, r3
 800b854:	ea02 0103 	and.w	r1, r2, r3
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	697a      	ldr	r2, [r7, #20]
 800b85e:	430a      	orrs	r2, r1
 800b860:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b862:	bf00      	nop
 800b864:	371c      	adds	r7, #28
 800b866:	46bd      	mov	sp, r7
 800b868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86c:	4770      	bx	lr
 800b86e:	bf00      	nop
 800b870:	03ff63ff 	.word	0x03ff63ff

0800b874 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b874:	b480      	push	{r7}
 800b876:	b083      	sub	sp, #12
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
 800b87c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b884:	b2db      	uxtb	r3, r3
 800b886:	2b20      	cmp	r3, #32
 800b888:	d138      	bne.n	800b8fc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b890:	2b01      	cmp	r3, #1
 800b892:	d101      	bne.n	800b898 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b894:	2302      	movs	r3, #2
 800b896:	e032      	b.n	800b8fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	2201      	movs	r2, #1
 800b89c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	2224      	movs	r2, #36	@ 0x24
 800b8a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	681a      	ldr	r2, [r3, #0]
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f022 0201 	bic.w	r2, r2, #1
 800b8b6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	681a      	ldr	r2, [r3, #0]
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b8c6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	6819      	ldr	r1, [r3, #0]
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	683a      	ldr	r2, [r7, #0]
 800b8d4:	430a      	orrs	r2, r1
 800b8d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	681a      	ldr	r2, [r3, #0]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	f042 0201 	orr.w	r2, r2, #1
 800b8e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2220      	movs	r2, #32
 800b8ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	e000      	b.n	800b8fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b8fc:	2302      	movs	r3, #2
  }
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	370c      	adds	r7, #12
 800b902:	46bd      	mov	sp, r7
 800b904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b908:	4770      	bx	lr

0800b90a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b90a:	b480      	push	{r7}
 800b90c:	b085      	sub	sp, #20
 800b90e:	af00      	add	r7, sp, #0
 800b910:	6078      	str	r0, [r7, #4]
 800b912:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b91a:	b2db      	uxtb	r3, r3
 800b91c:	2b20      	cmp	r3, #32
 800b91e:	d139      	bne.n	800b994 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b926:	2b01      	cmp	r3, #1
 800b928:	d101      	bne.n	800b92e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b92a:	2302      	movs	r3, #2
 800b92c:	e033      	b.n	800b996 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	2201      	movs	r2, #1
 800b932:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2224      	movs	r2, #36	@ 0x24
 800b93a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	681a      	ldr	r2, [r3, #0]
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	f022 0201 	bic.w	r2, r2, #1
 800b94c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b95c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	021b      	lsls	r3, r3, #8
 800b962:	68fa      	ldr	r2, [r7, #12]
 800b964:	4313      	orrs	r3, r2
 800b966:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	68fa      	ldr	r2, [r7, #12]
 800b96e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	681a      	ldr	r2, [r3, #0]
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f042 0201 	orr.w	r2, r2, #1
 800b97e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2220      	movs	r2, #32
 800b984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	2200      	movs	r2, #0
 800b98c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b990:	2300      	movs	r3, #0
 800b992:	e000      	b.n	800b996 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b994:	2302      	movs	r3, #2
  }
}
 800b996:	4618      	mov	r0, r3
 800b998:	3714      	adds	r7, #20
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr

0800b9a2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b9a2:	b580      	push	{r7, lr}
 800b9a4:	b084      	sub	sp, #16
 800b9a6:	af00      	add	r7, sp, #0
 800b9a8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d101      	bne.n	800b9b4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b9b0:	2301      	movs	r3, #1
 800b9b2:	e0c0      	b.n	800bb36 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800b9ba:	b2db      	uxtb	r3, r3
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d106      	bne.n	800b9ce <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b9c8:	6878      	ldr	r0, [r7, #4]
 800b9ca:	f00b fd2f 	bl	801742c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2203      	movs	r2, #3
 800b9d2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	4618      	mov	r0, r3
 800b9dc:	f004 ff7f 	bl	80108de <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	73fb      	strb	r3, [r7, #15]
 800b9e4:	e03e      	b.n	800ba64 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b9e6:	7bfa      	ldrb	r2, [r7, #15]
 800b9e8:	6879      	ldr	r1, [r7, #4]
 800b9ea:	4613      	mov	r3, r2
 800b9ec:	009b      	lsls	r3, r3, #2
 800b9ee:	4413      	add	r3, r2
 800b9f0:	00db      	lsls	r3, r3, #3
 800b9f2:	440b      	add	r3, r1
 800b9f4:	3311      	adds	r3, #17
 800b9f6:	2201      	movs	r2, #1
 800b9f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b9fa:	7bfa      	ldrb	r2, [r7, #15]
 800b9fc:	6879      	ldr	r1, [r7, #4]
 800b9fe:	4613      	mov	r3, r2
 800ba00:	009b      	lsls	r3, r3, #2
 800ba02:	4413      	add	r3, r2
 800ba04:	00db      	lsls	r3, r3, #3
 800ba06:	440b      	add	r3, r1
 800ba08:	3310      	adds	r3, #16
 800ba0a:	7bfa      	ldrb	r2, [r7, #15]
 800ba0c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800ba0e:	7bfa      	ldrb	r2, [r7, #15]
 800ba10:	6879      	ldr	r1, [r7, #4]
 800ba12:	4613      	mov	r3, r2
 800ba14:	009b      	lsls	r3, r3, #2
 800ba16:	4413      	add	r3, r2
 800ba18:	00db      	lsls	r3, r3, #3
 800ba1a:	440b      	add	r3, r1
 800ba1c:	3313      	adds	r3, #19
 800ba1e:	2200      	movs	r2, #0
 800ba20:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800ba22:	7bfa      	ldrb	r2, [r7, #15]
 800ba24:	6879      	ldr	r1, [r7, #4]
 800ba26:	4613      	mov	r3, r2
 800ba28:	009b      	lsls	r3, r3, #2
 800ba2a:	4413      	add	r3, r2
 800ba2c:	00db      	lsls	r3, r3, #3
 800ba2e:	440b      	add	r3, r1
 800ba30:	3320      	adds	r3, #32
 800ba32:	2200      	movs	r2, #0
 800ba34:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800ba36:	7bfa      	ldrb	r2, [r7, #15]
 800ba38:	6879      	ldr	r1, [r7, #4]
 800ba3a:	4613      	mov	r3, r2
 800ba3c:	009b      	lsls	r3, r3, #2
 800ba3e:	4413      	add	r3, r2
 800ba40:	00db      	lsls	r3, r3, #3
 800ba42:	440b      	add	r3, r1
 800ba44:	3324      	adds	r3, #36	@ 0x24
 800ba46:	2200      	movs	r2, #0
 800ba48:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800ba4a:	7bfb      	ldrb	r3, [r7, #15]
 800ba4c:	6879      	ldr	r1, [r7, #4]
 800ba4e:	1c5a      	adds	r2, r3, #1
 800ba50:	4613      	mov	r3, r2
 800ba52:	009b      	lsls	r3, r3, #2
 800ba54:	4413      	add	r3, r2
 800ba56:	00db      	lsls	r3, r3, #3
 800ba58:	440b      	add	r3, r1
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ba5e:	7bfb      	ldrb	r3, [r7, #15]
 800ba60:	3301      	adds	r3, #1
 800ba62:	73fb      	strb	r3, [r7, #15]
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	791b      	ldrb	r3, [r3, #4]
 800ba68:	7bfa      	ldrb	r2, [r7, #15]
 800ba6a:	429a      	cmp	r2, r3
 800ba6c:	d3bb      	bcc.n	800b9e6 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ba6e:	2300      	movs	r3, #0
 800ba70:	73fb      	strb	r3, [r7, #15]
 800ba72:	e044      	b.n	800bafe <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800ba74:	7bfa      	ldrb	r2, [r7, #15]
 800ba76:	6879      	ldr	r1, [r7, #4]
 800ba78:	4613      	mov	r3, r2
 800ba7a:	009b      	lsls	r3, r3, #2
 800ba7c:	4413      	add	r3, r2
 800ba7e:	00db      	lsls	r3, r3, #3
 800ba80:	440b      	add	r3, r1
 800ba82:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800ba86:	2200      	movs	r2, #0
 800ba88:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800ba8a:	7bfa      	ldrb	r2, [r7, #15]
 800ba8c:	6879      	ldr	r1, [r7, #4]
 800ba8e:	4613      	mov	r3, r2
 800ba90:	009b      	lsls	r3, r3, #2
 800ba92:	4413      	add	r3, r2
 800ba94:	00db      	lsls	r3, r3, #3
 800ba96:	440b      	add	r3, r1
 800ba98:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ba9c:	7bfa      	ldrb	r2, [r7, #15]
 800ba9e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800baa0:	7bfa      	ldrb	r2, [r7, #15]
 800baa2:	6879      	ldr	r1, [r7, #4]
 800baa4:	4613      	mov	r3, r2
 800baa6:	009b      	lsls	r3, r3, #2
 800baa8:	4413      	add	r3, r2
 800baaa:	00db      	lsls	r3, r3, #3
 800baac:	440b      	add	r3, r1
 800baae:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800bab2:	2200      	movs	r2, #0
 800bab4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bab6:	7bfa      	ldrb	r2, [r7, #15]
 800bab8:	6879      	ldr	r1, [r7, #4]
 800baba:	4613      	mov	r3, r2
 800babc:	009b      	lsls	r3, r3, #2
 800babe:	4413      	add	r3, r2
 800bac0:	00db      	lsls	r3, r3, #3
 800bac2:	440b      	add	r3, r1
 800bac4:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800bac8:	2200      	movs	r2, #0
 800baca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bacc:	7bfa      	ldrb	r2, [r7, #15]
 800bace:	6879      	ldr	r1, [r7, #4]
 800bad0:	4613      	mov	r3, r2
 800bad2:	009b      	lsls	r3, r3, #2
 800bad4:	4413      	add	r3, r2
 800bad6:	00db      	lsls	r3, r3, #3
 800bad8:	440b      	add	r3, r1
 800bada:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bade:	2200      	movs	r2, #0
 800bae0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bae2:	7bfa      	ldrb	r2, [r7, #15]
 800bae4:	6879      	ldr	r1, [r7, #4]
 800bae6:	4613      	mov	r3, r2
 800bae8:	009b      	lsls	r3, r3, #2
 800baea:	4413      	add	r3, r2
 800baec:	00db      	lsls	r3, r3, #3
 800baee:	440b      	add	r3, r1
 800baf0:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800baf4:	2200      	movs	r2, #0
 800baf6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800baf8:	7bfb      	ldrb	r3, [r7, #15]
 800bafa:	3301      	adds	r3, #1
 800bafc:	73fb      	strb	r3, [r7, #15]
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	791b      	ldrb	r3, [r3, #4]
 800bb02:	7bfa      	ldrb	r2, [r7, #15]
 800bb04:	429a      	cmp	r2, r3
 800bb06:	d3b5      	bcc.n	800ba74 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	6818      	ldr	r0, [r3, #0]
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	3304      	adds	r3, #4
 800bb10:	e893 0006 	ldmia.w	r3, {r1, r2}
 800bb14:	f004 fefe 	bl	8010914 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2201      	movs	r2, #1
 800bb22:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	7a9b      	ldrb	r3, [r3, #10]
 800bb2a:	2b01      	cmp	r3, #1
 800bb2c:	d102      	bne.n	800bb34 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800bb2e:	6878      	ldr	r0, [r7, #4]
 800bb30:	f001 fc0e 	bl	800d350 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800bb34:	2300      	movs	r3, #0
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3710      	adds	r7, #16
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}

0800bb3e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800bb3e:	b580      	push	{r7, lr}
 800bb40:	b082      	sub	sp, #8
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bb4c:	2b01      	cmp	r3, #1
 800bb4e:	d101      	bne.n	800bb54 <HAL_PCD_Start+0x16>
 800bb50:	2302      	movs	r3, #2
 800bb52:	e012      	b.n	800bb7a <HAL_PCD_Start+0x3c>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2201      	movs	r2, #1
 800bb58:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	4618      	mov	r0, r3
 800bb62:	f004 fea5 	bl	80108b0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f006 fc82 	bl	8012474 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2200      	movs	r2, #0
 800bb74:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800bb78:	2300      	movs	r3, #0
}
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	3708      	adds	r7, #8
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	bd80      	pop	{r7, pc}

0800bb82 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bb82:	b580      	push	{r7, lr}
 800bb84:	b084      	sub	sp, #16
 800bb86:	af00      	add	r7, sp, #0
 800bb88:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f006 fc87 	bl	80124a2 <USB_ReadInterrupts>
 800bb94:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d003      	beq.n	800bba8 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f000 fb06 	bl	800c1b2 <PCD_EP_ISR_Handler>

    return;
 800bba6:	e110      	b.n	800bdca <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d013      	beq.n	800bbda <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bbba:	b29a      	uxth	r2, r3
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bbc4:	b292      	uxth	r2, r2
 800bbc6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f00b fcbf 	bl	801754e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800bbd0:	2100      	movs	r1, #0
 800bbd2:	6878      	ldr	r0, [r7, #4]
 800bbd4:	f000 f8fc 	bl	800bdd0 <HAL_PCD_SetAddress>

    return;
 800bbd8:	e0f7      	b.n	800bdca <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d00c      	beq.n	800bbfe <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bbec:	b29a      	uxth	r2, r3
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800bbf6:	b292      	uxth	r2, r2
 800bbf8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bbfc:	e0e5      	b.n	800bdca <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d00c      	beq.n	800bc22 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bc10:	b29a      	uxth	r2, r3
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bc1a:	b292      	uxth	r2, r2
 800bc1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bc20:	e0d3      	b.n	800bdca <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d034      	beq.n	800bc96 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bc34:	b29a      	uxth	r2, r3
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	f022 0204 	bic.w	r2, r2, #4
 800bc3e:	b292      	uxth	r2, r2
 800bc40:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bc4c:	b29a      	uxth	r2, r3
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	f022 0208 	bic.w	r2, r2, #8
 800bc56:	b292      	uxth	r2, r2
 800bc58:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800bc62:	2b01      	cmp	r3, #1
 800bc64:	d107      	bne.n	800bc76 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800bc6e:	2100      	movs	r1, #0
 800bc70:	6878      	ldr	r0, [r7, #4]
 800bc72:	f00b fe5f 	bl	8017934 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800bc76:	6878      	ldr	r0, [r7, #4]
 800bc78:	f00b fca2 	bl	80175c0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bc84:	b29a      	uxth	r2, r3
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bc8e:	b292      	uxth	r2, r2
 800bc90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bc94:	e099      	b.n	800bdca <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d027      	beq.n	800bcf0 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bca8:	b29a      	uxth	r2, r3
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f042 0208 	orr.w	r2, r2, #8
 800bcb2:	b292      	uxth	r2, r2
 800bcb4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bcc0:	b29a      	uxth	r2, r3
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bcca:	b292      	uxth	r2, r2
 800bccc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bcd8:	b29a      	uxth	r2, r3
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	f042 0204 	orr.w	r2, r2, #4
 800bce2:	b292      	uxth	r2, r2
 800bce4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800bce8:	6878      	ldr	r0, [r7, #4]
 800bcea:	f00b fc4f 	bl	801758c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800bcee:	e06c      	b.n	800bdca <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d040      	beq.n	800bd7c <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bd02:	b29a      	uxth	r2, r3
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bd0c:	b292      	uxth	r2, r2
 800bd0e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d12b      	bne.n	800bd74 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bd24:	b29a      	uxth	r2, r3
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	f042 0204 	orr.w	r2, r2, #4
 800bd2e:	b292      	uxth	r2, r2
 800bd30:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bd3c:	b29a      	uxth	r2, r3
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	f042 0208 	orr.w	r2, r2, #8
 800bd46:	b292      	uxth	r2, r2
 800bd48:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2201      	movs	r2, #1
 800bd50:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800bd5c:	b29b      	uxth	r3, r3
 800bd5e:	089b      	lsrs	r3, r3, #2
 800bd60:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800bd6a:	2101      	movs	r1, #1
 800bd6c:	6878      	ldr	r0, [r7, #4]
 800bd6e:	f00b fde1 	bl	8017934 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800bd72:	e02a      	b.n	800bdca <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f00b fc09 	bl	801758c <HAL_PCD_SuspendCallback>
    return;
 800bd7a:	e026      	b.n	800bdca <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d00f      	beq.n	800bda6 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bd8e:	b29a      	uxth	r2, r3
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800bd98:	b292      	uxth	r2, r2
 800bd9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800bd9e:	6878      	ldr	r0, [r7, #4]
 800bda0:	f00b fbc7 	bl	8017532 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800bda4:	e011      	b.n	800bdca <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d00c      	beq.n	800bdca <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bdb8:	b29a      	uxth	r2, r3
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bdc2:	b292      	uxth	r2, r2
 800bdc4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bdc8:	bf00      	nop
  }
}
 800bdca:	3710      	adds	r7, #16
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	bd80      	pop	{r7, pc}

0800bdd0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b082      	sub	sp, #8
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
 800bdd8:	460b      	mov	r3, r1
 800bdda:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bde2:	2b01      	cmp	r3, #1
 800bde4:	d101      	bne.n	800bdea <HAL_PCD_SetAddress+0x1a>
 800bde6:	2302      	movs	r3, #2
 800bde8:	e012      	b.n	800be10 <HAL_PCD_SetAddress+0x40>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2201      	movs	r2, #1
 800bdee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	78fa      	ldrb	r2, [r7, #3]
 800bdf6:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	78fa      	ldrb	r2, [r7, #3]
 800bdfe:	4611      	mov	r1, r2
 800be00:	4618      	mov	r0, r3
 800be02:	f006 fb23 	bl	801244c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2200      	movs	r2, #0
 800be0a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800be0e:	2300      	movs	r3, #0
}
 800be10:	4618      	mov	r0, r3
 800be12:	3708      	adds	r7, #8
 800be14:	46bd      	mov	sp, r7
 800be16:	bd80      	pop	{r7, pc}

0800be18 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b084      	sub	sp, #16
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
 800be20:	4608      	mov	r0, r1
 800be22:	4611      	mov	r1, r2
 800be24:	461a      	mov	r2, r3
 800be26:	4603      	mov	r3, r0
 800be28:	70fb      	strb	r3, [r7, #3]
 800be2a:	460b      	mov	r3, r1
 800be2c:	803b      	strh	r3, [r7, #0]
 800be2e:	4613      	mov	r3, r2
 800be30:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800be32:	2300      	movs	r3, #0
 800be34:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800be36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	da0e      	bge.n	800be5c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800be3e:	78fb      	ldrb	r3, [r7, #3]
 800be40:	f003 0207 	and.w	r2, r3, #7
 800be44:	4613      	mov	r3, r2
 800be46:	009b      	lsls	r3, r3, #2
 800be48:	4413      	add	r3, r2
 800be4a:	00db      	lsls	r3, r3, #3
 800be4c:	3310      	adds	r3, #16
 800be4e:	687a      	ldr	r2, [r7, #4]
 800be50:	4413      	add	r3, r2
 800be52:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	2201      	movs	r2, #1
 800be58:	705a      	strb	r2, [r3, #1]
 800be5a:	e00e      	b.n	800be7a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800be5c:	78fb      	ldrb	r3, [r7, #3]
 800be5e:	f003 0207 	and.w	r2, r3, #7
 800be62:	4613      	mov	r3, r2
 800be64:	009b      	lsls	r3, r3, #2
 800be66:	4413      	add	r3, r2
 800be68:	00db      	lsls	r3, r3, #3
 800be6a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800be6e:	687a      	ldr	r2, [r7, #4]
 800be70:	4413      	add	r3, r2
 800be72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	2200      	movs	r2, #0
 800be78:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800be7a:	78fb      	ldrb	r3, [r7, #3]
 800be7c:	f003 0307 	and.w	r3, r3, #7
 800be80:	b2da      	uxtb	r2, r3
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800be86:	883b      	ldrh	r3, [r7, #0]
 800be88:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	78ba      	ldrb	r2, [r7, #2]
 800be94:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800be96:	78bb      	ldrb	r3, [r7, #2]
 800be98:	2b02      	cmp	r3, #2
 800be9a:	d102      	bne.n	800bea2 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	2200      	movs	r2, #0
 800bea0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bea8:	2b01      	cmp	r3, #1
 800beaa:	d101      	bne.n	800beb0 <HAL_PCD_EP_Open+0x98>
 800beac:	2302      	movs	r3, #2
 800beae:	e00e      	b.n	800bece <HAL_PCD_EP_Open+0xb6>
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2201      	movs	r2, #1
 800beb4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	68f9      	ldr	r1, [r7, #12]
 800bebe:	4618      	mov	r0, r3
 800bec0:	f004 fd46 	bl	8010950 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2200      	movs	r2, #0
 800bec8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800becc:	7afb      	ldrb	r3, [r7, #11]
}
 800bece:	4618      	mov	r0, r3
 800bed0:	3710      	adds	r7, #16
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}

0800bed6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800bed6:	b580      	push	{r7, lr}
 800bed8:	b084      	sub	sp, #16
 800beda:	af00      	add	r7, sp, #0
 800bedc:	6078      	str	r0, [r7, #4]
 800bede:	460b      	mov	r3, r1
 800bee0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800bee2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	da0e      	bge.n	800bf08 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800beea:	78fb      	ldrb	r3, [r7, #3]
 800beec:	f003 0207 	and.w	r2, r3, #7
 800bef0:	4613      	mov	r3, r2
 800bef2:	009b      	lsls	r3, r3, #2
 800bef4:	4413      	add	r3, r2
 800bef6:	00db      	lsls	r3, r3, #3
 800bef8:	3310      	adds	r3, #16
 800befa:	687a      	ldr	r2, [r7, #4]
 800befc:	4413      	add	r3, r2
 800befe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	2201      	movs	r2, #1
 800bf04:	705a      	strb	r2, [r3, #1]
 800bf06:	e00e      	b.n	800bf26 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bf08:	78fb      	ldrb	r3, [r7, #3]
 800bf0a:	f003 0207 	and.w	r2, r3, #7
 800bf0e:	4613      	mov	r3, r2
 800bf10:	009b      	lsls	r3, r3, #2
 800bf12:	4413      	add	r3, r2
 800bf14:	00db      	lsls	r3, r3, #3
 800bf16:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bf1a:	687a      	ldr	r2, [r7, #4]
 800bf1c:	4413      	add	r3, r2
 800bf1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	2200      	movs	r2, #0
 800bf24:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800bf26:	78fb      	ldrb	r3, [r7, #3]
 800bf28:	f003 0307 	and.w	r3, r3, #7
 800bf2c:	b2da      	uxtb	r2, r3
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bf38:	2b01      	cmp	r3, #1
 800bf3a:	d101      	bne.n	800bf40 <HAL_PCD_EP_Close+0x6a>
 800bf3c:	2302      	movs	r3, #2
 800bf3e:	e00e      	b.n	800bf5e <HAL_PCD_EP_Close+0x88>
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	2201      	movs	r2, #1
 800bf44:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	68f9      	ldr	r1, [r7, #12]
 800bf4e:	4618      	mov	r0, r3
 800bf50:	f005 f9e6 	bl	8011320 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2200      	movs	r2, #0
 800bf58:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800bf5c:	2300      	movs	r3, #0
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3710      	adds	r7, #16
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}

0800bf66 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800bf66:	b580      	push	{r7, lr}
 800bf68:	b086      	sub	sp, #24
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	60f8      	str	r0, [r7, #12]
 800bf6e:	607a      	str	r2, [r7, #4]
 800bf70:	603b      	str	r3, [r7, #0]
 800bf72:	460b      	mov	r3, r1
 800bf74:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bf76:	7afb      	ldrb	r3, [r7, #11]
 800bf78:	f003 0207 	and.w	r2, r3, #7
 800bf7c:	4613      	mov	r3, r2
 800bf7e:	009b      	lsls	r3, r3, #2
 800bf80:	4413      	add	r3, r2
 800bf82:	00db      	lsls	r3, r3, #3
 800bf84:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bf88:	68fa      	ldr	r2, [r7, #12]
 800bf8a:	4413      	add	r3, r2
 800bf8c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	687a      	ldr	r2, [r7, #4]
 800bf92:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800bf94:	697b      	ldr	r3, [r7, #20]
 800bf96:	683a      	ldr	r2, [r7, #0]
 800bf98:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800bf9a:	697b      	ldr	r3, [r7, #20]
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800bfa0:	697b      	ldr	r3, [r7, #20]
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800bfa6:	7afb      	ldrb	r3, [r7, #11]
 800bfa8:	f003 0307 	and.w	r3, r3, #7
 800bfac:	b2da      	uxtb	r2, r3
 800bfae:	697b      	ldr	r3, [r7, #20]
 800bfb0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	6979      	ldr	r1, [r7, #20]
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f005 fb9e 	bl	80116fa <USB_EPStartXfer>

  return HAL_OK;
 800bfbe:	2300      	movs	r3, #0
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	3718      	adds	r7, #24
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}

0800bfc8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800bfc8:	b480      	push	{r7}
 800bfca:	b083      	sub	sp, #12
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
 800bfd0:	460b      	mov	r3, r1
 800bfd2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800bfd4:	78fb      	ldrb	r3, [r7, #3]
 800bfd6:	f003 0207 	and.w	r2, r3, #7
 800bfda:	6879      	ldr	r1, [r7, #4]
 800bfdc:	4613      	mov	r3, r2
 800bfde:	009b      	lsls	r3, r3, #2
 800bfe0:	4413      	add	r3, r2
 800bfe2:	00db      	lsls	r3, r3, #3
 800bfe4:	440b      	add	r3, r1
 800bfe6:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800bfea:	681b      	ldr	r3, [r3, #0]
}
 800bfec:	4618      	mov	r0, r3
 800bfee:	370c      	adds	r7, #12
 800bff0:	46bd      	mov	sp, r7
 800bff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff6:	4770      	bx	lr

0800bff8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b086      	sub	sp, #24
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	60f8      	str	r0, [r7, #12]
 800c000:	607a      	str	r2, [r7, #4]
 800c002:	603b      	str	r3, [r7, #0]
 800c004:	460b      	mov	r3, r1
 800c006:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c008:	7afb      	ldrb	r3, [r7, #11]
 800c00a:	f003 0207 	and.w	r2, r3, #7
 800c00e:	4613      	mov	r3, r2
 800c010:	009b      	lsls	r3, r3, #2
 800c012:	4413      	add	r3, r2
 800c014:	00db      	lsls	r3, r3, #3
 800c016:	3310      	adds	r3, #16
 800c018:	68fa      	ldr	r2, [r7, #12]
 800c01a:	4413      	add	r3, r2
 800c01c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c01e:	697b      	ldr	r3, [r7, #20]
 800c020:	687a      	ldr	r2, [r7, #4]
 800c022:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800c024:	697b      	ldr	r3, [r7, #20]
 800c026:	683a      	ldr	r2, [r7, #0]
 800c028:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800c02a:	697b      	ldr	r3, [r7, #20]
 800c02c:	2201      	movs	r2, #1
 800c02e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	683a      	ldr	r2, [r7, #0]
 800c036:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800c038:	697b      	ldr	r3, [r7, #20]
 800c03a:	2200      	movs	r2, #0
 800c03c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800c03e:	697b      	ldr	r3, [r7, #20]
 800c040:	2201      	movs	r2, #1
 800c042:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c044:	7afb      	ldrb	r3, [r7, #11]
 800c046:	f003 0307 	and.w	r3, r3, #7
 800c04a:	b2da      	uxtb	r2, r3
 800c04c:	697b      	ldr	r3, [r7, #20]
 800c04e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	6979      	ldr	r1, [r7, #20]
 800c056:	4618      	mov	r0, r3
 800c058:	f005 fb4f 	bl	80116fa <USB_EPStartXfer>

  return HAL_OK;
 800c05c:	2300      	movs	r3, #0
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3718      	adds	r7, #24
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}

0800c066 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c066:	b580      	push	{r7, lr}
 800c068:	b084      	sub	sp, #16
 800c06a:	af00      	add	r7, sp, #0
 800c06c:	6078      	str	r0, [r7, #4]
 800c06e:	460b      	mov	r3, r1
 800c070:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c072:	78fb      	ldrb	r3, [r7, #3]
 800c074:	f003 0307 	and.w	r3, r3, #7
 800c078:	687a      	ldr	r2, [r7, #4]
 800c07a:	7912      	ldrb	r2, [r2, #4]
 800c07c:	4293      	cmp	r3, r2
 800c07e:	d901      	bls.n	800c084 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c080:	2301      	movs	r3, #1
 800c082:	e03e      	b.n	800c102 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c084:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	da0e      	bge.n	800c0aa <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c08c:	78fb      	ldrb	r3, [r7, #3]
 800c08e:	f003 0207 	and.w	r2, r3, #7
 800c092:	4613      	mov	r3, r2
 800c094:	009b      	lsls	r3, r3, #2
 800c096:	4413      	add	r3, r2
 800c098:	00db      	lsls	r3, r3, #3
 800c09a:	3310      	adds	r3, #16
 800c09c:	687a      	ldr	r2, [r7, #4]
 800c09e:	4413      	add	r3, r2
 800c0a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	705a      	strb	r2, [r3, #1]
 800c0a8:	e00c      	b.n	800c0c4 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c0aa:	78fa      	ldrb	r2, [r7, #3]
 800c0ac:	4613      	mov	r3, r2
 800c0ae:	009b      	lsls	r3, r3, #2
 800c0b0:	4413      	add	r3, r2
 800c0b2:	00db      	lsls	r3, r3, #3
 800c0b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c0b8:	687a      	ldr	r2, [r7, #4]
 800c0ba:	4413      	add	r3, r2
 800c0bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	2201      	movs	r2, #1
 800c0c8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c0ca:	78fb      	ldrb	r3, [r7, #3]
 800c0cc:	f003 0307 	and.w	r3, r3, #7
 800c0d0:	b2da      	uxtb	r2, r3
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	d101      	bne.n	800c0e4 <HAL_PCD_EP_SetStall+0x7e>
 800c0e0:	2302      	movs	r3, #2
 800c0e2:	e00e      	b.n	800c102 <HAL_PCD_EP_SetStall+0x9c>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	2201      	movs	r2, #1
 800c0e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	68f9      	ldr	r1, [r7, #12]
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	f006 f8b0 	bl	8012258 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c100:	2300      	movs	r3, #0
}
 800c102:	4618      	mov	r0, r3
 800c104:	3710      	adds	r7, #16
 800c106:	46bd      	mov	sp, r7
 800c108:	bd80      	pop	{r7, pc}

0800c10a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c10a:	b580      	push	{r7, lr}
 800c10c:	b084      	sub	sp, #16
 800c10e:	af00      	add	r7, sp, #0
 800c110:	6078      	str	r0, [r7, #4]
 800c112:	460b      	mov	r3, r1
 800c114:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c116:	78fb      	ldrb	r3, [r7, #3]
 800c118:	f003 030f 	and.w	r3, r3, #15
 800c11c:	687a      	ldr	r2, [r7, #4]
 800c11e:	7912      	ldrb	r2, [r2, #4]
 800c120:	4293      	cmp	r3, r2
 800c122:	d901      	bls.n	800c128 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c124:	2301      	movs	r3, #1
 800c126:	e040      	b.n	800c1aa <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c128:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	da0e      	bge.n	800c14e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c130:	78fb      	ldrb	r3, [r7, #3]
 800c132:	f003 0207 	and.w	r2, r3, #7
 800c136:	4613      	mov	r3, r2
 800c138:	009b      	lsls	r3, r3, #2
 800c13a:	4413      	add	r3, r2
 800c13c:	00db      	lsls	r3, r3, #3
 800c13e:	3310      	adds	r3, #16
 800c140:	687a      	ldr	r2, [r7, #4]
 800c142:	4413      	add	r3, r2
 800c144:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	2201      	movs	r2, #1
 800c14a:	705a      	strb	r2, [r3, #1]
 800c14c:	e00e      	b.n	800c16c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c14e:	78fb      	ldrb	r3, [r7, #3]
 800c150:	f003 0207 	and.w	r2, r3, #7
 800c154:	4613      	mov	r3, r2
 800c156:	009b      	lsls	r3, r3, #2
 800c158:	4413      	add	r3, r2
 800c15a:	00db      	lsls	r3, r3, #3
 800c15c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c160:	687a      	ldr	r2, [r7, #4]
 800c162:	4413      	add	r3, r2
 800c164:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	2200      	movs	r2, #0
 800c16a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	2200      	movs	r2, #0
 800c170:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c172:	78fb      	ldrb	r3, [r7, #3]
 800c174:	f003 0307 	and.w	r3, r3, #7
 800c178:	b2da      	uxtb	r2, r3
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c184:	2b01      	cmp	r3, #1
 800c186:	d101      	bne.n	800c18c <HAL_PCD_EP_ClrStall+0x82>
 800c188:	2302      	movs	r3, #2
 800c18a:	e00e      	b.n	800c1aa <HAL_PCD_EP_ClrStall+0xa0>
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	2201      	movs	r2, #1
 800c190:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	68f9      	ldr	r1, [r7, #12]
 800c19a:	4618      	mov	r0, r3
 800c19c:	f006 f8ad 	bl	80122fa <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c1a8:	2300      	movs	r3, #0
}
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	3710      	adds	r7, #16
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}

0800c1b2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800c1b2:	b580      	push	{r7, lr}
 800c1b4:	b092      	sub	sp, #72	@ 0x48
 800c1b6:	af00      	add	r7, sp, #0
 800c1b8:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c1ba:	e333      	b.n	800c824 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c1c4:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800c1c6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c1c8:	b2db      	uxtb	r3, r3
 800c1ca:	f003 030f 	and.w	r3, r3, #15
 800c1ce:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800c1d2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	f040 8108 	bne.w	800c3ec <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800c1dc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c1de:	f003 0310 	and.w	r3, r3, #16
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d14c      	bne.n	800c280 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	881b      	ldrh	r3, [r3, #0]
 800c1ec:	b29b      	uxth	r3, r3
 800c1ee:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800c1f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1f6:	813b      	strh	r3, [r7, #8]
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681a      	ldr	r2, [r3, #0]
 800c1fc:	893b      	ldrh	r3, [r7, #8]
 800c1fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c202:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c206:	b29b      	uxth	r3, r3
 800c208:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	3310      	adds	r3, #16
 800c20e:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c218:	b29b      	uxth	r3, r3
 800c21a:	461a      	mov	r2, r3
 800c21c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c21e:	781b      	ldrb	r3, [r3, #0]
 800c220:	00db      	lsls	r3, r3, #3
 800c222:	4413      	add	r3, r2
 800c224:	687a      	ldr	r2, [r7, #4]
 800c226:	6812      	ldr	r2, [r2, #0]
 800c228:	4413      	add	r3, r2
 800c22a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c22e:	881b      	ldrh	r3, [r3, #0]
 800c230:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c234:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c236:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800c238:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c23a:	695a      	ldr	r2, [r3, #20]
 800c23c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c23e:	69db      	ldr	r3, [r3, #28]
 800c240:	441a      	add	r2, r3
 800c242:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c244:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800c246:	2100      	movs	r1, #0
 800c248:	6878      	ldr	r0, [r7, #4]
 800c24a:	f00b f958 	bl	80174fe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	7b1b      	ldrb	r3, [r3, #12]
 800c252:	b2db      	uxtb	r3, r3
 800c254:	2b00      	cmp	r3, #0
 800c256:	f000 82e5 	beq.w	800c824 <PCD_EP_ISR_Handler+0x672>
 800c25a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c25c:	699b      	ldr	r3, [r3, #24]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	f040 82e0 	bne.w	800c824 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	7b1b      	ldrb	r3, [r3, #12]
 800c268:	b2db      	uxtb	r3, r3
 800c26a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c26e:	b2da      	uxtb	r2, r3
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2200      	movs	r2, #0
 800c27c:	731a      	strb	r2, [r3, #12]
 800c27e:	e2d1      	b.n	800c824 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c286:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	881b      	ldrh	r3, [r3, #0]
 800c28e:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800c290:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c292:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c296:	2b00      	cmp	r3, #0
 800c298:	d032      	beq.n	800c300 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c2a2:	b29b      	uxth	r3, r3
 800c2a4:	461a      	mov	r2, r3
 800c2a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2a8:	781b      	ldrb	r3, [r3, #0]
 800c2aa:	00db      	lsls	r3, r3, #3
 800c2ac:	4413      	add	r3, r2
 800c2ae:	687a      	ldr	r2, [r7, #4]
 800c2b0:	6812      	ldr	r2, [r2, #0]
 800c2b2:	4413      	add	r3, r2
 800c2b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c2b8:	881b      	ldrh	r3, [r3, #0]
 800c2ba:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c2be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2c0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	6818      	ldr	r0, [r3, #0]
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800c2cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2ce:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800c2d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2d2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c2d4:	b29b      	uxth	r3, r3
 800c2d6:	f006 f937 	bl	8012548 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	881b      	ldrh	r3, [r3, #0]
 800c2e0:	b29a      	uxth	r2, r3
 800c2e2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c2e6:	4013      	ands	r3, r2
 800c2e8:	817b      	strh	r3, [r7, #10]
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	897a      	ldrh	r2, [r7, #10]
 800c2f0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c2f4:	b292      	uxth	r2, r2
 800c2f6:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800c2f8:	6878      	ldr	r0, [r7, #4]
 800c2fa:	f00b f8d3 	bl	80174a4 <HAL_PCD_SetupStageCallback>
 800c2fe:	e291      	b.n	800c824 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800c300:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800c304:	2b00      	cmp	r3, #0
 800c306:	f280 828d 	bge.w	800c824 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	881b      	ldrh	r3, [r3, #0]
 800c310:	b29a      	uxth	r2, r3
 800c312:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c316:	4013      	ands	r3, r2
 800c318:	81fb      	strh	r3, [r7, #14]
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	89fa      	ldrh	r2, [r7, #14]
 800c320:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c324:	b292      	uxth	r2, r2
 800c326:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c330:	b29b      	uxth	r3, r3
 800c332:	461a      	mov	r2, r3
 800c334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c336:	781b      	ldrb	r3, [r3, #0]
 800c338:	00db      	lsls	r3, r3, #3
 800c33a:	4413      	add	r3, r2
 800c33c:	687a      	ldr	r2, [r7, #4]
 800c33e:	6812      	ldr	r2, [r2, #0]
 800c340:	4413      	add	r3, r2
 800c342:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c346:	881b      	ldrh	r3, [r3, #0]
 800c348:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c34c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c34e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800c350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c352:	69db      	ldr	r3, [r3, #28]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d019      	beq.n	800c38c <PCD_EP_ISR_Handler+0x1da>
 800c358:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c35a:	695b      	ldr	r3, [r3, #20]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d015      	beq.n	800c38c <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	6818      	ldr	r0, [r3, #0]
 800c364:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c366:	6959      	ldr	r1, [r3, #20]
 800c368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c36a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800c36c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c36e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800c370:	b29b      	uxth	r3, r3
 800c372:	f006 f8e9 	bl	8012548 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800c376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c378:	695a      	ldr	r2, [r3, #20]
 800c37a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c37c:	69db      	ldr	r3, [r3, #28]
 800c37e:	441a      	add	r2, r3
 800c380:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c382:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800c384:	2100      	movs	r1, #0
 800c386:	6878      	ldr	r0, [r7, #4]
 800c388:	f00b f89e 	bl	80174c8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	881b      	ldrh	r3, [r3, #0]
 800c392:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800c394:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c396:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	f040 8242 	bne.w	800c824 <PCD_EP_ISR_Handler+0x672>
 800c3a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c3a2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c3a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c3aa:	f000 823b 	beq.w	800c824 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	881b      	ldrh	r3, [r3, #0]
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c3ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3be:	81bb      	strh	r3, [r7, #12]
 800c3c0:	89bb      	ldrh	r3, [r7, #12]
 800c3c2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c3c6:	81bb      	strh	r3, [r7, #12]
 800c3c8:	89bb      	ldrh	r3, [r7, #12]
 800c3ca:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c3ce:	81bb      	strh	r3, [r7, #12]
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681a      	ldr	r2, [r3, #0]
 800c3d4:	89bb      	ldrh	r3, [r7, #12]
 800c3d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c3da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c3de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c3e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3e6:	b29b      	uxth	r3, r3
 800c3e8:	8013      	strh	r3, [r2, #0]
 800c3ea:	e21b      	b.n	800c824 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	461a      	mov	r2, r3
 800c3f2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c3f6:	009b      	lsls	r3, r3, #2
 800c3f8:	4413      	add	r3, r2
 800c3fa:	881b      	ldrh	r3, [r3, #0]
 800c3fc:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800c3fe:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800c402:	2b00      	cmp	r3, #0
 800c404:	f280 80f1 	bge.w	800c5ea <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	461a      	mov	r2, r3
 800c40e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c412:	009b      	lsls	r3, r3, #2
 800c414:	4413      	add	r3, r2
 800c416:	881b      	ldrh	r3, [r3, #0]
 800c418:	b29a      	uxth	r2, r3
 800c41a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c41e:	4013      	ands	r3, r2
 800c420:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	461a      	mov	r2, r3
 800c428:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c42c:	009b      	lsls	r3, r3, #2
 800c42e:	4413      	add	r3, r2
 800c430:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800c432:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c436:	b292      	uxth	r2, r2
 800c438:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800c43a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800c43e:	4613      	mov	r3, r2
 800c440:	009b      	lsls	r3, r3, #2
 800c442:	4413      	add	r3, r2
 800c444:	00db      	lsls	r3, r3, #3
 800c446:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c44a:	687a      	ldr	r2, [r7, #4]
 800c44c:	4413      	add	r3, r2
 800c44e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800c450:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c452:	7b1b      	ldrb	r3, [r3, #12]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d123      	bne.n	800c4a0 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c460:	b29b      	uxth	r3, r3
 800c462:	461a      	mov	r2, r3
 800c464:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c466:	781b      	ldrb	r3, [r3, #0]
 800c468:	00db      	lsls	r3, r3, #3
 800c46a:	4413      	add	r3, r2
 800c46c:	687a      	ldr	r2, [r7, #4]
 800c46e:	6812      	ldr	r2, [r2, #0]
 800c470:	4413      	add	r3, r2
 800c472:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c476:	881b      	ldrh	r3, [r3, #0]
 800c478:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c47c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800c480:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c484:	2b00      	cmp	r3, #0
 800c486:	f000 808b 	beq.w	800c5a0 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	6818      	ldr	r0, [r3, #0]
 800c48e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c490:	6959      	ldr	r1, [r3, #20]
 800c492:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c494:	88da      	ldrh	r2, [r3, #6]
 800c496:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c49a:	f006 f855 	bl	8012548 <USB_ReadPMA>
 800c49e:	e07f      	b.n	800c5a0 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800c4a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4a2:	78db      	ldrb	r3, [r3, #3]
 800c4a4:	2b02      	cmp	r3, #2
 800c4a6:	d109      	bne.n	800c4bc <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800c4a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c4aa:	461a      	mov	r2, r3
 800c4ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f000 f9c6 	bl	800c840 <HAL_PCD_EP_DB_Receive>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800c4ba:	e071      	b.n	800c5a0 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4c4:	781b      	ldrb	r3, [r3, #0]
 800c4c6:	009b      	lsls	r3, r3, #2
 800c4c8:	4413      	add	r3, r2
 800c4ca:	881b      	ldrh	r3, [r3, #0]
 800c4cc:	b29b      	uxth	r3, r3
 800c4ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c4d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c4d6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	461a      	mov	r2, r3
 800c4de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4e0:	781b      	ldrb	r3, [r3, #0]
 800c4e2:	009b      	lsls	r3, r3, #2
 800c4e4:	441a      	add	r2, r3
 800c4e6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c4e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4f4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c4f8:	b29b      	uxth	r3, r3
 800c4fa:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	461a      	mov	r2, r3
 800c502:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	009b      	lsls	r3, r3, #2
 800c508:	4413      	add	r3, r2
 800c50a:	881b      	ldrh	r3, [r3, #0]
 800c50c:	b29b      	uxth	r3, r3
 800c50e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c512:	2b00      	cmp	r3, #0
 800c514:	d022      	beq.n	800c55c <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c51e:	b29b      	uxth	r3, r3
 800c520:	461a      	mov	r2, r3
 800c522:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c524:	781b      	ldrb	r3, [r3, #0]
 800c526:	00db      	lsls	r3, r3, #3
 800c528:	4413      	add	r3, r2
 800c52a:	687a      	ldr	r2, [r7, #4]
 800c52c:	6812      	ldr	r2, [r2, #0]
 800c52e:	4413      	add	r3, r2
 800c530:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c534:	881b      	ldrh	r3, [r3, #0]
 800c536:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c53a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800c53e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c542:	2b00      	cmp	r3, #0
 800c544:	d02c      	beq.n	800c5a0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6818      	ldr	r0, [r3, #0]
 800c54a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c54c:	6959      	ldr	r1, [r3, #20]
 800c54e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c550:	891a      	ldrh	r2, [r3, #8]
 800c552:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c556:	f005 fff7 	bl	8012548 <USB_ReadPMA>
 800c55a:	e021      	b.n	800c5a0 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c564:	b29b      	uxth	r3, r3
 800c566:	461a      	mov	r2, r3
 800c568:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c56a:	781b      	ldrb	r3, [r3, #0]
 800c56c:	00db      	lsls	r3, r3, #3
 800c56e:	4413      	add	r3, r2
 800c570:	687a      	ldr	r2, [r7, #4]
 800c572:	6812      	ldr	r2, [r2, #0]
 800c574:	4413      	add	r3, r2
 800c576:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c57a:	881b      	ldrh	r3, [r3, #0]
 800c57c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c580:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800c584:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d009      	beq.n	800c5a0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6818      	ldr	r0, [r3, #0]
 800c590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c592:	6959      	ldr	r1, [r3, #20]
 800c594:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c596:	895a      	ldrh	r2, [r3, #10]
 800c598:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c59c:	f005 ffd4 	bl	8012548 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800c5a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5a2:	69da      	ldr	r2, [r3, #28]
 800c5a4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c5a8:	441a      	add	r2, r3
 800c5aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5ac:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800c5ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5b0:	695a      	ldr	r2, [r3, #20]
 800c5b2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c5b6:	441a      	add	r2, r3
 800c5b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5ba:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800c5bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5be:	699b      	ldr	r3, [r3, #24]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d005      	beq.n	800c5d0 <PCD_EP_ISR_Handler+0x41e>
 800c5c4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c5c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5ca:	691b      	ldr	r3, [r3, #16]
 800c5cc:	429a      	cmp	r2, r3
 800c5ce:	d206      	bcs.n	800c5de <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800c5d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5d2:	781b      	ldrb	r3, [r3, #0]
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	6878      	ldr	r0, [r7, #4]
 800c5d8:	f00a ff76 	bl	80174c8 <HAL_PCD_DataOutStageCallback>
 800c5dc:	e005      	b.n	800c5ea <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	f005 f888 	bl	80116fa <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800c5ea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c5ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	f000 8117 	beq.w	800c824 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800c5f6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800c5fa:	4613      	mov	r3, r2
 800c5fc:	009b      	lsls	r3, r3, #2
 800c5fe:	4413      	add	r3, r2
 800c600:	00db      	lsls	r3, r3, #3
 800c602:	3310      	adds	r3, #16
 800c604:	687a      	ldr	r2, [r7, #4]
 800c606:	4413      	add	r3, r2
 800c608:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	461a      	mov	r2, r3
 800c610:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c614:	009b      	lsls	r3, r3, #2
 800c616:	4413      	add	r3, r2
 800c618:	881b      	ldrh	r3, [r3, #0]
 800c61a:	b29b      	uxth	r3, r3
 800c61c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800c620:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c624:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	461a      	mov	r2, r3
 800c62c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c630:	009b      	lsls	r3, r3, #2
 800c632:	441a      	add	r2, r3
 800c634:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c636:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c63a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c63e:	b29b      	uxth	r3, r3
 800c640:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800c642:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c644:	78db      	ldrb	r3, [r3, #3]
 800c646:	2b01      	cmp	r3, #1
 800c648:	f040 80a1 	bne.w	800c78e <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800c64c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c64e:	2200      	movs	r2, #0
 800c650:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800c652:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c654:	7b1b      	ldrb	r3, [r3, #12]
 800c656:	2b00      	cmp	r3, #0
 800c658:	f000 8092 	beq.w	800c780 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c65c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c65e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c662:	2b00      	cmp	r3, #0
 800c664:	d046      	beq.n	800c6f4 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c668:	785b      	ldrb	r3, [r3, #1]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d126      	bne.n	800c6bc <PCD_EP_ISR_Handler+0x50a>
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	617b      	str	r3, [r7, #20]
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c67c:	b29b      	uxth	r3, r3
 800c67e:	461a      	mov	r2, r3
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	4413      	add	r3, r2
 800c684:	617b      	str	r3, [r7, #20]
 800c686:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c688:	781b      	ldrb	r3, [r3, #0]
 800c68a:	00da      	lsls	r2, r3, #3
 800c68c:	697b      	ldr	r3, [r7, #20]
 800c68e:	4413      	add	r3, r2
 800c690:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c694:	613b      	str	r3, [r7, #16]
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	881b      	ldrh	r3, [r3, #0]
 800c69a:	b29b      	uxth	r3, r3
 800c69c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c6a0:	b29a      	uxth	r2, r3
 800c6a2:	693b      	ldr	r3, [r7, #16]
 800c6a4:	801a      	strh	r2, [r3, #0]
 800c6a6:	693b      	ldr	r3, [r7, #16]
 800c6a8:	881b      	ldrh	r3, [r3, #0]
 800c6aa:	b29b      	uxth	r3, r3
 800c6ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c6b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c6b4:	b29a      	uxth	r2, r3
 800c6b6:	693b      	ldr	r3, [r7, #16]
 800c6b8:	801a      	strh	r2, [r3, #0]
 800c6ba:	e061      	b.n	800c780 <PCD_EP_ISR_Handler+0x5ce>
 800c6bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6be:	785b      	ldrb	r3, [r3, #1]
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	d15d      	bne.n	800c780 <PCD_EP_ISR_Handler+0x5ce>
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	61fb      	str	r3, [r7, #28]
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c6d2:	b29b      	uxth	r3, r3
 800c6d4:	461a      	mov	r2, r3
 800c6d6:	69fb      	ldr	r3, [r7, #28]
 800c6d8:	4413      	add	r3, r2
 800c6da:	61fb      	str	r3, [r7, #28]
 800c6dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6de:	781b      	ldrb	r3, [r3, #0]
 800c6e0:	00da      	lsls	r2, r3, #3
 800c6e2:	69fb      	ldr	r3, [r7, #28]
 800c6e4:	4413      	add	r3, r2
 800c6e6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c6ea:	61bb      	str	r3, [r7, #24]
 800c6ec:	69bb      	ldr	r3, [r7, #24]
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	801a      	strh	r2, [r3, #0]
 800c6f2:	e045      	b.n	800c780 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c6fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6fc:	785b      	ldrb	r3, [r3, #1]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d126      	bne.n	800c750 <PCD_EP_ISR_Handler+0x59e>
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	627b      	str	r3, [r7, #36]	@ 0x24
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c710:	b29b      	uxth	r3, r3
 800c712:	461a      	mov	r2, r3
 800c714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c716:	4413      	add	r3, r2
 800c718:	627b      	str	r3, [r7, #36]	@ 0x24
 800c71a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c71c:	781b      	ldrb	r3, [r3, #0]
 800c71e:	00da      	lsls	r2, r3, #3
 800c720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c722:	4413      	add	r3, r2
 800c724:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c728:	623b      	str	r3, [r7, #32]
 800c72a:	6a3b      	ldr	r3, [r7, #32]
 800c72c:	881b      	ldrh	r3, [r3, #0]
 800c72e:	b29b      	uxth	r3, r3
 800c730:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c734:	b29a      	uxth	r2, r3
 800c736:	6a3b      	ldr	r3, [r7, #32]
 800c738:	801a      	strh	r2, [r3, #0]
 800c73a:	6a3b      	ldr	r3, [r7, #32]
 800c73c:	881b      	ldrh	r3, [r3, #0]
 800c73e:	b29b      	uxth	r3, r3
 800c740:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c744:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c748:	b29a      	uxth	r2, r3
 800c74a:	6a3b      	ldr	r3, [r7, #32]
 800c74c:	801a      	strh	r2, [r3, #0]
 800c74e:	e017      	b.n	800c780 <PCD_EP_ISR_Handler+0x5ce>
 800c750:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c752:	785b      	ldrb	r3, [r3, #1]
 800c754:	2b01      	cmp	r3, #1
 800c756:	d113      	bne.n	800c780 <PCD_EP_ISR_Handler+0x5ce>
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c760:	b29b      	uxth	r3, r3
 800c762:	461a      	mov	r2, r3
 800c764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c766:	4413      	add	r3, r2
 800c768:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c76a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c76c:	781b      	ldrb	r3, [r3, #0]
 800c76e:	00da      	lsls	r2, r3, #3
 800c770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c772:	4413      	add	r3, r2
 800c774:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c778:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c77c:	2200      	movs	r2, #0
 800c77e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c780:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c782:	781b      	ldrb	r3, [r3, #0]
 800c784:	4619      	mov	r1, r3
 800c786:	6878      	ldr	r0, [r7, #4]
 800c788:	f00a feb9 	bl	80174fe <HAL_PCD_DataInStageCallback>
 800c78c:	e04a      	b.n	800c824 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800c78e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c794:	2b00      	cmp	r3, #0
 800c796:	d13f      	bne.n	800c818 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c7a0:	b29b      	uxth	r3, r3
 800c7a2:	461a      	mov	r2, r3
 800c7a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	00db      	lsls	r3, r3, #3
 800c7aa:	4413      	add	r3, r2
 800c7ac:	687a      	ldr	r2, [r7, #4]
 800c7ae:	6812      	ldr	r2, [r2, #0]
 800c7b0:	4413      	add	r3, r2
 800c7b2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c7b6:	881b      	ldrh	r3, [r3, #0]
 800c7b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c7bc:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800c7be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7c0:	699a      	ldr	r2, [r3, #24]
 800c7c2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c7c4:	429a      	cmp	r2, r3
 800c7c6:	d906      	bls.n	800c7d6 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800c7c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7ca:	699a      	ldr	r2, [r3, #24]
 800c7cc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c7ce:	1ad2      	subs	r2, r2, r3
 800c7d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7d2:	619a      	str	r2, [r3, #24]
 800c7d4:	e002      	b.n	800c7dc <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800c7d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7d8:	2200      	movs	r2, #0
 800c7da:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800c7dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7de:	699b      	ldr	r3, [r3, #24]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d106      	bne.n	800c7f2 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c7e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7e6:	781b      	ldrb	r3, [r3, #0]
 800c7e8:	4619      	mov	r1, r3
 800c7ea:	6878      	ldr	r0, [r7, #4]
 800c7ec:	f00a fe87 	bl	80174fe <HAL_PCD_DataInStageCallback>
 800c7f0:	e018      	b.n	800c824 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800c7f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7f4:	695a      	ldr	r2, [r3, #20]
 800c7f6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c7f8:	441a      	add	r2, r3
 800c7fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7fc:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800c7fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c800:	69da      	ldr	r2, [r3, #28]
 800c802:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c804:	441a      	add	r2, r3
 800c806:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c808:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c810:	4618      	mov	r0, r3
 800c812:	f004 ff72 	bl	80116fa <USB_EPStartXfer>
 800c816:	e005      	b.n	800c824 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800c818:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c81a:	461a      	mov	r2, r3
 800c81c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c81e:	6878      	ldr	r0, [r7, #4]
 800c820:	f000 f917 	bl	800ca52 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c82c:	b29b      	uxth	r3, r3
 800c82e:	b21b      	sxth	r3, r3
 800c830:	2b00      	cmp	r3, #0
 800c832:	f6ff acc3 	blt.w	800c1bc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800c836:	2300      	movs	r3, #0
}
 800c838:	4618      	mov	r0, r3
 800c83a:	3748      	adds	r7, #72	@ 0x48
 800c83c:	46bd      	mov	sp, r7
 800c83e:	bd80      	pop	{r7, pc}

0800c840 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b088      	sub	sp, #32
 800c844:	af00      	add	r7, sp, #0
 800c846:	60f8      	str	r0, [r7, #12]
 800c848:	60b9      	str	r1, [r7, #8]
 800c84a:	4613      	mov	r3, r2
 800c84c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c84e:	88fb      	ldrh	r3, [r7, #6]
 800c850:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c854:	2b00      	cmp	r3, #0
 800c856:	d07c      	beq.n	800c952 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c860:	b29b      	uxth	r3, r3
 800c862:	461a      	mov	r2, r3
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	781b      	ldrb	r3, [r3, #0]
 800c868:	00db      	lsls	r3, r3, #3
 800c86a:	4413      	add	r3, r2
 800c86c:	68fa      	ldr	r2, [r7, #12]
 800c86e:	6812      	ldr	r2, [r2, #0]
 800c870:	4413      	add	r3, r2
 800c872:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c876:	881b      	ldrh	r3, [r3, #0]
 800c878:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c87c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	699a      	ldr	r2, [r3, #24]
 800c882:	8b7b      	ldrh	r3, [r7, #26]
 800c884:	429a      	cmp	r2, r3
 800c886:	d306      	bcc.n	800c896 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800c888:	68bb      	ldr	r3, [r7, #8]
 800c88a:	699a      	ldr	r2, [r3, #24]
 800c88c:	8b7b      	ldrh	r3, [r7, #26]
 800c88e:	1ad2      	subs	r2, r2, r3
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	619a      	str	r2, [r3, #24]
 800c894:	e002      	b.n	800c89c <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800c896:	68bb      	ldr	r3, [r7, #8]
 800c898:	2200      	movs	r2, #0
 800c89a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800c89c:	68bb      	ldr	r3, [r7, #8]
 800c89e:	699b      	ldr	r3, [r3, #24]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d123      	bne.n	800c8ec <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	461a      	mov	r2, r3
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	781b      	ldrb	r3, [r3, #0]
 800c8ae:	009b      	lsls	r3, r3, #2
 800c8b0:	4413      	add	r3, r2
 800c8b2:	881b      	ldrh	r3, [r3, #0]
 800c8b4:	b29b      	uxth	r3, r3
 800c8b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c8ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8be:	833b      	strh	r3, [r7, #24]
 800c8c0:	8b3b      	ldrh	r3, [r7, #24]
 800c8c2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c8c6:	833b      	strh	r3, [r7, #24]
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	461a      	mov	r2, r3
 800c8ce:	68bb      	ldr	r3, [r7, #8]
 800c8d0:	781b      	ldrb	r3, [r3, #0]
 800c8d2:	009b      	lsls	r3, r3, #2
 800c8d4:	441a      	add	r2, r3
 800c8d6:	8b3b      	ldrh	r3, [r7, #24]
 800c8d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c8e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8e8:	b29b      	uxth	r3, r3
 800c8ea:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c8ec:	88fb      	ldrh	r3, [r7, #6]
 800c8ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d01f      	beq.n	800c936 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	461a      	mov	r2, r3
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	781b      	ldrb	r3, [r3, #0]
 800c900:	009b      	lsls	r3, r3, #2
 800c902:	4413      	add	r3, r2
 800c904:	881b      	ldrh	r3, [r3, #0]
 800c906:	b29b      	uxth	r3, r3
 800c908:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c90c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c910:	82fb      	strh	r3, [r7, #22]
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	461a      	mov	r2, r3
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	781b      	ldrb	r3, [r3, #0]
 800c91c:	009b      	lsls	r3, r3, #2
 800c91e:	441a      	add	r2, r3
 800c920:	8afb      	ldrh	r3, [r7, #22]
 800c922:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c926:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c92a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c92e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c932:	b29b      	uxth	r3, r3
 800c934:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800c936:	8b7b      	ldrh	r3, [r7, #26]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	f000 8085 	beq.w	800ca48 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	6818      	ldr	r0, [r3, #0]
 800c942:	68bb      	ldr	r3, [r7, #8]
 800c944:	6959      	ldr	r1, [r3, #20]
 800c946:	68bb      	ldr	r3, [r7, #8]
 800c948:	891a      	ldrh	r2, [r3, #8]
 800c94a:	8b7b      	ldrh	r3, [r7, #26]
 800c94c:	f005 fdfc 	bl	8012548 <USB_ReadPMA>
 800c950:	e07a      	b.n	800ca48 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c95a:	b29b      	uxth	r3, r3
 800c95c:	461a      	mov	r2, r3
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	781b      	ldrb	r3, [r3, #0]
 800c962:	00db      	lsls	r3, r3, #3
 800c964:	4413      	add	r3, r2
 800c966:	68fa      	ldr	r2, [r7, #12]
 800c968:	6812      	ldr	r2, [r2, #0]
 800c96a:	4413      	add	r3, r2
 800c96c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c970:	881b      	ldrh	r3, [r3, #0]
 800c972:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c976:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	699a      	ldr	r2, [r3, #24]
 800c97c:	8b7b      	ldrh	r3, [r7, #26]
 800c97e:	429a      	cmp	r2, r3
 800c980:	d306      	bcc.n	800c990 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800c982:	68bb      	ldr	r3, [r7, #8]
 800c984:	699a      	ldr	r2, [r3, #24]
 800c986:	8b7b      	ldrh	r3, [r7, #26]
 800c988:	1ad2      	subs	r2, r2, r3
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	619a      	str	r2, [r3, #24]
 800c98e:	e002      	b.n	800c996 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	2200      	movs	r2, #0
 800c994:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800c996:	68bb      	ldr	r3, [r7, #8]
 800c998:	699b      	ldr	r3, [r3, #24]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d123      	bne.n	800c9e6 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	461a      	mov	r2, r3
 800c9a4:	68bb      	ldr	r3, [r7, #8]
 800c9a6:	781b      	ldrb	r3, [r3, #0]
 800c9a8:	009b      	lsls	r3, r3, #2
 800c9aa:	4413      	add	r3, r2
 800c9ac:	881b      	ldrh	r3, [r3, #0]
 800c9ae:	b29b      	uxth	r3, r3
 800c9b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c9b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9b8:	83fb      	strh	r3, [r7, #30]
 800c9ba:	8bfb      	ldrh	r3, [r7, #30]
 800c9bc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c9c0:	83fb      	strh	r3, [r7, #30]
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	461a      	mov	r2, r3
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	781b      	ldrb	r3, [r3, #0]
 800c9cc:	009b      	lsls	r3, r3, #2
 800c9ce:	441a      	add	r2, r3
 800c9d0:	8bfb      	ldrh	r3, [r7, #30]
 800c9d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9e2:	b29b      	uxth	r3, r3
 800c9e4:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800c9e6:	88fb      	ldrh	r3, [r7, #6]
 800c9e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d11f      	bne.n	800ca30 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	461a      	mov	r2, r3
 800c9f6:	68bb      	ldr	r3, [r7, #8]
 800c9f8:	781b      	ldrb	r3, [r3, #0]
 800c9fa:	009b      	lsls	r3, r3, #2
 800c9fc:	4413      	add	r3, r2
 800c9fe:	881b      	ldrh	r3, [r3, #0]
 800ca00:	b29b      	uxth	r3, r3
 800ca02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca0a:	83bb      	strh	r3, [r7, #28]
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	461a      	mov	r2, r3
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	009b      	lsls	r3, r3, #2
 800ca18:	441a      	add	r2, r3
 800ca1a:	8bbb      	ldrh	r3, [r7, #28]
 800ca1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca28:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ca2c:	b29b      	uxth	r3, r3
 800ca2e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800ca30:	8b7b      	ldrh	r3, [r7, #26]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d008      	beq.n	800ca48 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	6818      	ldr	r0, [r3, #0]
 800ca3a:	68bb      	ldr	r3, [r7, #8]
 800ca3c:	6959      	ldr	r1, [r3, #20]
 800ca3e:	68bb      	ldr	r3, [r7, #8]
 800ca40:	895a      	ldrh	r2, [r3, #10]
 800ca42:	8b7b      	ldrh	r3, [r7, #26]
 800ca44:	f005 fd80 	bl	8012548 <USB_ReadPMA>
    }
  }

  return count;
 800ca48:	8b7b      	ldrh	r3, [r7, #26]
}
 800ca4a:	4618      	mov	r0, r3
 800ca4c:	3720      	adds	r7, #32
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	bd80      	pop	{r7, pc}

0800ca52 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ca52:	b580      	push	{r7, lr}
 800ca54:	b0a6      	sub	sp, #152	@ 0x98
 800ca56:	af00      	add	r7, sp, #0
 800ca58:	60f8      	str	r0, [r7, #12]
 800ca5a:	60b9      	str	r1, [r7, #8]
 800ca5c:	4613      	mov	r3, r2
 800ca5e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ca60:	88fb      	ldrh	r3, [r7, #6]
 800ca62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	f000 81f7 	beq.w	800ce5a <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca74:	b29b      	uxth	r3, r3
 800ca76:	461a      	mov	r2, r3
 800ca78:	68bb      	ldr	r3, [r7, #8]
 800ca7a:	781b      	ldrb	r3, [r3, #0]
 800ca7c:	00db      	lsls	r3, r3, #3
 800ca7e:	4413      	add	r3, r2
 800ca80:	68fa      	ldr	r2, [r7, #12]
 800ca82:	6812      	ldr	r2, [r2, #0]
 800ca84:	4413      	add	r3, r2
 800ca86:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ca8a:	881b      	ldrh	r3, [r3, #0]
 800ca8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ca90:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	699a      	ldr	r2, [r3, #24]
 800ca98:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	d907      	bls.n	800cab0 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	699a      	ldr	r2, [r3, #24]
 800caa4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800caa8:	1ad2      	subs	r2, r2, r3
 800caaa:	68bb      	ldr	r3, [r7, #8]
 800caac:	619a      	str	r2, [r3, #24]
 800caae:	e002      	b.n	800cab6 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	2200      	movs	r2, #0
 800cab4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	699b      	ldr	r3, [r3, #24]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	f040 80e1 	bne.w	800cc82 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cac0:	68bb      	ldr	r3, [r7, #8]
 800cac2:	785b      	ldrb	r3, [r3, #1]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d126      	bne.n	800cb16 <HAL_PCD_EP_DB_Transmit+0xc4>
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	633b      	str	r3, [r7, #48]	@ 0x30
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cad6:	b29b      	uxth	r3, r3
 800cad8:	461a      	mov	r2, r3
 800cada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cadc:	4413      	add	r3, r2
 800cade:	633b      	str	r3, [r7, #48]	@ 0x30
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	781b      	ldrb	r3, [r3, #0]
 800cae4:	00da      	lsls	r2, r3, #3
 800cae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cae8:	4413      	add	r3, r2
 800caea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800caee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800caf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800caf2:	881b      	ldrh	r3, [r3, #0]
 800caf4:	b29b      	uxth	r3, r3
 800caf6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cafa:	b29a      	uxth	r2, r3
 800cafc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cafe:	801a      	strh	r2, [r3, #0]
 800cb00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb02:	881b      	ldrh	r3, [r3, #0]
 800cb04:	b29b      	uxth	r3, r3
 800cb06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb0e:	b29a      	uxth	r2, r3
 800cb10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb12:	801a      	strh	r2, [r3, #0]
 800cb14:	e01a      	b.n	800cb4c <HAL_PCD_EP_DB_Transmit+0xfa>
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	785b      	ldrb	r3, [r3, #1]
 800cb1a:	2b01      	cmp	r3, #1
 800cb1c:	d116      	bne.n	800cb4c <HAL_PCD_EP_DB_Transmit+0xfa>
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb2c:	b29b      	uxth	r3, r3
 800cb2e:	461a      	mov	r2, r3
 800cb30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb32:	4413      	add	r3, r2
 800cb34:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	781b      	ldrb	r3, [r3, #0]
 800cb3a:	00da      	lsls	r2, r3, #3
 800cb3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb3e:	4413      	add	r3, r2
 800cb40:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cb44:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb48:	2200      	movs	r2, #0
 800cb4a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cb52:	68bb      	ldr	r3, [r7, #8]
 800cb54:	785b      	ldrb	r3, [r3, #1]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d126      	bne.n	800cba8 <HAL_PCD_EP_DB_Transmit+0x156>
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	623b      	str	r3, [r7, #32]
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb68:	b29b      	uxth	r3, r3
 800cb6a:	461a      	mov	r2, r3
 800cb6c:	6a3b      	ldr	r3, [r7, #32]
 800cb6e:	4413      	add	r3, r2
 800cb70:	623b      	str	r3, [r7, #32]
 800cb72:	68bb      	ldr	r3, [r7, #8]
 800cb74:	781b      	ldrb	r3, [r3, #0]
 800cb76:	00da      	lsls	r2, r3, #3
 800cb78:	6a3b      	ldr	r3, [r7, #32]
 800cb7a:	4413      	add	r3, r2
 800cb7c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cb80:	61fb      	str	r3, [r7, #28]
 800cb82:	69fb      	ldr	r3, [r7, #28]
 800cb84:	881b      	ldrh	r3, [r3, #0]
 800cb86:	b29b      	uxth	r3, r3
 800cb88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb8c:	b29a      	uxth	r2, r3
 800cb8e:	69fb      	ldr	r3, [r7, #28]
 800cb90:	801a      	strh	r2, [r3, #0]
 800cb92:	69fb      	ldr	r3, [r7, #28]
 800cb94:	881b      	ldrh	r3, [r3, #0]
 800cb96:	b29b      	uxth	r3, r3
 800cb98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cba0:	b29a      	uxth	r2, r3
 800cba2:	69fb      	ldr	r3, [r7, #28]
 800cba4:	801a      	strh	r2, [r3, #0]
 800cba6:	e017      	b.n	800cbd8 <HAL_PCD_EP_DB_Transmit+0x186>
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	785b      	ldrb	r3, [r3, #1]
 800cbac:	2b01      	cmp	r3, #1
 800cbae:	d113      	bne.n	800cbd8 <HAL_PCD_EP_DB_Transmit+0x186>
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cbb8:	b29b      	uxth	r3, r3
 800cbba:	461a      	mov	r2, r3
 800cbbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbbe:	4413      	add	r3, r2
 800cbc0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cbc2:	68bb      	ldr	r3, [r7, #8]
 800cbc4:	781b      	ldrb	r3, [r3, #0]
 800cbc6:	00da      	lsls	r2, r3, #3
 800cbc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbca:	4413      	add	r3, r2
 800cbcc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cbd0:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800cbd8:	68bb      	ldr	r3, [r7, #8]
 800cbda:	78db      	ldrb	r3, [r3, #3]
 800cbdc:	2b02      	cmp	r3, #2
 800cbde:	d123      	bne.n	800cc28 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	461a      	mov	r2, r3
 800cbe6:	68bb      	ldr	r3, [r7, #8]
 800cbe8:	781b      	ldrb	r3, [r3, #0]
 800cbea:	009b      	lsls	r3, r3, #2
 800cbec:	4413      	add	r3, r2
 800cbee:	881b      	ldrh	r3, [r3, #0]
 800cbf0:	b29b      	uxth	r3, r3
 800cbf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cbfa:	837b      	strh	r3, [r7, #26]
 800cbfc:	8b7b      	ldrh	r3, [r7, #26]
 800cbfe:	f083 0320 	eor.w	r3, r3, #32
 800cc02:	837b      	strh	r3, [r7, #26]
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	461a      	mov	r2, r3
 800cc0a:	68bb      	ldr	r3, [r7, #8]
 800cc0c:	781b      	ldrb	r3, [r3, #0]
 800cc0e:	009b      	lsls	r3, r3, #2
 800cc10:	441a      	add	r2, r3
 800cc12:	8b7b      	ldrh	r3, [r7, #26]
 800cc14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc24:	b29b      	uxth	r3, r3
 800cc26:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	781b      	ldrb	r3, [r3, #0]
 800cc2c:	4619      	mov	r1, r3
 800cc2e:	68f8      	ldr	r0, [r7, #12]
 800cc30:	f00a fc65 	bl	80174fe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800cc34:	88fb      	ldrh	r3, [r7, #6]
 800cc36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d01f      	beq.n	800cc7e <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	461a      	mov	r2, r3
 800cc44:	68bb      	ldr	r3, [r7, #8]
 800cc46:	781b      	ldrb	r3, [r3, #0]
 800cc48:	009b      	lsls	r3, r3, #2
 800cc4a:	4413      	add	r3, r2
 800cc4c:	881b      	ldrh	r3, [r3, #0]
 800cc4e:	b29b      	uxth	r3, r3
 800cc50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc58:	833b      	strh	r3, [r7, #24]
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	461a      	mov	r2, r3
 800cc60:	68bb      	ldr	r3, [r7, #8]
 800cc62:	781b      	ldrb	r3, [r3, #0]
 800cc64:	009b      	lsls	r3, r3, #2
 800cc66:	441a      	add	r2, r3
 800cc68:	8b3b      	ldrh	r3, [r7, #24]
 800cc6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc72:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cc76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc7a:	b29b      	uxth	r3, r3
 800cc7c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800cc7e:	2300      	movs	r3, #0
 800cc80:	e31f      	b.n	800d2c2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800cc82:	88fb      	ldrh	r3, [r7, #6]
 800cc84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d021      	beq.n	800ccd0 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	461a      	mov	r2, r3
 800cc92:	68bb      	ldr	r3, [r7, #8]
 800cc94:	781b      	ldrb	r3, [r3, #0]
 800cc96:	009b      	lsls	r3, r3, #2
 800cc98:	4413      	add	r3, r2
 800cc9a:	881b      	ldrh	r3, [r3, #0]
 800cc9c:	b29b      	uxth	r3, r3
 800cc9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cca6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	461a      	mov	r2, r3
 800ccb0:	68bb      	ldr	r3, [r7, #8]
 800ccb2:	781b      	ldrb	r3, [r3, #0]
 800ccb4:	009b      	lsls	r3, r3, #2
 800ccb6:	441a      	add	r2, r3
 800ccb8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ccbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccc4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ccc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cccc:	b29b      	uxth	r3, r3
 800ccce:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800ccd0:	68bb      	ldr	r3, [r7, #8]
 800ccd2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ccd6:	2b01      	cmp	r3, #1
 800ccd8:	f040 82ca 	bne.w	800d270 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800ccdc:	68bb      	ldr	r3, [r7, #8]
 800ccde:	695a      	ldr	r2, [r3, #20]
 800cce0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cce4:	441a      	add	r2, r3
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800ccea:	68bb      	ldr	r3, [r7, #8]
 800ccec:	69da      	ldr	r2, [r3, #28]
 800ccee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ccf2:	441a      	add	r2, r3
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	6a1a      	ldr	r2, [r3, #32]
 800ccfc:	68bb      	ldr	r3, [r7, #8]
 800ccfe:	691b      	ldr	r3, [r3, #16]
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d309      	bcc.n	800cd18 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	691b      	ldr	r3, [r3, #16]
 800cd08:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800cd0a:	68bb      	ldr	r3, [r7, #8]
 800cd0c:	6a1a      	ldr	r2, [r3, #32]
 800cd0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd10:	1ad2      	subs	r2, r2, r3
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	621a      	str	r2, [r3, #32]
 800cd16:	e015      	b.n	800cd44 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800cd18:	68bb      	ldr	r3, [r7, #8]
 800cd1a:	6a1b      	ldr	r3, [r3, #32]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d107      	bne.n	800cd30 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800cd20:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cd24:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	2200      	movs	r2, #0
 800cd2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800cd2e:	e009      	b.n	800cd44 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800cd30:	68bb      	ldr	r3, [r7, #8]
 800cd32:	2200      	movs	r2, #0
 800cd34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	6a1b      	ldr	r3, [r3, #32]
 800cd3c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800cd3e:	68bb      	ldr	r3, [r7, #8]
 800cd40:	2200      	movs	r2, #0
 800cd42:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	785b      	ldrb	r3, [r3, #1]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d15f      	bne.n	800ce0c <HAL_PCD_EP_DB_Transmit+0x3ba>
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd5a:	b29b      	uxth	r3, r3
 800cd5c:	461a      	mov	r2, r3
 800cd5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd60:	4413      	add	r3, r2
 800cd62:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd64:	68bb      	ldr	r3, [r7, #8]
 800cd66:	781b      	ldrb	r3, [r3, #0]
 800cd68:	00da      	lsls	r2, r3, #3
 800cd6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd6c:	4413      	add	r3, r2
 800cd6e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cd74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd76:	881b      	ldrh	r3, [r3, #0]
 800cd78:	b29b      	uxth	r3, r3
 800cd7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd7e:	b29a      	uxth	r2, r3
 800cd80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd82:	801a      	strh	r2, [r3, #0]
 800cd84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d10a      	bne.n	800cda0 <HAL_PCD_EP_DB_Transmit+0x34e>
 800cd8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd8c:	881b      	ldrh	r3, [r3, #0]
 800cd8e:	b29b      	uxth	r3, r3
 800cd90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cd94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cd98:	b29a      	uxth	r2, r3
 800cd9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd9c:	801a      	strh	r2, [r3, #0]
 800cd9e:	e051      	b.n	800ce44 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800cda0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cda2:	2b3e      	cmp	r3, #62	@ 0x3e
 800cda4:	d816      	bhi.n	800cdd4 <HAL_PCD_EP_DB_Transmit+0x382>
 800cda6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cda8:	085b      	lsrs	r3, r3, #1
 800cdaa:	653b      	str	r3, [r7, #80]	@ 0x50
 800cdac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cdae:	f003 0301 	and.w	r3, r3, #1
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d002      	beq.n	800cdbc <HAL_PCD_EP_DB_Transmit+0x36a>
 800cdb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdb8:	3301      	adds	r3, #1
 800cdba:	653b      	str	r3, [r7, #80]	@ 0x50
 800cdbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdbe:	881b      	ldrh	r3, [r3, #0]
 800cdc0:	b29a      	uxth	r2, r3
 800cdc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdc4:	b29b      	uxth	r3, r3
 800cdc6:	029b      	lsls	r3, r3, #10
 800cdc8:	b29b      	uxth	r3, r3
 800cdca:	4313      	orrs	r3, r2
 800cdcc:	b29a      	uxth	r2, r3
 800cdce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdd0:	801a      	strh	r2, [r3, #0]
 800cdd2:	e037      	b.n	800ce44 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800cdd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cdd6:	095b      	lsrs	r3, r3, #5
 800cdd8:	653b      	str	r3, [r7, #80]	@ 0x50
 800cdda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cddc:	f003 031f 	and.w	r3, r3, #31
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d102      	bne.n	800cdea <HAL_PCD_EP_DB_Transmit+0x398>
 800cde4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cde6:	3b01      	subs	r3, #1
 800cde8:	653b      	str	r3, [r7, #80]	@ 0x50
 800cdea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdec:	881b      	ldrh	r3, [r3, #0]
 800cdee:	b29a      	uxth	r2, r3
 800cdf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdf2:	b29b      	uxth	r3, r3
 800cdf4:	029b      	lsls	r3, r3, #10
 800cdf6:	b29b      	uxth	r3, r3
 800cdf8:	4313      	orrs	r3, r2
 800cdfa:	b29b      	uxth	r3, r3
 800cdfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce04:	b29a      	uxth	r2, r3
 800ce06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce08:	801a      	strh	r2, [r3, #0]
 800ce0a:	e01b      	b.n	800ce44 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ce0c:	68bb      	ldr	r3, [r7, #8]
 800ce0e:	785b      	ldrb	r3, [r3, #1]
 800ce10:	2b01      	cmp	r3, #1
 800ce12:	d117      	bne.n	800ce44 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce22:	b29b      	uxth	r3, r3
 800ce24:	461a      	mov	r2, r3
 800ce26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce28:	4413      	add	r3, r2
 800ce2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	781b      	ldrb	r3, [r3, #0]
 800ce30:	00da      	lsls	r2, r3, #3
 800ce32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce34:	4413      	add	r3, r2
 800ce36:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce3a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce3e:	b29a      	uxth	r2, r3
 800ce40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce42:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	6818      	ldr	r0, [r3, #0]
 800ce48:	68bb      	ldr	r3, [r7, #8]
 800ce4a:	6959      	ldr	r1, [r3, #20]
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	891a      	ldrh	r2, [r3, #8]
 800ce50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce52:	b29b      	uxth	r3, r3
 800ce54:	f005 fb35 	bl	80124c2 <USB_WritePMA>
 800ce58:	e20a      	b.n	800d270 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce62:	b29b      	uxth	r3, r3
 800ce64:	461a      	mov	r2, r3
 800ce66:	68bb      	ldr	r3, [r7, #8]
 800ce68:	781b      	ldrb	r3, [r3, #0]
 800ce6a:	00db      	lsls	r3, r3, #3
 800ce6c:	4413      	add	r3, r2
 800ce6e:	68fa      	ldr	r2, [r7, #12]
 800ce70:	6812      	ldr	r2, [r2, #0]
 800ce72:	4413      	add	r3, r2
 800ce74:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ce78:	881b      	ldrh	r3, [r3, #0]
 800ce7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ce7e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800ce82:	68bb      	ldr	r3, [r7, #8]
 800ce84:	699a      	ldr	r2, [r3, #24]
 800ce86:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ce8a:	429a      	cmp	r2, r3
 800ce8c:	d307      	bcc.n	800ce9e <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	699a      	ldr	r2, [r3, #24]
 800ce92:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ce96:	1ad2      	subs	r2, r2, r3
 800ce98:	68bb      	ldr	r3, [r7, #8]
 800ce9a:	619a      	str	r2, [r3, #24]
 800ce9c:	e002      	b.n	800cea4 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800ce9e:	68bb      	ldr	r3, [r7, #8]
 800cea0:	2200      	movs	r2, #0
 800cea2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800cea4:	68bb      	ldr	r3, [r7, #8]
 800cea6:	699b      	ldr	r3, [r3, #24]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	f040 80f6 	bne.w	800d09a <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	785b      	ldrb	r3, [r3, #1]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d126      	bne.n	800cf04 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	677b      	str	r3, [r7, #116]	@ 0x74
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cec4:	b29b      	uxth	r3, r3
 800cec6:	461a      	mov	r2, r3
 800cec8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ceca:	4413      	add	r3, r2
 800cecc:	677b      	str	r3, [r7, #116]	@ 0x74
 800cece:	68bb      	ldr	r3, [r7, #8]
 800ced0:	781b      	ldrb	r3, [r3, #0]
 800ced2:	00da      	lsls	r2, r3, #3
 800ced4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ced6:	4413      	add	r3, r2
 800ced8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cedc:	673b      	str	r3, [r7, #112]	@ 0x70
 800cede:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cee0:	881b      	ldrh	r3, [r3, #0]
 800cee2:	b29b      	uxth	r3, r3
 800cee4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cee8:	b29a      	uxth	r2, r3
 800ceea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ceec:	801a      	strh	r2, [r3, #0]
 800ceee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cef0:	881b      	ldrh	r3, [r3, #0]
 800cef2:	b29b      	uxth	r3, r3
 800cef4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cef8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cefc:	b29a      	uxth	r2, r3
 800cefe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf00:	801a      	strh	r2, [r3, #0]
 800cf02:	e01a      	b.n	800cf3a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800cf04:	68bb      	ldr	r3, [r7, #8]
 800cf06:	785b      	ldrb	r3, [r3, #1]
 800cf08:	2b01      	cmp	r3, #1
 800cf0a:	d116      	bne.n	800cf3a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf1a:	b29b      	uxth	r3, r3
 800cf1c:	461a      	mov	r2, r3
 800cf1e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf20:	4413      	add	r3, r2
 800cf22:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cf24:	68bb      	ldr	r3, [r7, #8]
 800cf26:	781b      	ldrb	r3, [r3, #0]
 800cf28:	00da      	lsls	r2, r3, #3
 800cf2a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf2c:	4413      	add	r3, r2
 800cf2e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf32:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cf34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cf36:	2200      	movs	r2, #0
 800cf38:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	785b      	ldrb	r3, [r3, #1]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d12f      	bne.n	800cfaa <HAL_PCD_EP_DB_Transmit+0x558>
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf5a:	b29b      	uxth	r3, r3
 800cf5c:	461a      	mov	r2, r3
 800cf5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf62:	4413      	add	r3, r2
 800cf64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cf68:	68bb      	ldr	r3, [r7, #8]
 800cf6a:	781b      	ldrb	r3, [r3, #0]
 800cf6c:	00da      	lsls	r2, r3, #3
 800cf6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf72:	4413      	add	r3, r2
 800cf74:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cf78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cf7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cf80:	881b      	ldrh	r3, [r3, #0]
 800cf82:	b29b      	uxth	r3, r3
 800cf84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf88:	b29a      	uxth	r2, r3
 800cf8a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cf8e:	801a      	strh	r2, [r3, #0]
 800cf90:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cf94:	881b      	ldrh	r3, [r3, #0]
 800cf96:	b29b      	uxth	r3, r3
 800cf98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cfa0:	b29a      	uxth	r2, r3
 800cfa2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cfa6:	801a      	strh	r2, [r3, #0]
 800cfa8:	e01c      	b.n	800cfe4 <HAL_PCD_EP_DB_Transmit+0x592>
 800cfaa:	68bb      	ldr	r3, [r7, #8]
 800cfac:	785b      	ldrb	r3, [r3, #1]
 800cfae:	2b01      	cmp	r3, #1
 800cfb0:	d118      	bne.n	800cfe4 <HAL_PCD_EP_DB_Transmit+0x592>
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cfba:	b29b      	uxth	r3, r3
 800cfbc:	461a      	mov	r2, r3
 800cfbe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cfc2:	4413      	add	r3, r2
 800cfc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cfc8:	68bb      	ldr	r3, [r7, #8]
 800cfca:	781b      	ldrb	r3, [r3, #0]
 800cfcc:	00da      	lsls	r2, r3, #3
 800cfce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cfd2:	4413      	add	r3, r2
 800cfd4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cfd8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cfdc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cfe0:	2200      	movs	r2, #0
 800cfe2:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800cfe4:	68bb      	ldr	r3, [r7, #8]
 800cfe6:	78db      	ldrb	r3, [r3, #3]
 800cfe8:	2b02      	cmp	r3, #2
 800cfea:	d127      	bne.n	800d03c <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	461a      	mov	r2, r3
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	781b      	ldrb	r3, [r3, #0]
 800cff6:	009b      	lsls	r3, r3, #2
 800cff8:	4413      	add	r3, r2
 800cffa:	881b      	ldrh	r3, [r3, #0]
 800cffc:	b29b      	uxth	r3, r3
 800cffe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d002:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d006:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800d00a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d00e:	f083 0320 	eor.w	r3, r3, #32
 800d012:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	461a      	mov	r2, r3
 800d01c:	68bb      	ldr	r3, [r7, #8]
 800d01e:	781b      	ldrb	r3, [r3, #0]
 800d020:	009b      	lsls	r3, r3, #2
 800d022:	441a      	add	r2, r3
 800d024:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d028:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d02c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d030:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d034:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d038:	b29b      	uxth	r3, r3
 800d03a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	781b      	ldrb	r3, [r3, #0]
 800d040:	4619      	mov	r1, r3
 800d042:	68f8      	ldr	r0, [r7, #12]
 800d044:	f00a fa5b 	bl	80174fe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d048:	88fb      	ldrh	r3, [r7, #6]
 800d04a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d121      	bne.n	800d096 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	461a      	mov	r2, r3
 800d058:	68bb      	ldr	r3, [r7, #8]
 800d05a:	781b      	ldrb	r3, [r3, #0]
 800d05c:	009b      	lsls	r3, r3, #2
 800d05e:	4413      	add	r3, r2
 800d060:	881b      	ldrh	r3, [r3, #0]
 800d062:	b29b      	uxth	r3, r3
 800d064:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d068:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d06c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	461a      	mov	r2, r3
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	781b      	ldrb	r3, [r3, #0]
 800d07a:	009b      	lsls	r3, r3, #2
 800d07c:	441a      	add	r2, r3
 800d07e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d082:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d086:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d08a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d08e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d092:	b29b      	uxth	r3, r3
 800d094:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800d096:	2300      	movs	r3, #0
 800d098:	e113      	b.n	800d2c2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d09a:	88fb      	ldrh	r3, [r7, #6]
 800d09c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d121      	bne.n	800d0e8 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	781b      	ldrb	r3, [r3, #0]
 800d0ae:	009b      	lsls	r3, r3, #2
 800d0b0:	4413      	add	r3, r2
 800d0b2:	881b      	ldrh	r3, [r3, #0]
 800d0b4:	b29b      	uxth	r3, r3
 800d0b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0be:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	461a      	mov	r2, r3
 800d0c8:	68bb      	ldr	r3, [r7, #8]
 800d0ca:	781b      	ldrb	r3, [r3, #0]
 800d0cc:	009b      	lsls	r3, r3, #2
 800d0ce:	441a      	add	r2, r3
 800d0d0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d0d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d0e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0e4:	b29b      	uxth	r3, r3
 800d0e6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d0e8:	68bb      	ldr	r3, [r7, #8]
 800d0ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d0ee:	2b01      	cmp	r3, #1
 800d0f0:	f040 80be 	bne.w	800d270 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	695a      	ldr	r2, [r3, #20]
 800d0f8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d0fc:	441a      	add	r2, r3
 800d0fe:	68bb      	ldr	r3, [r7, #8]
 800d100:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800d102:	68bb      	ldr	r3, [r7, #8]
 800d104:	69da      	ldr	r2, [r3, #28]
 800d106:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d10a:	441a      	add	r2, r3
 800d10c:	68bb      	ldr	r3, [r7, #8]
 800d10e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d110:	68bb      	ldr	r3, [r7, #8]
 800d112:	6a1a      	ldr	r2, [r3, #32]
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	691b      	ldr	r3, [r3, #16]
 800d118:	429a      	cmp	r2, r3
 800d11a:	d309      	bcc.n	800d130 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800d11c:	68bb      	ldr	r3, [r7, #8]
 800d11e:	691b      	ldr	r3, [r3, #16]
 800d120:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800d122:	68bb      	ldr	r3, [r7, #8]
 800d124:	6a1a      	ldr	r2, [r3, #32]
 800d126:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d128:	1ad2      	subs	r2, r2, r3
 800d12a:	68bb      	ldr	r3, [r7, #8]
 800d12c:	621a      	str	r2, [r3, #32]
 800d12e:	e015      	b.n	800d15c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	6a1b      	ldr	r3, [r3, #32]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d107      	bne.n	800d148 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800d138:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d13c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	2200      	movs	r2, #0
 800d142:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d146:	e009      	b.n	800d15c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	6a1b      	ldr	r3, [r3, #32]
 800d14c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800d14e:	68bb      	ldr	r3, [r7, #8]
 800d150:	2200      	movs	r2, #0
 800d152:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	2200      	movs	r2, #0
 800d158:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	785b      	ldrb	r3, [r3, #1]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d15f      	bne.n	800d22a <HAL_PCD_EP_DB_Transmit+0x7d8>
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d178:	b29b      	uxth	r3, r3
 800d17a:	461a      	mov	r2, r3
 800d17c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d17e:	4413      	add	r3, r2
 800d180:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d182:	68bb      	ldr	r3, [r7, #8]
 800d184:	781b      	ldrb	r3, [r3, #0]
 800d186:	00da      	lsls	r2, r3, #3
 800d188:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d18a:	4413      	add	r3, r2
 800d18c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d190:	667b      	str	r3, [r7, #100]	@ 0x64
 800d192:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d194:	881b      	ldrh	r3, [r3, #0]
 800d196:	b29b      	uxth	r3, r3
 800d198:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d19c:	b29a      	uxth	r2, r3
 800d19e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1a0:	801a      	strh	r2, [r3, #0]
 800d1a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d10a      	bne.n	800d1be <HAL_PCD_EP_DB_Transmit+0x76c>
 800d1a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1aa:	881b      	ldrh	r3, [r3, #0]
 800d1ac:	b29b      	uxth	r3, r3
 800d1ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d1b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d1b6:	b29a      	uxth	r2, r3
 800d1b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1ba:	801a      	strh	r2, [r3, #0]
 800d1bc:	e04e      	b.n	800d25c <HAL_PCD_EP_DB_Transmit+0x80a>
 800d1be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1c0:	2b3e      	cmp	r3, #62	@ 0x3e
 800d1c2:	d816      	bhi.n	800d1f2 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800d1c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1c6:	085b      	lsrs	r3, r3, #1
 800d1c8:	663b      	str	r3, [r7, #96]	@ 0x60
 800d1ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1cc:	f003 0301 	and.w	r3, r3, #1
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d002      	beq.n	800d1da <HAL_PCD_EP_DB_Transmit+0x788>
 800d1d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d1d6:	3301      	adds	r3, #1
 800d1d8:	663b      	str	r3, [r7, #96]	@ 0x60
 800d1da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1dc:	881b      	ldrh	r3, [r3, #0]
 800d1de:	b29a      	uxth	r2, r3
 800d1e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d1e2:	b29b      	uxth	r3, r3
 800d1e4:	029b      	lsls	r3, r3, #10
 800d1e6:	b29b      	uxth	r3, r3
 800d1e8:	4313      	orrs	r3, r2
 800d1ea:	b29a      	uxth	r2, r3
 800d1ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d1ee:	801a      	strh	r2, [r3, #0]
 800d1f0:	e034      	b.n	800d25c <HAL_PCD_EP_DB_Transmit+0x80a>
 800d1f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1f4:	095b      	lsrs	r3, r3, #5
 800d1f6:	663b      	str	r3, [r7, #96]	@ 0x60
 800d1f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1fa:	f003 031f 	and.w	r3, r3, #31
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d102      	bne.n	800d208 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800d202:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d204:	3b01      	subs	r3, #1
 800d206:	663b      	str	r3, [r7, #96]	@ 0x60
 800d208:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d20a:	881b      	ldrh	r3, [r3, #0]
 800d20c:	b29a      	uxth	r2, r3
 800d20e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d210:	b29b      	uxth	r3, r3
 800d212:	029b      	lsls	r3, r3, #10
 800d214:	b29b      	uxth	r3, r3
 800d216:	4313      	orrs	r3, r2
 800d218:	b29b      	uxth	r3, r3
 800d21a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d21e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d222:	b29a      	uxth	r2, r3
 800d224:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d226:	801a      	strh	r2, [r3, #0]
 800d228:	e018      	b.n	800d25c <HAL_PCD_EP_DB_Transmit+0x80a>
 800d22a:	68bb      	ldr	r3, [r7, #8]
 800d22c:	785b      	ldrb	r3, [r3, #1]
 800d22e:	2b01      	cmp	r3, #1
 800d230:	d114      	bne.n	800d25c <HAL_PCD_EP_DB_Transmit+0x80a>
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d23a:	b29b      	uxth	r3, r3
 800d23c:	461a      	mov	r2, r3
 800d23e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d240:	4413      	add	r3, r2
 800d242:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d244:	68bb      	ldr	r3, [r7, #8]
 800d246:	781b      	ldrb	r3, [r3, #0]
 800d248:	00da      	lsls	r2, r3, #3
 800d24a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d24c:	4413      	add	r3, r2
 800d24e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d252:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d254:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d256:	b29a      	uxth	r2, r3
 800d258:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d25a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	6818      	ldr	r0, [r3, #0]
 800d260:	68bb      	ldr	r3, [r7, #8]
 800d262:	6959      	ldr	r1, [r3, #20]
 800d264:	68bb      	ldr	r3, [r7, #8]
 800d266:	895a      	ldrh	r2, [r3, #10]
 800d268:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d26a:	b29b      	uxth	r3, r3
 800d26c:	f005 f929 	bl	80124c2 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	461a      	mov	r2, r3
 800d276:	68bb      	ldr	r3, [r7, #8]
 800d278:	781b      	ldrb	r3, [r3, #0]
 800d27a:	009b      	lsls	r3, r3, #2
 800d27c:	4413      	add	r3, r2
 800d27e:	881b      	ldrh	r3, [r3, #0]
 800d280:	b29b      	uxth	r3, r3
 800d282:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d286:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d28a:	82fb      	strh	r3, [r7, #22]
 800d28c:	8afb      	ldrh	r3, [r7, #22]
 800d28e:	f083 0310 	eor.w	r3, r3, #16
 800d292:	82fb      	strh	r3, [r7, #22]
 800d294:	8afb      	ldrh	r3, [r7, #22]
 800d296:	f083 0320 	eor.w	r3, r3, #32
 800d29a:	82fb      	strh	r3, [r7, #22]
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	461a      	mov	r2, r3
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	781b      	ldrb	r3, [r3, #0]
 800d2a6:	009b      	lsls	r3, r3, #2
 800d2a8:	441a      	add	r2, r3
 800d2aa:	8afb      	ldrh	r3, [r7, #22]
 800d2ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2bc:	b29b      	uxth	r3, r3
 800d2be:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800d2c0:	2300      	movs	r3, #0
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	3798      	adds	r7, #152	@ 0x98
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	bd80      	pop	{r7, pc}

0800d2ca <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800d2ca:	b480      	push	{r7}
 800d2cc:	b087      	sub	sp, #28
 800d2ce:	af00      	add	r7, sp, #0
 800d2d0:	60f8      	str	r0, [r7, #12]
 800d2d2:	607b      	str	r3, [r7, #4]
 800d2d4:	460b      	mov	r3, r1
 800d2d6:	817b      	strh	r3, [r7, #10]
 800d2d8:	4613      	mov	r3, r2
 800d2da:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800d2dc:	897b      	ldrh	r3, [r7, #10]
 800d2de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d2e2:	b29b      	uxth	r3, r3
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d00b      	beq.n	800d300 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d2e8:	897b      	ldrh	r3, [r7, #10]
 800d2ea:	f003 0207 	and.w	r2, r3, #7
 800d2ee:	4613      	mov	r3, r2
 800d2f0:	009b      	lsls	r3, r3, #2
 800d2f2:	4413      	add	r3, r2
 800d2f4:	00db      	lsls	r3, r3, #3
 800d2f6:	3310      	adds	r3, #16
 800d2f8:	68fa      	ldr	r2, [r7, #12]
 800d2fa:	4413      	add	r3, r2
 800d2fc:	617b      	str	r3, [r7, #20]
 800d2fe:	e009      	b.n	800d314 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800d300:	897a      	ldrh	r2, [r7, #10]
 800d302:	4613      	mov	r3, r2
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	4413      	add	r3, r2
 800d308:	00db      	lsls	r3, r3, #3
 800d30a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d30e:	68fa      	ldr	r2, [r7, #12]
 800d310:	4413      	add	r3, r2
 800d312:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800d314:	893b      	ldrh	r3, [r7, #8]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d107      	bne.n	800d32a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800d31a:	697b      	ldr	r3, [r7, #20]
 800d31c:	2200      	movs	r2, #0
 800d31e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	b29a      	uxth	r2, r3
 800d324:	697b      	ldr	r3, [r7, #20]
 800d326:	80da      	strh	r2, [r3, #6]
 800d328:	e00b      	b.n	800d342 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800d32a:	697b      	ldr	r3, [r7, #20]
 800d32c:	2201      	movs	r2, #1
 800d32e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	b29a      	uxth	r2, r3
 800d334:	697b      	ldr	r3, [r7, #20]
 800d336:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	0c1b      	lsrs	r3, r3, #16
 800d33c:	b29a      	uxth	r2, r3
 800d33e:	697b      	ldr	r3, [r7, #20]
 800d340:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d342:	2300      	movs	r3, #0
}
 800d344:	4618      	mov	r0, r3
 800d346:	371c      	adds	r7, #28
 800d348:	46bd      	mov	sp, r7
 800d34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34e:	4770      	bx	lr

0800d350 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d350:	b480      	push	{r7}
 800d352:	b085      	sub	sp, #20
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	2201      	movs	r2, #1
 800d362:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	2200      	movs	r2, #0
 800d36a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800d374:	b29b      	uxth	r3, r3
 800d376:	f043 0301 	orr.w	r3, r3, #1
 800d37a:	b29a      	uxth	r2, r3
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800d388:	b29b      	uxth	r3, r3
 800d38a:	f043 0302 	orr.w	r3, r3, #2
 800d38e:	b29a      	uxth	r2, r3
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800d396:	2300      	movs	r3, #0
}
 800d398:	4618      	mov	r0, r3
 800d39a:	3714      	adds	r7, #20
 800d39c:	46bd      	mov	sp, r7
 800d39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a2:	4770      	bx	lr

0800d3a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d3a4:	b480      	push	{r7}
 800d3a6:	b085      	sub	sp, #20
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d141      	bne.n	800d436 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d3b2:	4b4b      	ldr	r3, [pc, #300]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d3ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d3be:	d131      	bne.n	800d424 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d3c0:	4b47      	ldr	r3, [pc, #284]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d3c6:	4a46      	ldr	r2, [pc, #280]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d3cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d3d0:	4b43      	ldr	r3, [pc, #268]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d3d8:	4a41      	ldr	r2, [pc, #260]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d3de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d3e0:	4b40      	ldr	r3, [pc, #256]	@ (800d4e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	2232      	movs	r2, #50	@ 0x32
 800d3e6:	fb02 f303 	mul.w	r3, r2, r3
 800d3ea:	4a3f      	ldr	r2, [pc, #252]	@ (800d4e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d3ec:	fba2 2303 	umull	r2, r3, r2, r3
 800d3f0:	0c9b      	lsrs	r3, r3, #18
 800d3f2:	3301      	adds	r3, #1
 800d3f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d3f6:	e002      	b.n	800d3fe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	3b01      	subs	r3, #1
 800d3fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d3fe:	4b38      	ldr	r3, [pc, #224]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d400:	695b      	ldr	r3, [r3, #20]
 800d402:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d406:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d40a:	d102      	bne.n	800d412 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d1f2      	bne.n	800d3f8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d412:	4b33      	ldr	r3, [pc, #204]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d414:	695b      	ldr	r3, [r3, #20]
 800d416:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d41a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d41e:	d158      	bne.n	800d4d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d420:	2303      	movs	r3, #3
 800d422:	e057      	b.n	800d4d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d424:	4b2e      	ldr	r3, [pc, #184]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d426:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d42a:	4a2d      	ldr	r2, [pc, #180]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d42c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d430:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d434:	e04d      	b.n	800d4d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d43c:	d141      	bne.n	800d4c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d43e:	4b28      	ldr	r3, [pc, #160]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d44a:	d131      	bne.n	800d4b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d44c:	4b24      	ldr	r3, [pc, #144]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d44e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d452:	4a23      	ldr	r2, [pc, #140]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d458:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d45c:	4b20      	ldr	r3, [pc, #128]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d464:	4a1e      	ldr	r2, [pc, #120]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d466:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d46a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d46c:	4b1d      	ldr	r3, [pc, #116]	@ (800d4e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	2232      	movs	r2, #50	@ 0x32
 800d472:	fb02 f303 	mul.w	r3, r2, r3
 800d476:	4a1c      	ldr	r2, [pc, #112]	@ (800d4e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d478:	fba2 2303 	umull	r2, r3, r2, r3
 800d47c:	0c9b      	lsrs	r3, r3, #18
 800d47e:	3301      	adds	r3, #1
 800d480:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d482:	e002      	b.n	800d48a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	3b01      	subs	r3, #1
 800d488:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d48a:	4b15      	ldr	r3, [pc, #84]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d48c:	695b      	ldr	r3, [r3, #20]
 800d48e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d492:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d496:	d102      	bne.n	800d49e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d1f2      	bne.n	800d484 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d49e:	4b10      	ldr	r3, [pc, #64]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4a0:	695b      	ldr	r3, [r3, #20]
 800d4a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d4a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d4aa:	d112      	bne.n	800d4d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d4ac:	2303      	movs	r3, #3
 800d4ae:	e011      	b.n	800d4d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d4b0:	4b0b      	ldr	r3, [pc, #44]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4b6:	4a0a      	ldr	r2, [pc, #40]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d4bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d4c0:	e007      	b.n	800d4d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d4c2:	4b07      	ldr	r3, [pc, #28]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d4ca:	4a05      	ldr	r2, [pc, #20]	@ (800d4e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d4d0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d4d2:	2300      	movs	r3, #0
}
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	3714      	adds	r7, #20
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4de:	4770      	bx	lr
 800d4e0:	40007000 	.word	0x40007000
 800d4e4:	20000004 	.word	0x20000004
 800d4e8:	431bde83 	.word	0x431bde83

0800d4ec <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d4ec:	b480      	push	{r7}
 800d4ee:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d4f0:	4b05      	ldr	r3, [pc, #20]	@ (800d508 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d4f2:	689b      	ldr	r3, [r3, #8]
 800d4f4:	4a04      	ldr	r2, [pc, #16]	@ (800d508 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d4f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d4fa:	6093      	str	r3, [r2, #8]
}
 800d4fc:	bf00      	nop
 800d4fe:	46bd      	mov	sp, r7
 800d500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d504:	4770      	bx	lr
 800d506:	bf00      	nop
 800d508:	40007000 	.word	0x40007000

0800d50c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b088      	sub	sp, #32
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d101      	bne.n	800d51e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d51a:	2301      	movs	r3, #1
 800d51c:	e2fe      	b.n	800db1c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	f003 0301 	and.w	r3, r3, #1
 800d526:	2b00      	cmp	r3, #0
 800d528:	d075      	beq.n	800d616 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d52a:	4b97      	ldr	r3, [pc, #604]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d52c:	689b      	ldr	r3, [r3, #8]
 800d52e:	f003 030c 	and.w	r3, r3, #12
 800d532:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d534:	4b94      	ldr	r3, [pc, #592]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d536:	68db      	ldr	r3, [r3, #12]
 800d538:	f003 0303 	and.w	r3, r3, #3
 800d53c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d53e:	69bb      	ldr	r3, [r7, #24]
 800d540:	2b0c      	cmp	r3, #12
 800d542:	d102      	bne.n	800d54a <HAL_RCC_OscConfig+0x3e>
 800d544:	697b      	ldr	r3, [r7, #20]
 800d546:	2b03      	cmp	r3, #3
 800d548:	d002      	beq.n	800d550 <HAL_RCC_OscConfig+0x44>
 800d54a:	69bb      	ldr	r3, [r7, #24]
 800d54c:	2b08      	cmp	r3, #8
 800d54e:	d10b      	bne.n	800d568 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d550:	4b8d      	ldr	r3, [pc, #564]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d05b      	beq.n	800d614 <HAL_RCC_OscConfig+0x108>
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	685b      	ldr	r3, [r3, #4]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d157      	bne.n	800d614 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d564:	2301      	movs	r3, #1
 800d566:	e2d9      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	685b      	ldr	r3, [r3, #4]
 800d56c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d570:	d106      	bne.n	800d580 <HAL_RCC_OscConfig+0x74>
 800d572:	4b85      	ldr	r3, [pc, #532]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	4a84      	ldr	r2, [pc, #528]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d578:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d57c:	6013      	str	r3, [r2, #0]
 800d57e:	e01d      	b.n	800d5bc <HAL_RCC_OscConfig+0xb0>
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	685b      	ldr	r3, [r3, #4]
 800d584:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d588:	d10c      	bne.n	800d5a4 <HAL_RCC_OscConfig+0x98>
 800d58a:	4b7f      	ldr	r3, [pc, #508]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	4a7e      	ldr	r2, [pc, #504]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d590:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d594:	6013      	str	r3, [r2, #0]
 800d596:	4b7c      	ldr	r3, [pc, #496]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	4a7b      	ldr	r2, [pc, #492]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d59c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d5a0:	6013      	str	r3, [r2, #0]
 800d5a2:	e00b      	b.n	800d5bc <HAL_RCC_OscConfig+0xb0>
 800d5a4:	4b78      	ldr	r3, [pc, #480]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	4a77      	ldr	r2, [pc, #476]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d5aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d5ae:	6013      	str	r3, [r2, #0]
 800d5b0:	4b75      	ldr	r3, [pc, #468]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	4a74      	ldr	r2, [pc, #464]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d5b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d5ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	685b      	ldr	r3, [r3, #4]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d013      	beq.n	800d5ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d5c4:	f7fa fdd6 	bl	8008174 <HAL_GetTick>
 800d5c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d5ca:	e008      	b.n	800d5de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d5cc:	f7fa fdd2 	bl	8008174 <HAL_GetTick>
 800d5d0:	4602      	mov	r2, r0
 800d5d2:	693b      	ldr	r3, [r7, #16]
 800d5d4:	1ad3      	subs	r3, r2, r3
 800d5d6:	2b64      	cmp	r3, #100	@ 0x64
 800d5d8:	d901      	bls.n	800d5de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d5da:	2303      	movs	r3, #3
 800d5dc:	e29e      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d5de:	4b6a      	ldr	r3, [pc, #424]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d0f0      	beq.n	800d5cc <HAL_RCC_OscConfig+0xc0>
 800d5ea:	e014      	b.n	800d616 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d5ec:	f7fa fdc2 	bl	8008174 <HAL_GetTick>
 800d5f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d5f2:	e008      	b.n	800d606 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d5f4:	f7fa fdbe 	bl	8008174 <HAL_GetTick>
 800d5f8:	4602      	mov	r2, r0
 800d5fa:	693b      	ldr	r3, [r7, #16]
 800d5fc:	1ad3      	subs	r3, r2, r3
 800d5fe:	2b64      	cmp	r3, #100	@ 0x64
 800d600:	d901      	bls.n	800d606 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d602:	2303      	movs	r3, #3
 800d604:	e28a      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d606:	4b60      	ldr	r3, [pc, #384]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d1f0      	bne.n	800d5f4 <HAL_RCC_OscConfig+0xe8>
 800d612:	e000      	b.n	800d616 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d614:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	f003 0302 	and.w	r3, r3, #2
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d075      	beq.n	800d70e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d622:	4b59      	ldr	r3, [pc, #356]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d624:	689b      	ldr	r3, [r3, #8]
 800d626:	f003 030c 	and.w	r3, r3, #12
 800d62a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d62c:	4b56      	ldr	r3, [pc, #344]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d62e:	68db      	ldr	r3, [r3, #12]
 800d630:	f003 0303 	and.w	r3, r3, #3
 800d634:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d636:	69bb      	ldr	r3, [r7, #24]
 800d638:	2b0c      	cmp	r3, #12
 800d63a:	d102      	bne.n	800d642 <HAL_RCC_OscConfig+0x136>
 800d63c:	697b      	ldr	r3, [r7, #20]
 800d63e:	2b02      	cmp	r3, #2
 800d640:	d002      	beq.n	800d648 <HAL_RCC_OscConfig+0x13c>
 800d642:	69bb      	ldr	r3, [r7, #24]
 800d644:	2b04      	cmp	r3, #4
 800d646:	d11f      	bne.n	800d688 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d648:	4b4f      	ldr	r3, [pc, #316]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d650:	2b00      	cmp	r3, #0
 800d652:	d005      	beq.n	800d660 <HAL_RCC_OscConfig+0x154>
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	68db      	ldr	r3, [r3, #12]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d101      	bne.n	800d660 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d65c:	2301      	movs	r3, #1
 800d65e:	e25d      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d660:	4b49      	ldr	r3, [pc, #292]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d662:	685b      	ldr	r3, [r3, #4]
 800d664:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	691b      	ldr	r3, [r3, #16]
 800d66c:	061b      	lsls	r3, r3, #24
 800d66e:	4946      	ldr	r1, [pc, #280]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d670:	4313      	orrs	r3, r2
 800d672:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d674:	4b45      	ldr	r3, [pc, #276]	@ (800d78c <HAL_RCC_OscConfig+0x280>)
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	4618      	mov	r0, r3
 800d67a:	f7fa fd2f 	bl	80080dc <HAL_InitTick>
 800d67e:	4603      	mov	r3, r0
 800d680:	2b00      	cmp	r3, #0
 800d682:	d043      	beq.n	800d70c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d684:	2301      	movs	r3, #1
 800d686:	e249      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	68db      	ldr	r3, [r3, #12]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d023      	beq.n	800d6d8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d690:	4b3d      	ldr	r3, [pc, #244]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	4a3c      	ldr	r2, [pc, #240]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d696:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d69a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d69c:	f7fa fd6a 	bl	8008174 <HAL_GetTick>
 800d6a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d6a2:	e008      	b.n	800d6b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d6a4:	f7fa fd66 	bl	8008174 <HAL_GetTick>
 800d6a8:	4602      	mov	r2, r0
 800d6aa:	693b      	ldr	r3, [r7, #16]
 800d6ac:	1ad3      	subs	r3, r2, r3
 800d6ae:	2b02      	cmp	r3, #2
 800d6b0:	d901      	bls.n	800d6b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d6b2:	2303      	movs	r3, #3
 800d6b4:	e232      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d6b6:	4b34      	ldr	r3, [pc, #208]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d0f0      	beq.n	800d6a4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d6c2:	4b31      	ldr	r3, [pc, #196]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d6c4:	685b      	ldr	r3, [r3, #4]
 800d6c6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	691b      	ldr	r3, [r3, #16]
 800d6ce:	061b      	lsls	r3, r3, #24
 800d6d0:	492d      	ldr	r1, [pc, #180]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d6d2:	4313      	orrs	r3, r2
 800d6d4:	604b      	str	r3, [r1, #4]
 800d6d6:	e01a      	b.n	800d70e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d6d8:	4b2b      	ldr	r3, [pc, #172]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	4a2a      	ldr	r2, [pc, #168]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d6de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d6e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d6e4:	f7fa fd46 	bl	8008174 <HAL_GetTick>
 800d6e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d6ea:	e008      	b.n	800d6fe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d6ec:	f7fa fd42 	bl	8008174 <HAL_GetTick>
 800d6f0:	4602      	mov	r2, r0
 800d6f2:	693b      	ldr	r3, [r7, #16]
 800d6f4:	1ad3      	subs	r3, r2, r3
 800d6f6:	2b02      	cmp	r3, #2
 800d6f8:	d901      	bls.n	800d6fe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d6fa:	2303      	movs	r3, #3
 800d6fc:	e20e      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d6fe:	4b22      	ldr	r3, [pc, #136]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d706:	2b00      	cmp	r3, #0
 800d708:	d1f0      	bne.n	800d6ec <HAL_RCC_OscConfig+0x1e0>
 800d70a:	e000      	b.n	800d70e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d70c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	f003 0308 	and.w	r3, r3, #8
 800d716:	2b00      	cmp	r3, #0
 800d718:	d041      	beq.n	800d79e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	695b      	ldr	r3, [r3, #20]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d01c      	beq.n	800d75c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d722:	4b19      	ldr	r3, [pc, #100]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d724:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d728:	4a17      	ldr	r2, [pc, #92]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d72a:	f043 0301 	orr.w	r3, r3, #1
 800d72e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d732:	f7fa fd1f 	bl	8008174 <HAL_GetTick>
 800d736:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d738:	e008      	b.n	800d74c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d73a:	f7fa fd1b 	bl	8008174 <HAL_GetTick>
 800d73e:	4602      	mov	r2, r0
 800d740:	693b      	ldr	r3, [r7, #16]
 800d742:	1ad3      	subs	r3, r2, r3
 800d744:	2b02      	cmp	r3, #2
 800d746:	d901      	bls.n	800d74c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d748:	2303      	movs	r3, #3
 800d74a:	e1e7      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d74c:	4b0e      	ldr	r3, [pc, #56]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d74e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d752:	f003 0302 	and.w	r3, r3, #2
 800d756:	2b00      	cmp	r3, #0
 800d758:	d0ef      	beq.n	800d73a <HAL_RCC_OscConfig+0x22e>
 800d75a:	e020      	b.n	800d79e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d75c:	4b0a      	ldr	r3, [pc, #40]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d75e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d762:	4a09      	ldr	r2, [pc, #36]	@ (800d788 <HAL_RCC_OscConfig+0x27c>)
 800d764:	f023 0301 	bic.w	r3, r3, #1
 800d768:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d76c:	f7fa fd02 	bl	8008174 <HAL_GetTick>
 800d770:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d772:	e00d      	b.n	800d790 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d774:	f7fa fcfe 	bl	8008174 <HAL_GetTick>
 800d778:	4602      	mov	r2, r0
 800d77a:	693b      	ldr	r3, [r7, #16]
 800d77c:	1ad3      	subs	r3, r2, r3
 800d77e:	2b02      	cmp	r3, #2
 800d780:	d906      	bls.n	800d790 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d782:	2303      	movs	r3, #3
 800d784:	e1ca      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
 800d786:	bf00      	nop
 800d788:	40021000 	.word	0x40021000
 800d78c:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d790:	4b8c      	ldr	r3, [pc, #560]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d792:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d796:	f003 0302 	and.w	r3, r3, #2
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d1ea      	bne.n	800d774 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	f003 0304 	and.w	r3, r3, #4
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	f000 80a6 	beq.w	800d8f8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d7b0:	4b84      	ldr	r3, [pc, #528]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d7b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d7b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d101      	bne.n	800d7c0 <HAL_RCC_OscConfig+0x2b4>
 800d7bc:	2301      	movs	r3, #1
 800d7be:	e000      	b.n	800d7c2 <HAL_RCC_OscConfig+0x2b6>
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d00d      	beq.n	800d7e2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d7c6:	4b7f      	ldr	r3, [pc, #508]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d7c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d7ca:	4a7e      	ldr	r2, [pc, #504]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d7cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d7d0:	6593      	str	r3, [r2, #88]	@ 0x58
 800d7d2:	4b7c      	ldr	r3, [pc, #496]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d7d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d7d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d7da:	60fb      	str	r3, [r7, #12]
 800d7dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d7de:	2301      	movs	r3, #1
 800d7e0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d7e2:	4b79      	ldr	r3, [pc, #484]	@ (800d9c8 <HAL_RCC_OscConfig+0x4bc>)
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d118      	bne.n	800d820 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d7ee:	4b76      	ldr	r3, [pc, #472]	@ (800d9c8 <HAL_RCC_OscConfig+0x4bc>)
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	4a75      	ldr	r2, [pc, #468]	@ (800d9c8 <HAL_RCC_OscConfig+0x4bc>)
 800d7f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d7f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d7fa:	f7fa fcbb 	bl	8008174 <HAL_GetTick>
 800d7fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d800:	e008      	b.n	800d814 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d802:	f7fa fcb7 	bl	8008174 <HAL_GetTick>
 800d806:	4602      	mov	r2, r0
 800d808:	693b      	ldr	r3, [r7, #16]
 800d80a:	1ad3      	subs	r3, r2, r3
 800d80c:	2b02      	cmp	r3, #2
 800d80e:	d901      	bls.n	800d814 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d810:	2303      	movs	r3, #3
 800d812:	e183      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d814:	4b6c      	ldr	r3, [pc, #432]	@ (800d9c8 <HAL_RCC_OscConfig+0x4bc>)
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d0f0      	beq.n	800d802 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	689b      	ldr	r3, [r3, #8]
 800d824:	2b01      	cmp	r3, #1
 800d826:	d108      	bne.n	800d83a <HAL_RCC_OscConfig+0x32e>
 800d828:	4b66      	ldr	r3, [pc, #408]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d82a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d82e:	4a65      	ldr	r2, [pc, #404]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d830:	f043 0301 	orr.w	r3, r3, #1
 800d834:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d838:	e024      	b.n	800d884 <HAL_RCC_OscConfig+0x378>
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	689b      	ldr	r3, [r3, #8]
 800d83e:	2b05      	cmp	r3, #5
 800d840:	d110      	bne.n	800d864 <HAL_RCC_OscConfig+0x358>
 800d842:	4b60      	ldr	r3, [pc, #384]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d848:	4a5e      	ldr	r2, [pc, #376]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d84a:	f043 0304 	orr.w	r3, r3, #4
 800d84e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d852:	4b5c      	ldr	r3, [pc, #368]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d858:	4a5a      	ldr	r2, [pc, #360]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d85a:	f043 0301 	orr.w	r3, r3, #1
 800d85e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d862:	e00f      	b.n	800d884 <HAL_RCC_OscConfig+0x378>
 800d864:	4b57      	ldr	r3, [pc, #348]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d86a:	4a56      	ldr	r2, [pc, #344]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d86c:	f023 0301 	bic.w	r3, r3, #1
 800d870:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d874:	4b53      	ldr	r3, [pc, #332]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d87a:	4a52      	ldr	r2, [pc, #328]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d87c:	f023 0304 	bic.w	r3, r3, #4
 800d880:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	689b      	ldr	r3, [r3, #8]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d016      	beq.n	800d8ba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d88c:	f7fa fc72 	bl	8008174 <HAL_GetTick>
 800d890:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d892:	e00a      	b.n	800d8aa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d894:	f7fa fc6e 	bl	8008174 <HAL_GetTick>
 800d898:	4602      	mov	r2, r0
 800d89a:	693b      	ldr	r3, [r7, #16]
 800d89c:	1ad3      	subs	r3, r2, r3
 800d89e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d8a2:	4293      	cmp	r3, r2
 800d8a4:	d901      	bls.n	800d8aa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d8a6:	2303      	movs	r3, #3
 800d8a8:	e138      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d8aa:	4b46      	ldr	r3, [pc, #280]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d8ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8b0:	f003 0302 	and.w	r3, r3, #2
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d0ed      	beq.n	800d894 <HAL_RCC_OscConfig+0x388>
 800d8b8:	e015      	b.n	800d8e6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d8ba:	f7fa fc5b 	bl	8008174 <HAL_GetTick>
 800d8be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d8c0:	e00a      	b.n	800d8d8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d8c2:	f7fa fc57 	bl	8008174 <HAL_GetTick>
 800d8c6:	4602      	mov	r2, r0
 800d8c8:	693b      	ldr	r3, [r7, #16]
 800d8ca:	1ad3      	subs	r3, r2, r3
 800d8cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d8d0:	4293      	cmp	r3, r2
 800d8d2:	d901      	bls.n	800d8d8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d8d4:	2303      	movs	r3, #3
 800d8d6:	e121      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d8d8:	4b3a      	ldr	r3, [pc, #232]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d8da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8de:	f003 0302 	and.w	r3, r3, #2
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d1ed      	bne.n	800d8c2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d8e6:	7ffb      	ldrb	r3, [r7, #31]
 800d8e8:	2b01      	cmp	r3, #1
 800d8ea:	d105      	bne.n	800d8f8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d8ec:	4b35      	ldr	r3, [pc, #212]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d8ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d8f0:	4a34      	ldr	r2, [pc, #208]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d8f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d8f6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	f003 0320 	and.w	r3, r3, #32
 800d900:	2b00      	cmp	r3, #0
 800d902:	d03c      	beq.n	800d97e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	699b      	ldr	r3, [r3, #24]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d01c      	beq.n	800d946 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d90c:	4b2d      	ldr	r3, [pc, #180]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d90e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d912:	4a2c      	ldr	r2, [pc, #176]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d914:	f043 0301 	orr.w	r3, r3, #1
 800d918:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d91c:	f7fa fc2a 	bl	8008174 <HAL_GetTick>
 800d920:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d922:	e008      	b.n	800d936 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d924:	f7fa fc26 	bl	8008174 <HAL_GetTick>
 800d928:	4602      	mov	r2, r0
 800d92a:	693b      	ldr	r3, [r7, #16]
 800d92c:	1ad3      	subs	r3, r2, r3
 800d92e:	2b02      	cmp	r3, #2
 800d930:	d901      	bls.n	800d936 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d932:	2303      	movs	r3, #3
 800d934:	e0f2      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d936:	4b23      	ldr	r3, [pc, #140]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d938:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d93c:	f003 0302 	and.w	r3, r3, #2
 800d940:	2b00      	cmp	r3, #0
 800d942:	d0ef      	beq.n	800d924 <HAL_RCC_OscConfig+0x418>
 800d944:	e01b      	b.n	800d97e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d946:	4b1f      	ldr	r3, [pc, #124]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d948:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d94c:	4a1d      	ldr	r2, [pc, #116]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d94e:	f023 0301 	bic.w	r3, r3, #1
 800d952:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d956:	f7fa fc0d 	bl	8008174 <HAL_GetTick>
 800d95a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d95c:	e008      	b.n	800d970 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d95e:	f7fa fc09 	bl	8008174 <HAL_GetTick>
 800d962:	4602      	mov	r2, r0
 800d964:	693b      	ldr	r3, [r7, #16]
 800d966:	1ad3      	subs	r3, r2, r3
 800d968:	2b02      	cmp	r3, #2
 800d96a:	d901      	bls.n	800d970 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d96c:	2303      	movs	r3, #3
 800d96e:	e0d5      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d970:	4b14      	ldr	r3, [pc, #80]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d972:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d976:	f003 0302 	and.w	r3, r3, #2
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d1ef      	bne.n	800d95e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	69db      	ldr	r3, [r3, #28]
 800d982:	2b00      	cmp	r3, #0
 800d984:	f000 80c9 	beq.w	800db1a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d988:	4b0e      	ldr	r3, [pc, #56]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d98a:	689b      	ldr	r3, [r3, #8]
 800d98c:	f003 030c 	and.w	r3, r3, #12
 800d990:	2b0c      	cmp	r3, #12
 800d992:	f000 8083 	beq.w	800da9c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	69db      	ldr	r3, [r3, #28]
 800d99a:	2b02      	cmp	r3, #2
 800d99c:	d15e      	bne.n	800da5c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d99e:	4b09      	ldr	r3, [pc, #36]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	4a08      	ldr	r2, [pc, #32]	@ (800d9c4 <HAL_RCC_OscConfig+0x4b8>)
 800d9a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d9a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d9aa:	f7fa fbe3 	bl	8008174 <HAL_GetTick>
 800d9ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d9b0:	e00c      	b.n	800d9cc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d9b2:	f7fa fbdf 	bl	8008174 <HAL_GetTick>
 800d9b6:	4602      	mov	r2, r0
 800d9b8:	693b      	ldr	r3, [r7, #16]
 800d9ba:	1ad3      	subs	r3, r2, r3
 800d9bc:	2b02      	cmp	r3, #2
 800d9be:	d905      	bls.n	800d9cc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800d9c0:	2303      	movs	r3, #3
 800d9c2:	e0ab      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
 800d9c4:	40021000 	.word	0x40021000
 800d9c8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d9cc:	4b55      	ldr	r3, [pc, #340]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d1ec      	bne.n	800d9b2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d9d8:	4b52      	ldr	r3, [pc, #328]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800d9da:	68da      	ldr	r2, [r3, #12]
 800d9dc:	4b52      	ldr	r3, [pc, #328]	@ (800db28 <HAL_RCC_OscConfig+0x61c>)
 800d9de:	4013      	ands	r3, r2
 800d9e0:	687a      	ldr	r2, [r7, #4]
 800d9e2:	6a11      	ldr	r1, [r2, #32]
 800d9e4:	687a      	ldr	r2, [r7, #4]
 800d9e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d9e8:	3a01      	subs	r2, #1
 800d9ea:	0112      	lsls	r2, r2, #4
 800d9ec:	4311      	orrs	r1, r2
 800d9ee:	687a      	ldr	r2, [r7, #4]
 800d9f0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800d9f2:	0212      	lsls	r2, r2, #8
 800d9f4:	4311      	orrs	r1, r2
 800d9f6:	687a      	ldr	r2, [r7, #4]
 800d9f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d9fa:	0852      	lsrs	r2, r2, #1
 800d9fc:	3a01      	subs	r2, #1
 800d9fe:	0552      	lsls	r2, r2, #21
 800da00:	4311      	orrs	r1, r2
 800da02:	687a      	ldr	r2, [r7, #4]
 800da04:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800da06:	0852      	lsrs	r2, r2, #1
 800da08:	3a01      	subs	r2, #1
 800da0a:	0652      	lsls	r2, r2, #25
 800da0c:	4311      	orrs	r1, r2
 800da0e:	687a      	ldr	r2, [r7, #4]
 800da10:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800da12:	06d2      	lsls	r2, r2, #27
 800da14:	430a      	orrs	r2, r1
 800da16:	4943      	ldr	r1, [pc, #268]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800da18:	4313      	orrs	r3, r2
 800da1a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800da1c:	4b41      	ldr	r3, [pc, #260]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	4a40      	ldr	r2, [pc, #256]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800da22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800da26:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800da28:	4b3e      	ldr	r3, [pc, #248]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800da2a:	68db      	ldr	r3, [r3, #12]
 800da2c:	4a3d      	ldr	r2, [pc, #244]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800da2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800da32:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da34:	f7fa fb9e 	bl	8008174 <HAL_GetTick>
 800da38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800da3a:	e008      	b.n	800da4e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800da3c:	f7fa fb9a 	bl	8008174 <HAL_GetTick>
 800da40:	4602      	mov	r2, r0
 800da42:	693b      	ldr	r3, [r7, #16]
 800da44:	1ad3      	subs	r3, r2, r3
 800da46:	2b02      	cmp	r3, #2
 800da48:	d901      	bls.n	800da4e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800da4a:	2303      	movs	r3, #3
 800da4c:	e066      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800da4e:	4b35      	ldr	r3, [pc, #212]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800da56:	2b00      	cmp	r3, #0
 800da58:	d0f0      	beq.n	800da3c <HAL_RCC_OscConfig+0x530>
 800da5a:	e05e      	b.n	800db1a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800da5c:	4b31      	ldr	r3, [pc, #196]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	4a30      	ldr	r2, [pc, #192]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800da62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800da66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da68:	f7fa fb84 	bl	8008174 <HAL_GetTick>
 800da6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800da6e:	e008      	b.n	800da82 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800da70:	f7fa fb80 	bl	8008174 <HAL_GetTick>
 800da74:	4602      	mov	r2, r0
 800da76:	693b      	ldr	r3, [r7, #16]
 800da78:	1ad3      	subs	r3, r2, r3
 800da7a:	2b02      	cmp	r3, #2
 800da7c:	d901      	bls.n	800da82 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800da7e:	2303      	movs	r3, #3
 800da80:	e04c      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800da82:	4b28      	ldr	r3, [pc, #160]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d1f0      	bne.n	800da70 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800da8e:	4b25      	ldr	r3, [pc, #148]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800da90:	68da      	ldr	r2, [r3, #12]
 800da92:	4924      	ldr	r1, [pc, #144]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800da94:	4b25      	ldr	r3, [pc, #148]	@ (800db2c <HAL_RCC_OscConfig+0x620>)
 800da96:	4013      	ands	r3, r2
 800da98:	60cb      	str	r3, [r1, #12]
 800da9a:	e03e      	b.n	800db1a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	69db      	ldr	r3, [r3, #28]
 800daa0:	2b01      	cmp	r3, #1
 800daa2:	d101      	bne.n	800daa8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800daa4:	2301      	movs	r3, #1
 800daa6:	e039      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800daa8:	4b1e      	ldr	r3, [pc, #120]	@ (800db24 <HAL_RCC_OscConfig+0x618>)
 800daaa:	68db      	ldr	r3, [r3, #12]
 800daac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800daae:	697b      	ldr	r3, [r7, #20]
 800dab0:	f003 0203 	and.w	r2, r3, #3
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	6a1b      	ldr	r3, [r3, #32]
 800dab8:	429a      	cmp	r2, r3
 800daba:	d12c      	bne.n	800db16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dabc:	697b      	ldr	r3, [r7, #20]
 800dabe:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dac6:	3b01      	subs	r3, #1
 800dac8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800daca:	429a      	cmp	r2, r3
 800dacc:	d123      	bne.n	800db16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800dace:	697b      	ldr	r3, [r7, #20]
 800dad0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dad8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dada:	429a      	cmp	r2, r3
 800dadc:	d11b      	bne.n	800db16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dade:	697b      	ldr	r3, [r7, #20]
 800dae0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dae8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800daea:	429a      	cmp	r2, r3
 800daec:	d113      	bne.n	800db16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800daee:	697b      	ldr	r3, [r7, #20]
 800daf0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800daf8:	085b      	lsrs	r3, r3, #1
 800dafa:	3b01      	subs	r3, #1
 800dafc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dafe:	429a      	cmp	r2, r3
 800db00:	d109      	bne.n	800db16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800db02:	697b      	ldr	r3, [r7, #20]
 800db04:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db0c:	085b      	lsrs	r3, r3, #1
 800db0e:	3b01      	subs	r3, #1
 800db10:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800db12:	429a      	cmp	r2, r3
 800db14:	d001      	beq.n	800db1a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800db16:	2301      	movs	r3, #1
 800db18:	e000      	b.n	800db1c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800db1a:	2300      	movs	r3, #0
}
 800db1c:	4618      	mov	r0, r3
 800db1e:	3720      	adds	r7, #32
 800db20:	46bd      	mov	sp, r7
 800db22:	bd80      	pop	{r7, pc}
 800db24:	40021000 	.word	0x40021000
 800db28:	019f800c 	.word	0x019f800c
 800db2c:	feeefffc 	.word	0xfeeefffc

0800db30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b086      	sub	sp, #24
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
 800db38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800db3a:	2300      	movs	r3, #0
 800db3c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2b00      	cmp	r3, #0
 800db42:	d101      	bne.n	800db48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800db44:	2301      	movs	r3, #1
 800db46:	e11e      	b.n	800dd86 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800db48:	4b91      	ldr	r3, [pc, #580]	@ (800dd90 <HAL_RCC_ClockConfig+0x260>)
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	f003 030f 	and.w	r3, r3, #15
 800db50:	683a      	ldr	r2, [r7, #0]
 800db52:	429a      	cmp	r2, r3
 800db54:	d910      	bls.n	800db78 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800db56:	4b8e      	ldr	r3, [pc, #568]	@ (800dd90 <HAL_RCC_ClockConfig+0x260>)
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	f023 020f 	bic.w	r2, r3, #15
 800db5e:	498c      	ldr	r1, [pc, #560]	@ (800dd90 <HAL_RCC_ClockConfig+0x260>)
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	4313      	orrs	r3, r2
 800db64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800db66:	4b8a      	ldr	r3, [pc, #552]	@ (800dd90 <HAL_RCC_ClockConfig+0x260>)
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	f003 030f 	and.w	r3, r3, #15
 800db6e:	683a      	ldr	r2, [r7, #0]
 800db70:	429a      	cmp	r2, r3
 800db72:	d001      	beq.n	800db78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800db74:	2301      	movs	r3, #1
 800db76:	e106      	b.n	800dd86 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	f003 0301 	and.w	r3, r3, #1
 800db80:	2b00      	cmp	r3, #0
 800db82:	d073      	beq.n	800dc6c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	685b      	ldr	r3, [r3, #4]
 800db88:	2b03      	cmp	r3, #3
 800db8a:	d129      	bne.n	800dbe0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800db8c:	4b81      	ldr	r3, [pc, #516]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800db94:	2b00      	cmp	r3, #0
 800db96:	d101      	bne.n	800db9c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800db98:	2301      	movs	r3, #1
 800db9a:	e0f4      	b.n	800dd86 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800db9c:	f000 f99e 	bl	800dedc <RCC_GetSysClockFreqFromPLLSource>
 800dba0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800dba2:	693b      	ldr	r3, [r7, #16]
 800dba4:	4a7c      	ldr	r2, [pc, #496]	@ (800dd98 <HAL_RCC_ClockConfig+0x268>)
 800dba6:	4293      	cmp	r3, r2
 800dba8:	d93f      	bls.n	800dc2a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800dbaa:	4b7a      	ldr	r3, [pc, #488]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dbac:	689b      	ldr	r3, [r3, #8]
 800dbae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d009      	beq.n	800dbca <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d033      	beq.n	800dc2a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d12f      	bne.n	800dc2a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800dbca:	4b72      	ldr	r3, [pc, #456]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dbcc:	689b      	ldr	r3, [r3, #8]
 800dbce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dbd2:	4a70      	ldr	r2, [pc, #448]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dbd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbd8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800dbda:	2380      	movs	r3, #128	@ 0x80
 800dbdc:	617b      	str	r3, [r7, #20]
 800dbde:	e024      	b.n	800dc2a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	685b      	ldr	r3, [r3, #4]
 800dbe4:	2b02      	cmp	r3, #2
 800dbe6:	d107      	bne.n	800dbf8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dbe8:	4b6a      	ldr	r3, [pc, #424]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d109      	bne.n	800dc08 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800dbf4:	2301      	movs	r3, #1
 800dbf6:	e0c6      	b.n	800dd86 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800dbf8:	4b66      	ldr	r3, [pc, #408]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d101      	bne.n	800dc08 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800dc04:	2301      	movs	r3, #1
 800dc06:	e0be      	b.n	800dd86 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800dc08:	f000 f8ce 	bl	800dda8 <HAL_RCC_GetSysClockFreq>
 800dc0c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800dc0e:	693b      	ldr	r3, [r7, #16]
 800dc10:	4a61      	ldr	r2, [pc, #388]	@ (800dd98 <HAL_RCC_ClockConfig+0x268>)
 800dc12:	4293      	cmp	r3, r2
 800dc14:	d909      	bls.n	800dc2a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800dc16:	4b5f      	ldr	r3, [pc, #380]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dc18:	689b      	ldr	r3, [r3, #8]
 800dc1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dc1e:	4a5d      	ldr	r2, [pc, #372]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dc20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc24:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800dc26:	2380      	movs	r3, #128	@ 0x80
 800dc28:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800dc2a:	4b5a      	ldr	r3, [pc, #360]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dc2c:	689b      	ldr	r3, [r3, #8]
 800dc2e:	f023 0203 	bic.w	r2, r3, #3
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	685b      	ldr	r3, [r3, #4]
 800dc36:	4957      	ldr	r1, [pc, #348]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dc38:	4313      	orrs	r3, r2
 800dc3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dc3c:	f7fa fa9a 	bl	8008174 <HAL_GetTick>
 800dc40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dc42:	e00a      	b.n	800dc5a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dc44:	f7fa fa96 	bl	8008174 <HAL_GetTick>
 800dc48:	4602      	mov	r2, r0
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	1ad3      	subs	r3, r2, r3
 800dc4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dc52:	4293      	cmp	r3, r2
 800dc54:	d901      	bls.n	800dc5a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800dc56:	2303      	movs	r3, #3
 800dc58:	e095      	b.n	800dd86 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dc5a:	4b4e      	ldr	r3, [pc, #312]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dc5c:	689b      	ldr	r3, [r3, #8]
 800dc5e:	f003 020c 	and.w	r2, r3, #12
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	685b      	ldr	r3, [r3, #4]
 800dc66:	009b      	lsls	r3, r3, #2
 800dc68:	429a      	cmp	r2, r3
 800dc6a:	d1eb      	bne.n	800dc44 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	f003 0302 	and.w	r3, r3, #2
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d023      	beq.n	800dcc0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	f003 0304 	and.w	r3, r3, #4
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d005      	beq.n	800dc90 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800dc84:	4b43      	ldr	r3, [pc, #268]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dc86:	689b      	ldr	r3, [r3, #8]
 800dc88:	4a42      	ldr	r2, [pc, #264]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dc8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800dc8e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	f003 0308 	and.w	r3, r3, #8
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d007      	beq.n	800dcac <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800dc9c:	4b3d      	ldr	r3, [pc, #244]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dc9e:	689b      	ldr	r3, [r3, #8]
 800dca0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800dca4:	4a3b      	ldr	r2, [pc, #236]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dca6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800dcaa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dcac:	4b39      	ldr	r3, [pc, #228]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dcae:	689b      	ldr	r3, [r3, #8]
 800dcb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	689b      	ldr	r3, [r3, #8]
 800dcb8:	4936      	ldr	r1, [pc, #216]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dcba:	4313      	orrs	r3, r2
 800dcbc:	608b      	str	r3, [r1, #8]
 800dcbe:	e008      	b.n	800dcd2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800dcc0:	697b      	ldr	r3, [r7, #20]
 800dcc2:	2b80      	cmp	r3, #128	@ 0x80
 800dcc4:	d105      	bne.n	800dcd2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800dcc6:	4b33      	ldr	r3, [pc, #204]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dcc8:	689b      	ldr	r3, [r3, #8]
 800dcca:	4a32      	ldr	r2, [pc, #200]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dccc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dcd0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800dcd2:	4b2f      	ldr	r3, [pc, #188]	@ (800dd90 <HAL_RCC_ClockConfig+0x260>)
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	f003 030f 	and.w	r3, r3, #15
 800dcda:	683a      	ldr	r2, [r7, #0]
 800dcdc:	429a      	cmp	r2, r3
 800dcde:	d21d      	bcs.n	800dd1c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dce0:	4b2b      	ldr	r3, [pc, #172]	@ (800dd90 <HAL_RCC_ClockConfig+0x260>)
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	f023 020f 	bic.w	r2, r3, #15
 800dce8:	4929      	ldr	r1, [pc, #164]	@ (800dd90 <HAL_RCC_ClockConfig+0x260>)
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	4313      	orrs	r3, r2
 800dcee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800dcf0:	f7fa fa40 	bl	8008174 <HAL_GetTick>
 800dcf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dcf6:	e00a      	b.n	800dd0e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dcf8:	f7fa fa3c 	bl	8008174 <HAL_GetTick>
 800dcfc:	4602      	mov	r2, r0
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	1ad3      	subs	r3, r2, r3
 800dd02:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dd06:	4293      	cmp	r3, r2
 800dd08:	d901      	bls.n	800dd0e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800dd0a:	2303      	movs	r3, #3
 800dd0c:	e03b      	b.n	800dd86 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dd0e:	4b20      	ldr	r3, [pc, #128]	@ (800dd90 <HAL_RCC_ClockConfig+0x260>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	f003 030f 	and.w	r3, r3, #15
 800dd16:	683a      	ldr	r2, [r7, #0]
 800dd18:	429a      	cmp	r2, r3
 800dd1a:	d1ed      	bne.n	800dcf8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	f003 0304 	and.w	r3, r3, #4
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d008      	beq.n	800dd3a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dd28:	4b1a      	ldr	r3, [pc, #104]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dd2a:	689b      	ldr	r3, [r3, #8]
 800dd2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	68db      	ldr	r3, [r3, #12]
 800dd34:	4917      	ldr	r1, [pc, #92]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dd36:	4313      	orrs	r3, r2
 800dd38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	f003 0308 	and.w	r3, r3, #8
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d009      	beq.n	800dd5a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800dd46:	4b13      	ldr	r3, [pc, #76]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dd48:	689b      	ldr	r3, [r3, #8]
 800dd4a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	691b      	ldr	r3, [r3, #16]
 800dd52:	00db      	lsls	r3, r3, #3
 800dd54:	490f      	ldr	r1, [pc, #60]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dd56:	4313      	orrs	r3, r2
 800dd58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800dd5a:	f000 f825 	bl	800dda8 <HAL_RCC_GetSysClockFreq>
 800dd5e:	4602      	mov	r2, r0
 800dd60:	4b0c      	ldr	r3, [pc, #48]	@ (800dd94 <HAL_RCC_ClockConfig+0x264>)
 800dd62:	689b      	ldr	r3, [r3, #8]
 800dd64:	091b      	lsrs	r3, r3, #4
 800dd66:	f003 030f 	and.w	r3, r3, #15
 800dd6a:	490c      	ldr	r1, [pc, #48]	@ (800dd9c <HAL_RCC_ClockConfig+0x26c>)
 800dd6c:	5ccb      	ldrb	r3, [r1, r3]
 800dd6e:	f003 031f 	and.w	r3, r3, #31
 800dd72:	fa22 f303 	lsr.w	r3, r2, r3
 800dd76:	4a0a      	ldr	r2, [pc, #40]	@ (800dda0 <HAL_RCC_ClockConfig+0x270>)
 800dd78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800dd7a:	4b0a      	ldr	r3, [pc, #40]	@ (800dda4 <HAL_RCC_ClockConfig+0x274>)
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	4618      	mov	r0, r3
 800dd80:	f7fa f9ac 	bl	80080dc <HAL_InitTick>
 800dd84:	4603      	mov	r3, r0
}
 800dd86:	4618      	mov	r0, r3
 800dd88:	3718      	adds	r7, #24
 800dd8a:	46bd      	mov	sp, r7
 800dd8c:	bd80      	pop	{r7, pc}
 800dd8e:	bf00      	nop
 800dd90:	40022000 	.word	0x40022000
 800dd94:	40021000 	.word	0x40021000
 800dd98:	04c4b400 	.word	0x04c4b400
 800dd9c:	0801c708 	.word	0x0801c708
 800dda0:	20000004 	.word	0x20000004
 800dda4:	2000000c 	.word	0x2000000c

0800dda8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dda8:	b480      	push	{r7}
 800ddaa:	b087      	sub	sp, #28
 800ddac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800ddae:	4b2c      	ldr	r3, [pc, #176]	@ (800de60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ddb0:	689b      	ldr	r3, [r3, #8]
 800ddb2:	f003 030c 	and.w	r3, r3, #12
 800ddb6:	2b04      	cmp	r3, #4
 800ddb8:	d102      	bne.n	800ddc0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ddba:	4b2a      	ldr	r3, [pc, #168]	@ (800de64 <HAL_RCC_GetSysClockFreq+0xbc>)
 800ddbc:	613b      	str	r3, [r7, #16]
 800ddbe:	e047      	b.n	800de50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800ddc0:	4b27      	ldr	r3, [pc, #156]	@ (800de60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ddc2:	689b      	ldr	r3, [r3, #8]
 800ddc4:	f003 030c 	and.w	r3, r3, #12
 800ddc8:	2b08      	cmp	r3, #8
 800ddca:	d102      	bne.n	800ddd2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ddcc:	4b26      	ldr	r3, [pc, #152]	@ (800de68 <HAL_RCC_GetSysClockFreq+0xc0>)
 800ddce:	613b      	str	r3, [r7, #16]
 800ddd0:	e03e      	b.n	800de50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800ddd2:	4b23      	ldr	r3, [pc, #140]	@ (800de60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ddd4:	689b      	ldr	r3, [r3, #8]
 800ddd6:	f003 030c 	and.w	r3, r3, #12
 800ddda:	2b0c      	cmp	r3, #12
 800dddc:	d136      	bne.n	800de4c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ddde:	4b20      	ldr	r3, [pc, #128]	@ (800de60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dde0:	68db      	ldr	r3, [r3, #12]
 800dde2:	f003 0303 	and.w	r3, r3, #3
 800dde6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800dde8:	4b1d      	ldr	r3, [pc, #116]	@ (800de60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ddea:	68db      	ldr	r3, [r3, #12]
 800ddec:	091b      	lsrs	r3, r3, #4
 800ddee:	f003 030f 	and.w	r3, r3, #15
 800ddf2:	3301      	adds	r3, #1
 800ddf4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	2b03      	cmp	r3, #3
 800ddfa:	d10c      	bne.n	800de16 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ddfc:	4a1a      	ldr	r2, [pc, #104]	@ (800de68 <HAL_RCC_GetSysClockFreq+0xc0>)
 800ddfe:	68bb      	ldr	r3, [r7, #8]
 800de00:	fbb2 f3f3 	udiv	r3, r2, r3
 800de04:	4a16      	ldr	r2, [pc, #88]	@ (800de60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de06:	68d2      	ldr	r2, [r2, #12]
 800de08:	0a12      	lsrs	r2, r2, #8
 800de0a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800de0e:	fb02 f303 	mul.w	r3, r2, r3
 800de12:	617b      	str	r3, [r7, #20]
      break;
 800de14:	e00c      	b.n	800de30 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800de16:	4a13      	ldr	r2, [pc, #76]	@ (800de64 <HAL_RCC_GetSysClockFreq+0xbc>)
 800de18:	68bb      	ldr	r3, [r7, #8]
 800de1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800de1e:	4a10      	ldr	r2, [pc, #64]	@ (800de60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de20:	68d2      	ldr	r2, [r2, #12]
 800de22:	0a12      	lsrs	r2, r2, #8
 800de24:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800de28:	fb02 f303 	mul.w	r3, r2, r3
 800de2c:	617b      	str	r3, [r7, #20]
      break;
 800de2e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800de30:	4b0b      	ldr	r3, [pc, #44]	@ (800de60 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de32:	68db      	ldr	r3, [r3, #12]
 800de34:	0e5b      	lsrs	r3, r3, #25
 800de36:	f003 0303 	and.w	r3, r3, #3
 800de3a:	3301      	adds	r3, #1
 800de3c:	005b      	lsls	r3, r3, #1
 800de3e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800de40:	697a      	ldr	r2, [r7, #20]
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	fbb2 f3f3 	udiv	r3, r2, r3
 800de48:	613b      	str	r3, [r7, #16]
 800de4a:	e001      	b.n	800de50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800de4c:	2300      	movs	r3, #0
 800de4e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800de50:	693b      	ldr	r3, [r7, #16]
}
 800de52:	4618      	mov	r0, r3
 800de54:	371c      	adds	r7, #28
 800de56:	46bd      	mov	sp, r7
 800de58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de5c:	4770      	bx	lr
 800de5e:	bf00      	nop
 800de60:	40021000 	.word	0x40021000
 800de64:	00f42400 	.word	0x00f42400
 800de68:	007a1200 	.word	0x007a1200

0800de6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800de6c:	b480      	push	{r7}
 800de6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800de70:	4b03      	ldr	r3, [pc, #12]	@ (800de80 <HAL_RCC_GetHCLKFreq+0x14>)
 800de72:	681b      	ldr	r3, [r3, #0]
}
 800de74:	4618      	mov	r0, r3
 800de76:	46bd      	mov	sp, r7
 800de78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de7c:	4770      	bx	lr
 800de7e:	bf00      	nop
 800de80:	20000004 	.word	0x20000004

0800de84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800de84:	b580      	push	{r7, lr}
 800de86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800de88:	f7ff fff0 	bl	800de6c <HAL_RCC_GetHCLKFreq>
 800de8c:	4602      	mov	r2, r0
 800de8e:	4b06      	ldr	r3, [pc, #24]	@ (800dea8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800de90:	689b      	ldr	r3, [r3, #8]
 800de92:	0a1b      	lsrs	r3, r3, #8
 800de94:	f003 0307 	and.w	r3, r3, #7
 800de98:	4904      	ldr	r1, [pc, #16]	@ (800deac <HAL_RCC_GetPCLK1Freq+0x28>)
 800de9a:	5ccb      	ldrb	r3, [r1, r3]
 800de9c:	f003 031f 	and.w	r3, r3, #31
 800dea0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dea4:	4618      	mov	r0, r3
 800dea6:	bd80      	pop	{r7, pc}
 800dea8:	40021000 	.word	0x40021000
 800deac:	0801c718 	.word	0x0801c718

0800deb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800deb4:	f7ff ffda 	bl	800de6c <HAL_RCC_GetHCLKFreq>
 800deb8:	4602      	mov	r2, r0
 800deba:	4b06      	ldr	r3, [pc, #24]	@ (800ded4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800debc:	689b      	ldr	r3, [r3, #8]
 800debe:	0adb      	lsrs	r3, r3, #11
 800dec0:	f003 0307 	and.w	r3, r3, #7
 800dec4:	4904      	ldr	r1, [pc, #16]	@ (800ded8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800dec6:	5ccb      	ldrb	r3, [r1, r3]
 800dec8:	f003 031f 	and.w	r3, r3, #31
 800decc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ded0:	4618      	mov	r0, r3
 800ded2:	bd80      	pop	{r7, pc}
 800ded4:	40021000 	.word	0x40021000
 800ded8:	0801c718 	.word	0x0801c718

0800dedc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800dedc:	b480      	push	{r7}
 800dede:	b087      	sub	sp, #28
 800dee0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800dee2:	4b1e      	ldr	r3, [pc, #120]	@ (800df5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dee4:	68db      	ldr	r3, [r3, #12]
 800dee6:	f003 0303 	and.w	r3, r3, #3
 800deea:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800deec:	4b1b      	ldr	r3, [pc, #108]	@ (800df5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800deee:	68db      	ldr	r3, [r3, #12]
 800def0:	091b      	lsrs	r3, r3, #4
 800def2:	f003 030f 	and.w	r3, r3, #15
 800def6:	3301      	adds	r3, #1
 800def8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800defa:	693b      	ldr	r3, [r7, #16]
 800defc:	2b03      	cmp	r3, #3
 800defe:	d10c      	bne.n	800df1a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800df00:	4a17      	ldr	r2, [pc, #92]	@ (800df60 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	fbb2 f3f3 	udiv	r3, r2, r3
 800df08:	4a14      	ldr	r2, [pc, #80]	@ (800df5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800df0a:	68d2      	ldr	r2, [r2, #12]
 800df0c:	0a12      	lsrs	r2, r2, #8
 800df0e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800df12:	fb02 f303 	mul.w	r3, r2, r3
 800df16:	617b      	str	r3, [r7, #20]
    break;
 800df18:	e00c      	b.n	800df34 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800df1a:	4a12      	ldr	r2, [pc, #72]	@ (800df64 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800df22:	4a0e      	ldr	r2, [pc, #56]	@ (800df5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800df24:	68d2      	ldr	r2, [r2, #12]
 800df26:	0a12      	lsrs	r2, r2, #8
 800df28:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800df2c:	fb02 f303 	mul.w	r3, r2, r3
 800df30:	617b      	str	r3, [r7, #20]
    break;
 800df32:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800df34:	4b09      	ldr	r3, [pc, #36]	@ (800df5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800df36:	68db      	ldr	r3, [r3, #12]
 800df38:	0e5b      	lsrs	r3, r3, #25
 800df3a:	f003 0303 	and.w	r3, r3, #3
 800df3e:	3301      	adds	r3, #1
 800df40:	005b      	lsls	r3, r3, #1
 800df42:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800df44:	697a      	ldr	r2, [r7, #20]
 800df46:	68bb      	ldr	r3, [r7, #8]
 800df48:	fbb2 f3f3 	udiv	r3, r2, r3
 800df4c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800df4e:	687b      	ldr	r3, [r7, #4]
}
 800df50:	4618      	mov	r0, r3
 800df52:	371c      	adds	r7, #28
 800df54:	46bd      	mov	sp, r7
 800df56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5a:	4770      	bx	lr
 800df5c:	40021000 	.word	0x40021000
 800df60:	007a1200 	.word	0x007a1200
 800df64:	00f42400 	.word	0x00f42400

0800df68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b086      	sub	sp, #24
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800df70:	2300      	movs	r3, #0
 800df72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800df74:	2300      	movs	r3, #0
 800df76:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800df80:	2b00      	cmp	r3, #0
 800df82:	f000 8098 	beq.w	800e0b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800df86:	2300      	movs	r3, #0
 800df88:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800df8a:	4b43      	ldr	r3, [pc, #268]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800df92:	2b00      	cmp	r3, #0
 800df94:	d10d      	bne.n	800dfb2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800df96:	4b40      	ldr	r3, [pc, #256]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df9a:	4a3f      	ldr	r2, [pc, #252]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dfa0:	6593      	str	r3, [r2, #88]	@ 0x58
 800dfa2:	4b3d      	ldr	r3, [pc, #244]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dfa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dfa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dfaa:	60bb      	str	r3, [r7, #8]
 800dfac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800dfae:	2301      	movs	r3, #1
 800dfb0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800dfb2:	4b3a      	ldr	r3, [pc, #232]	@ (800e09c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	4a39      	ldr	r2, [pc, #228]	@ (800e09c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800dfb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dfbc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800dfbe:	f7fa f8d9 	bl	8008174 <HAL_GetTick>
 800dfc2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800dfc4:	e009      	b.n	800dfda <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dfc6:	f7fa f8d5 	bl	8008174 <HAL_GetTick>
 800dfca:	4602      	mov	r2, r0
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	1ad3      	subs	r3, r2, r3
 800dfd0:	2b02      	cmp	r3, #2
 800dfd2:	d902      	bls.n	800dfda <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800dfd4:	2303      	movs	r3, #3
 800dfd6:	74fb      	strb	r3, [r7, #19]
        break;
 800dfd8:	e005      	b.n	800dfe6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800dfda:	4b30      	ldr	r3, [pc, #192]	@ (800e09c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d0ef      	beq.n	800dfc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800dfe6:	7cfb      	ldrb	r3, [r7, #19]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d159      	bne.n	800e0a0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800dfec:	4b2a      	ldr	r3, [pc, #168]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dfee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dff2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dff6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800dff8:	697b      	ldr	r3, [r7, #20]
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d01e      	beq.n	800e03c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e002:	697a      	ldr	r2, [r7, #20]
 800e004:	429a      	cmp	r2, r3
 800e006:	d019      	beq.n	800e03c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e008:	4b23      	ldr	r3, [pc, #140]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e00a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e00e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e012:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e014:	4b20      	ldr	r3, [pc, #128]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e01a:	4a1f      	ldr	r2, [pc, #124]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e01c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e020:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e024:	4b1c      	ldr	r3, [pc, #112]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e02a:	4a1b      	ldr	r2, [pc, #108]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e02c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e030:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e034:	4a18      	ldr	r2, [pc, #96]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e036:	697b      	ldr	r3, [r7, #20]
 800e038:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e03c:	697b      	ldr	r3, [r7, #20]
 800e03e:	f003 0301 	and.w	r3, r3, #1
 800e042:	2b00      	cmp	r3, #0
 800e044:	d016      	beq.n	800e074 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e046:	f7fa f895 	bl	8008174 <HAL_GetTick>
 800e04a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e04c:	e00b      	b.n	800e066 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e04e:	f7fa f891 	bl	8008174 <HAL_GetTick>
 800e052:	4602      	mov	r2, r0
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	1ad3      	subs	r3, r2, r3
 800e058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e05c:	4293      	cmp	r3, r2
 800e05e:	d902      	bls.n	800e066 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e060:	2303      	movs	r3, #3
 800e062:	74fb      	strb	r3, [r7, #19]
            break;
 800e064:	e006      	b.n	800e074 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e066:	4b0c      	ldr	r3, [pc, #48]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e068:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e06c:	f003 0302 	and.w	r3, r3, #2
 800e070:	2b00      	cmp	r3, #0
 800e072:	d0ec      	beq.n	800e04e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e074:	7cfb      	ldrb	r3, [r7, #19]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d10b      	bne.n	800e092 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e07a:	4b07      	ldr	r3, [pc, #28]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e07c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e080:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e088:	4903      	ldr	r1, [pc, #12]	@ (800e098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e08a:	4313      	orrs	r3, r2
 800e08c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e090:	e008      	b.n	800e0a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e092:	7cfb      	ldrb	r3, [r7, #19]
 800e094:	74bb      	strb	r3, [r7, #18]
 800e096:	e005      	b.n	800e0a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e098:	40021000 	.word	0x40021000
 800e09c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e0a0:	7cfb      	ldrb	r3, [r7, #19]
 800e0a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e0a4:	7c7b      	ldrb	r3, [r7, #17]
 800e0a6:	2b01      	cmp	r3, #1
 800e0a8:	d105      	bne.n	800e0b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e0aa:	4ba6      	ldr	r3, [pc, #664]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e0ae:	4aa5      	ldr	r2, [pc, #660]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e0b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	f003 0301 	and.w	r3, r3, #1
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d00a      	beq.n	800e0d8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e0c2:	4ba0      	ldr	r3, [pc, #640]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0c8:	f023 0203 	bic.w	r2, r3, #3
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	685b      	ldr	r3, [r3, #4]
 800e0d0:	499c      	ldr	r1, [pc, #624]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0d2:	4313      	orrs	r3, r2
 800e0d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	f003 0302 	and.w	r3, r3, #2
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d00a      	beq.n	800e0fa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e0e4:	4b97      	ldr	r3, [pc, #604]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0ea:	f023 020c 	bic.w	r2, r3, #12
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	689b      	ldr	r3, [r3, #8]
 800e0f2:	4994      	ldr	r1, [pc, #592]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e0f4:	4313      	orrs	r3, r2
 800e0f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	f003 0304 	and.w	r3, r3, #4
 800e102:	2b00      	cmp	r3, #0
 800e104:	d00a      	beq.n	800e11c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e106:	4b8f      	ldr	r3, [pc, #572]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e10c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	68db      	ldr	r3, [r3, #12]
 800e114:	498b      	ldr	r1, [pc, #556]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e116:	4313      	orrs	r3, r2
 800e118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	f003 0308 	and.w	r3, r3, #8
 800e124:	2b00      	cmp	r3, #0
 800e126:	d00a      	beq.n	800e13e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e128:	4b86      	ldr	r3, [pc, #536]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e12a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e12e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	691b      	ldr	r3, [r3, #16]
 800e136:	4983      	ldr	r1, [pc, #524]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e138:	4313      	orrs	r3, r2
 800e13a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	f003 0320 	and.w	r3, r3, #32
 800e146:	2b00      	cmp	r3, #0
 800e148:	d00a      	beq.n	800e160 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e14a:	4b7e      	ldr	r3, [pc, #504]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e14c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e150:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	695b      	ldr	r3, [r3, #20]
 800e158:	497a      	ldr	r1, [pc, #488]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e15a:	4313      	orrs	r3, r2
 800e15c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d00a      	beq.n	800e182 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e16c:	4b75      	ldr	r3, [pc, #468]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e16e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e172:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	699b      	ldr	r3, [r3, #24]
 800e17a:	4972      	ldr	r1, [pc, #456]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e17c:	4313      	orrs	r3, r2
 800e17e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d00a      	beq.n	800e1a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e18e:	4b6d      	ldr	r3, [pc, #436]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e194:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	69db      	ldr	r3, [r3, #28]
 800e19c:	4969      	ldr	r1, [pc, #420]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e19e:	4313      	orrs	r3, r2
 800e1a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d00a      	beq.n	800e1c6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e1b0:	4b64      	ldr	r3, [pc, #400]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1b6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	6a1b      	ldr	r3, [r3, #32]
 800e1be:	4961      	ldr	r1, [pc, #388]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1c0:	4313      	orrs	r3, r2
 800e1c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d00a      	beq.n	800e1e8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e1d2:	4b5c      	ldr	r3, [pc, #368]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1e0:	4958      	ldr	r1, [pc, #352]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1e2:	4313      	orrs	r3, r2
 800e1e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d015      	beq.n	800e220 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e1f4:	4b53      	ldr	r3, [pc, #332]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e202:	4950      	ldr	r1, [pc, #320]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e204:	4313      	orrs	r3, r2
 800e206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e20e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e212:	d105      	bne.n	800e220 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e214:	4b4b      	ldr	r3, [pc, #300]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e216:	68db      	ldr	r3, [r3, #12]
 800e218:	4a4a      	ldr	r2, [pc, #296]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e21a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e21e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d015      	beq.n	800e258 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e22c:	4b45      	ldr	r3, [pc, #276]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e22e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e232:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e23a:	4942      	ldr	r1, [pc, #264]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e23c:	4313      	orrs	r3, r2
 800e23e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e246:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e24a:	d105      	bne.n	800e258 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e24c:	4b3d      	ldr	r3, [pc, #244]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e24e:	68db      	ldr	r3, [r3, #12]
 800e250:	4a3c      	ldr	r2, [pc, #240]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e252:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e256:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e260:	2b00      	cmp	r3, #0
 800e262:	d015      	beq.n	800e290 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e264:	4b37      	ldr	r3, [pc, #220]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e26a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e272:	4934      	ldr	r1, [pc, #208]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e274:	4313      	orrs	r3, r2
 800e276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e27e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e282:	d105      	bne.n	800e290 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e284:	4b2f      	ldr	r3, [pc, #188]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e286:	68db      	ldr	r3, [r3, #12]
 800e288:	4a2e      	ldr	r2, [pc, #184]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e28a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e28e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d015      	beq.n	800e2c8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e29c:	4b29      	ldr	r3, [pc, #164]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e29e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e2aa:	4926      	ldr	r1, [pc, #152]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2ac:	4313      	orrs	r3, r2
 800e2ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e2b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e2ba:	d105      	bne.n	800e2c8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e2bc:	4b21      	ldr	r3, [pc, #132]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2be:	68db      	ldr	r3, [r3, #12]
 800e2c0:	4a20      	ldr	r2, [pc, #128]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e2c6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d015      	beq.n	800e300 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e2d4:	4b1b      	ldr	r3, [pc, #108]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2e2:	4918      	ldr	r1, [pc, #96]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2e4:	4313      	orrs	r3, r2
 800e2e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e2f2:	d105      	bne.n	800e300 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e2f4:	4b13      	ldr	r3, [pc, #76]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2f6:	68db      	ldr	r3, [r3, #12]
 800e2f8:	4a12      	ldr	r2, [pc, #72]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e2fe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d015      	beq.n	800e338 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e30c:	4b0d      	ldr	r3, [pc, #52]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e30e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e312:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e31a:	490a      	ldr	r1, [pc, #40]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e31c:	4313      	orrs	r3, r2
 800e31e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e326:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e32a:	d105      	bne.n	800e338 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e32c:	4b05      	ldr	r3, [pc, #20]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e32e:	68db      	ldr	r3, [r3, #12]
 800e330:	4a04      	ldr	r2, [pc, #16]	@ (800e344 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e332:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e336:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e338:	7cbb      	ldrb	r3, [r7, #18]
}
 800e33a:	4618      	mov	r0, r3
 800e33c:	3718      	adds	r7, #24
 800e33e:	46bd      	mov	sp, r7
 800e340:	bd80      	pop	{r7, pc}
 800e342:	bf00      	nop
 800e344:	40021000 	.word	0x40021000

0800e348 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e348:	b580      	push	{r7, lr}
 800e34a:	b084      	sub	sp, #16
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	2b00      	cmp	r3, #0
 800e354:	d101      	bne.n	800e35a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e356:	2301      	movs	r3, #1
 800e358:	e09d      	b.n	800e496 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d108      	bne.n	800e374 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	685b      	ldr	r3, [r3, #4]
 800e366:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e36a:	d009      	beq.n	800e380 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	2200      	movs	r2, #0
 800e370:	61da      	str	r2, [r3, #28]
 800e372:	e005      	b.n	800e380 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	2200      	movs	r2, #0
 800e378:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	2200      	movs	r2, #0
 800e37e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	2200      	movs	r2, #0
 800e384:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e38c:	b2db      	uxtb	r3, r3
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d106      	bne.n	800e3a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	2200      	movs	r2, #0
 800e396:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f7f6 fae8 	bl	8004970 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	2202      	movs	r2, #2
 800e3a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	681a      	ldr	r2, [r3, #0]
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e3b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	68db      	ldr	r3, [r3, #12]
 800e3bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e3c0:	d902      	bls.n	800e3c8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	60fb      	str	r3, [r7, #12]
 800e3c6:	e002      	b.n	800e3ce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e3c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e3cc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	68db      	ldr	r3, [r3, #12]
 800e3d2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800e3d6:	d007      	beq.n	800e3e8 <HAL_SPI_Init+0xa0>
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	68db      	ldr	r3, [r3, #12]
 800e3dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e3e0:	d002      	beq.n	800e3e8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	685b      	ldr	r3, [r3, #4]
 800e3ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	689b      	ldr	r3, [r3, #8]
 800e3f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e3f8:	431a      	orrs	r2, r3
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	691b      	ldr	r3, [r3, #16]
 800e3fe:	f003 0302 	and.w	r3, r3, #2
 800e402:	431a      	orrs	r2, r3
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	695b      	ldr	r3, [r3, #20]
 800e408:	f003 0301 	and.w	r3, r3, #1
 800e40c:	431a      	orrs	r2, r3
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	699b      	ldr	r3, [r3, #24]
 800e412:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e416:	431a      	orrs	r2, r3
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	69db      	ldr	r3, [r3, #28]
 800e41c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e420:	431a      	orrs	r2, r3
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	6a1b      	ldr	r3, [r3, #32]
 800e426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e42a:	ea42 0103 	orr.w	r1, r2, r3
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e432:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	430a      	orrs	r2, r1
 800e43c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	699b      	ldr	r3, [r3, #24]
 800e442:	0c1b      	lsrs	r3, r3, #16
 800e444:	f003 0204 	and.w	r2, r3, #4
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e44c:	f003 0310 	and.w	r3, r3, #16
 800e450:	431a      	orrs	r2, r3
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e456:	f003 0308 	and.w	r3, r3, #8
 800e45a:	431a      	orrs	r2, r3
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	68db      	ldr	r3, [r3, #12]
 800e460:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800e464:	ea42 0103 	orr.w	r1, r2, r3
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	430a      	orrs	r2, r1
 800e474:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	69da      	ldr	r2, [r3, #28]
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e484:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	2200      	movs	r2, #0
 800e48a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	2201      	movs	r2, #1
 800e490:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800e494:	2300      	movs	r3, #0
}
 800e496:	4618      	mov	r0, r3
 800e498:	3710      	adds	r7, #16
 800e49a:	46bd      	mov	sp, r7
 800e49c:	bd80      	pop	{r7, pc}

0800e49e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e49e:	b580      	push	{r7, lr}
 800e4a0:	b088      	sub	sp, #32
 800e4a2:	af00      	add	r7, sp, #0
 800e4a4:	60f8      	str	r0, [r7, #12]
 800e4a6:	60b9      	str	r1, [r7, #8]
 800e4a8:	603b      	str	r3, [r7, #0]
 800e4aa:	4613      	mov	r3, r2
 800e4ac:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e4ae:	f7f9 fe61 	bl	8008174 <HAL_GetTick>
 800e4b2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800e4b4:	88fb      	ldrh	r3, [r7, #6]
 800e4b6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e4be:	b2db      	uxtb	r3, r3
 800e4c0:	2b01      	cmp	r3, #1
 800e4c2:	d001      	beq.n	800e4c8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800e4c4:	2302      	movs	r3, #2
 800e4c6:	e15c      	b.n	800e782 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800e4c8:	68bb      	ldr	r3, [r7, #8]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d002      	beq.n	800e4d4 <HAL_SPI_Transmit+0x36>
 800e4ce:	88fb      	ldrh	r3, [r7, #6]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d101      	bne.n	800e4d8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800e4d4:	2301      	movs	r3, #1
 800e4d6:	e154      	b.n	800e782 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e4de:	2b01      	cmp	r3, #1
 800e4e0:	d101      	bne.n	800e4e6 <HAL_SPI_Transmit+0x48>
 800e4e2:	2302      	movs	r3, #2
 800e4e4:	e14d      	b.n	800e782 <HAL_SPI_Transmit+0x2e4>
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	2201      	movs	r2, #1
 800e4ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	2203      	movs	r2, #3
 800e4f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	68ba      	ldr	r2, [r7, #8]
 800e500:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	88fa      	ldrh	r2, [r7, #6]
 800e506:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	88fa      	ldrh	r2, [r7, #6]
 800e50c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	2200      	movs	r2, #0
 800e512:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	2200      	movs	r2, #0
 800e518:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	2200      	movs	r2, #0
 800e520:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	2200      	movs	r2, #0
 800e528:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	2200      	movs	r2, #0
 800e52e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	689b      	ldr	r3, [r3, #8]
 800e534:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e538:	d10f      	bne.n	800e55a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	681a      	ldr	r2, [r3, #0]
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e548:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	681a      	ldr	r2, [r3, #0]
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e558:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e564:	2b40      	cmp	r3, #64	@ 0x40
 800e566:	d007      	beq.n	800e578 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	681a      	ldr	r2, [r3, #0]
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e576:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	68db      	ldr	r3, [r3, #12]
 800e57c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e580:	d952      	bls.n	800e628 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	685b      	ldr	r3, [r3, #4]
 800e586:	2b00      	cmp	r3, #0
 800e588:	d002      	beq.n	800e590 <HAL_SPI_Transmit+0xf2>
 800e58a:	8b7b      	ldrh	r3, [r7, #26]
 800e58c:	2b01      	cmp	r3, #1
 800e58e:	d145      	bne.n	800e61c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e594:	881a      	ldrh	r2, [r3, #0]
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5a0:	1c9a      	adds	r2, r3, #2
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e5aa:	b29b      	uxth	r3, r3
 800e5ac:	3b01      	subs	r3, #1
 800e5ae:	b29a      	uxth	r2, r3
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e5b4:	e032      	b.n	800e61c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	689b      	ldr	r3, [r3, #8]
 800e5bc:	f003 0302 	and.w	r3, r3, #2
 800e5c0:	2b02      	cmp	r3, #2
 800e5c2:	d112      	bne.n	800e5ea <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5c8:	881a      	ldrh	r2, [r3, #0]
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5d4:	1c9a      	adds	r2, r3, #2
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e5de:	b29b      	uxth	r3, r3
 800e5e0:	3b01      	subs	r3, #1
 800e5e2:	b29a      	uxth	r2, r3
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e5e8:	e018      	b.n	800e61c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e5ea:	f7f9 fdc3 	bl	8008174 <HAL_GetTick>
 800e5ee:	4602      	mov	r2, r0
 800e5f0:	69fb      	ldr	r3, [r7, #28]
 800e5f2:	1ad3      	subs	r3, r2, r3
 800e5f4:	683a      	ldr	r2, [r7, #0]
 800e5f6:	429a      	cmp	r2, r3
 800e5f8:	d803      	bhi.n	800e602 <HAL_SPI_Transmit+0x164>
 800e5fa:	683b      	ldr	r3, [r7, #0]
 800e5fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e600:	d102      	bne.n	800e608 <HAL_SPI_Transmit+0x16a>
 800e602:	683b      	ldr	r3, [r7, #0]
 800e604:	2b00      	cmp	r3, #0
 800e606:	d109      	bne.n	800e61c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	2201      	movs	r2, #1
 800e60c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	2200      	movs	r2, #0
 800e614:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e618:	2303      	movs	r3, #3
 800e61a:	e0b2      	b.n	800e782 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e620:	b29b      	uxth	r3, r3
 800e622:	2b00      	cmp	r3, #0
 800e624:	d1c7      	bne.n	800e5b6 <HAL_SPI_Transmit+0x118>
 800e626:	e083      	b.n	800e730 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	685b      	ldr	r3, [r3, #4]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d002      	beq.n	800e636 <HAL_SPI_Transmit+0x198>
 800e630:	8b7b      	ldrh	r3, [r7, #26]
 800e632:	2b01      	cmp	r3, #1
 800e634:	d177      	bne.n	800e726 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e63a:	b29b      	uxth	r3, r3
 800e63c:	2b01      	cmp	r3, #1
 800e63e:	d912      	bls.n	800e666 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e644:	881a      	ldrh	r2, [r3, #0]
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e650:	1c9a      	adds	r2, r3, #2
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e65a:	b29b      	uxth	r3, r3
 800e65c:	3b02      	subs	r3, #2
 800e65e:	b29a      	uxth	r2, r3
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e664:	e05f      	b.n	800e726 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	330c      	adds	r3, #12
 800e670:	7812      	ldrb	r2, [r2, #0]
 800e672:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e678:	1c5a      	adds	r2, r3, #1
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e682:	b29b      	uxth	r3, r3
 800e684:	3b01      	subs	r3, #1
 800e686:	b29a      	uxth	r2, r3
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e68c:	e04b      	b.n	800e726 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	689b      	ldr	r3, [r3, #8]
 800e694:	f003 0302 	and.w	r3, r3, #2
 800e698:	2b02      	cmp	r3, #2
 800e69a:	d12b      	bne.n	800e6f4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e6a0:	b29b      	uxth	r3, r3
 800e6a2:	2b01      	cmp	r3, #1
 800e6a4:	d912      	bls.n	800e6cc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6aa:	881a      	ldrh	r2, [r3, #0]
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6b6:	1c9a      	adds	r2, r3, #2
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e6c0:	b29b      	uxth	r3, r3
 800e6c2:	3b02      	subs	r3, #2
 800e6c4:	b29a      	uxth	r2, r3
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e6ca:	e02c      	b.n	800e726 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	330c      	adds	r3, #12
 800e6d6:	7812      	ldrb	r2, [r2, #0]
 800e6d8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6de:	1c5a      	adds	r2, r3, #1
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e6e8:	b29b      	uxth	r3, r3
 800e6ea:	3b01      	subs	r3, #1
 800e6ec:	b29a      	uxth	r2, r3
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e6f2:	e018      	b.n	800e726 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e6f4:	f7f9 fd3e 	bl	8008174 <HAL_GetTick>
 800e6f8:	4602      	mov	r2, r0
 800e6fa:	69fb      	ldr	r3, [r7, #28]
 800e6fc:	1ad3      	subs	r3, r2, r3
 800e6fe:	683a      	ldr	r2, [r7, #0]
 800e700:	429a      	cmp	r2, r3
 800e702:	d803      	bhi.n	800e70c <HAL_SPI_Transmit+0x26e>
 800e704:	683b      	ldr	r3, [r7, #0]
 800e706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e70a:	d102      	bne.n	800e712 <HAL_SPI_Transmit+0x274>
 800e70c:	683b      	ldr	r3, [r7, #0]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d109      	bne.n	800e726 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	2201      	movs	r2, #1
 800e716:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	2200      	movs	r2, #0
 800e71e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e722:	2303      	movs	r3, #3
 800e724:	e02d      	b.n	800e782 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e72a:	b29b      	uxth	r3, r3
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d1ae      	bne.n	800e68e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e730:	69fa      	ldr	r2, [r7, #28]
 800e732:	6839      	ldr	r1, [r7, #0]
 800e734:	68f8      	ldr	r0, [r7, #12]
 800e736:	f000 fb65 	bl	800ee04 <SPI_EndRxTxTransaction>
 800e73a:	4603      	mov	r3, r0
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d002      	beq.n	800e746 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	2220      	movs	r2, #32
 800e744:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	689b      	ldr	r3, [r3, #8]
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d10a      	bne.n	800e764 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e74e:	2300      	movs	r3, #0
 800e750:	617b      	str	r3, [r7, #20]
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	68db      	ldr	r3, [r3, #12]
 800e758:	617b      	str	r3, [r7, #20]
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	689b      	ldr	r3, [r3, #8]
 800e760:	617b      	str	r3, [r7, #20]
 800e762:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	2201      	movs	r2, #1
 800e768:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	2200      	movs	r2, #0
 800e770:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d001      	beq.n	800e780 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800e77c:	2301      	movs	r3, #1
 800e77e:	e000      	b.n	800e782 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800e780:	2300      	movs	r3, #0
  }
}
 800e782:	4618      	mov	r0, r3
 800e784:	3720      	adds	r7, #32
 800e786:	46bd      	mov	sp, r7
 800e788:	bd80      	pop	{r7, pc}

0800e78a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e78a:	b580      	push	{r7, lr}
 800e78c:	b08a      	sub	sp, #40	@ 0x28
 800e78e:	af00      	add	r7, sp, #0
 800e790:	60f8      	str	r0, [r7, #12]
 800e792:	60b9      	str	r1, [r7, #8]
 800e794:	607a      	str	r2, [r7, #4]
 800e796:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e798:	2301      	movs	r3, #1
 800e79a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e79c:	f7f9 fcea 	bl	8008174 <HAL_GetTick>
 800e7a0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e7a8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	685b      	ldr	r3, [r3, #4]
 800e7ae:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800e7b0:	887b      	ldrh	r3, [r7, #2]
 800e7b2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800e7b4:	887b      	ldrh	r3, [r7, #2]
 800e7b6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e7b8:	7ffb      	ldrb	r3, [r7, #31]
 800e7ba:	2b01      	cmp	r3, #1
 800e7bc:	d00c      	beq.n	800e7d8 <HAL_SPI_TransmitReceive+0x4e>
 800e7be:	69bb      	ldr	r3, [r7, #24]
 800e7c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e7c4:	d106      	bne.n	800e7d4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	689b      	ldr	r3, [r3, #8]
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d102      	bne.n	800e7d4 <HAL_SPI_TransmitReceive+0x4a>
 800e7ce:	7ffb      	ldrb	r3, [r7, #31]
 800e7d0:	2b04      	cmp	r3, #4
 800e7d2:	d001      	beq.n	800e7d8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800e7d4:	2302      	movs	r3, #2
 800e7d6:	e1f3      	b.n	800ebc0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e7d8:	68bb      	ldr	r3, [r7, #8]
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d005      	beq.n	800e7ea <HAL_SPI_TransmitReceive+0x60>
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d002      	beq.n	800e7ea <HAL_SPI_TransmitReceive+0x60>
 800e7e4:	887b      	ldrh	r3, [r7, #2]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d101      	bne.n	800e7ee <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	e1e8      	b.n	800ebc0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e7f4:	2b01      	cmp	r3, #1
 800e7f6:	d101      	bne.n	800e7fc <HAL_SPI_TransmitReceive+0x72>
 800e7f8:	2302      	movs	r3, #2
 800e7fa:	e1e1      	b.n	800ebc0 <HAL_SPI_TransmitReceive+0x436>
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	2201      	movs	r2, #1
 800e800:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e80a:	b2db      	uxtb	r3, r3
 800e80c:	2b04      	cmp	r3, #4
 800e80e:	d003      	beq.n	800e818 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	2205      	movs	r2, #5
 800e814:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	2200      	movs	r2, #0
 800e81c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	687a      	ldr	r2, [r7, #4]
 800e822:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	887a      	ldrh	r2, [r7, #2]
 800e828:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	887a      	ldrh	r2, [r7, #2]
 800e830:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	68ba      	ldr	r2, [r7, #8]
 800e838:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	887a      	ldrh	r2, [r7, #2]
 800e83e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	887a      	ldrh	r2, [r7, #2]
 800e844:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	2200      	movs	r2, #0
 800e84a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	2200      	movs	r2, #0
 800e850:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	68db      	ldr	r3, [r3, #12]
 800e856:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e85a:	d802      	bhi.n	800e862 <HAL_SPI_TransmitReceive+0xd8>
 800e85c:	8abb      	ldrh	r3, [r7, #20]
 800e85e:	2b01      	cmp	r3, #1
 800e860:	d908      	bls.n	800e874 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	685a      	ldr	r2, [r3, #4]
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e870:	605a      	str	r2, [r3, #4]
 800e872:	e007      	b.n	800e884 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	685a      	ldr	r2, [r3, #4]
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e882:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e88e:	2b40      	cmp	r3, #64	@ 0x40
 800e890:	d007      	beq.n	800e8a2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	681a      	ldr	r2, [r3, #0]
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e8a0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	68db      	ldr	r3, [r3, #12]
 800e8a6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e8aa:	f240 8083 	bls.w	800e9b4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	685b      	ldr	r3, [r3, #4]
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d002      	beq.n	800e8bc <HAL_SPI_TransmitReceive+0x132>
 800e8b6:	8afb      	ldrh	r3, [r7, #22]
 800e8b8:	2b01      	cmp	r3, #1
 800e8ba:	d16f      	bne.n	800e99c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8c0:	881a      	ldrh	r2, [r3, #0]
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8cc:	1c9a      	adds	r2, r3, #2
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8d6:	b29b      	uxth	r3, r3
 800e8d8:	3b01      	subs	r3, #1
 800e8da:	b29a      	uxth	r2, r3
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e8e0:	e05c      	b.n	800e99c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	689b      	ldr	r3, [r3, #8]
 800e8e8:	f003 0302 	and.w	r3, r3, #2
 800e8ec:	2b02      	cmp	r3, #2
 800e8ee:	d11b      	bne.n	800e928 <HAL_SPI_TransmitReceive+0x19e>
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8f4:	b29b      	uxth	r3, r3
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d016      	beq.n	800e928 <HAL_SPI_TransmitReceive+0x19e>
 800e8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8fc:	2b01      	cmp	r3, #1
 800e8fe:	d113      	bne.n	800e928 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e904:	881a      	ldrh	r2, [r3, #0]
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e910:	1c9a      	adds	r2, r3, #2
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e91a:	b29b      	uxth	r3, r3
 800e91c:	3b01      	subs	r3, #1
 800e91e:	b29a      	uxth	r2, r3
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e924:	2300      	movs	r3, #0
 800e926:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	689b      	ldr	r3, [r3, #8]
 800e92e:	f003 0301 	and.w	r3, r3, #1
 800e932:	2b01      	cmp	r3, #1
 800e934:	d11c      	bne.n	800e970 <HAL_SPI_TransmitReceive+0x1e6>
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e93c:	b29b      	uxth	r3, r3
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d016      	beq.n	800e970 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	68da      	ldr	r2, [r3, #12]
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e94c:	b292      	uxth	r2, r2
 800e94e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e954:	1c9a      	adds	r2, r3, #2
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e960:	b29b      	uxth	r3, r3
 800e962:	3b01      	subs	r3, #1
 800e964:	b29a      	uxth	r2, r3
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e96c:	2301      	movs	r3, #1
 800e96e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e970:	f7f9 fc00 	bl	8008174 <HAL_GetTick>
 800e974:	4602      	mov	r2, r0
 800e976:	6a3b      	ldr	r3, [r7, #32]
 800e978:	1ad3      	subs	r3, r2, r3
 800e97a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e97c:	429a      	cmp	r2, r3
 800e97e:	d80d      	bhi.n	800e99c <HAL_SPI_TransmitReceive+0x212>
 800e980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e982:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e986:	d009      	beq.n	800e99c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	2201      	movs	r2, #1
 800e98c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	2200      	movs	r2, #0
 800e994:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e998:	2303      	movs	r3, #3
 800e99a:	e111      	b.n	800ebc0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e9a0:	b29b      	uxth	r3, r3
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d19d      	bne.n	800e8e2 <HAL_SPI_TransmitReceive+0x158>
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e9ac:	b29b      	uxth	r3, r3
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d197      	bne.n	800e8e2 <HAL_SPI_TransmitReceive+0x158>
 800e9b2:	e0e5      	b.n	800eb80 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	685b      	ldr	r3, [r3, #4]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d003      	beq.n	800e9c4 <HAL_SPI_TransmitReceive+0x23a>
 800e9bc:	8afb      	ldrh	r3, [r7, #22]
 800e9be:	2b01      	cmp	r3, #1
 800e9c0:	f040 80d1 	bne.w	800eb66 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e9c8:	b29b      	uxth	r3, r3
 800e9ca:	2b01      	cmp	r3, #1
 800e9cc:	d912      	bls.n	800e9f4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9d2:	881a      	ldrh	r2, [r3, #0]
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9de:	1c9a      	adds	r2, r3, #2
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e9e8:	b29b      	uxth	r3, r3
 800e9ea:	3b02      	subs	r3, #2
 800e9ec:	b29a      	uxth	r2, r3
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e9f2:	e0b8      	b.n	800eb66 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e9f4:	68fb      	ldr	r3, [r7, #12]
 800e9f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	330c      	adds	r3, #12
 800e9fe:	7812      	ldrb	r2, [r2, #0]
 800ea00:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea06:	1c5a      	adds	r2, r3, #1
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea10:	b29b      	uxth	r3, r3
 800ea12:	3b01      	subs	r3, #1
 800ea14:	b29a      	uxth	r2, r3
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ea1a:	e0a4      	b.n	800eb66 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	689b      	ldr	r3, [r3, #8]
 800ea22:	f003 0302 	and.w	r3, r3, #2
 800ea26:	2b02      	cmp	r3, #2
 800ea28:	d134      	bne.n	800ea94 <HAL_SPI_TransmitReceive+0x30a>
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea2e:	b29b      	uxth	r3, r3
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d02f      	beq.n	800ea94 <HAL_SPI_TransmitReceive+0x30a>
 800ea34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea36:	2b01      	cmp	r3, #1
 800ea38:	d12c      	bne.n	800ea94 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea3e:	b29b      	uxth	r3, r3
 800ea40:	2b01      	cmp	r3, #1
 800ea42:	d912      	bls.n	800ea6a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea48:	881a      	ldrh	r2, [r3, #0]
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea54:	1c9a      	adds	r2, r3, #2
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea5e:	b29b      	uxth	r3, r3
 800ea60:	3b02      	subs	r3, #2
 800ea62:	b29a      	uxth	r2, r3
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ea68:	e012      	b.n	800ea90 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	330c      	adds	r3, #12
 800ea74:	7812      	ldrb	r2, [r2, #0]
 800ea76:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea7c:	1c5a      	adds	r2, r3, #1
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea86:	b29b      	uxth	r3, r3
 800ea88:	3b01      	subs	r3, #1
 800ea8a:	b29a      	uxth	r2, r3
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ea90:	2300      	movs	r3, #0
 800ea92:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	689b      	ldr	r3, [r3, #8]
 800ea9a:	f003 0301 	and.w	r3, r3, #1
 800ea9e:	2b01      	cmp	r3, #1
 800eaa0:	d148      	bne.n	800eb34 <HAL_SPI_TransmitReceive+0x3aa>
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eaa8:	b29b      	uxth	r3, r3
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d042      	beq.n	800eb34 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eab4:	b29b      	uxth	r3, r3
 800eab6:	2b01      	cmp	r3, #1
 800eab8:	d923      	bls.n	800eb02 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	68da      	ldr	r2, [r3, #12]
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eac4:	b292      	uxth	r2, r2
 800eac6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eacc:	1c9a      	adds	r2, r3, #2
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ead8:	b29b      	uxth	r3, r3
 800eada:	3b02      	subs	r3, #2
 800eadc:	b29a      	uxth	r2, r3
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eaea:	b29b      	uxth	r3, r3
 800eaec:	2b01      	cmp	r3, #1
 800eaee:	d81f      	bhi.n	800eb30 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	685a      	ldr	r2, [r3, #4]
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800eafe:	605a      	str	r2, [r3, #4]
 800eb00:	e016      	b.n	800eb30 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	f103 020c 	add.w	r2, r3, #12
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb0e:	7812      	ldrb	r2, [r2, #0]
 800eb10:	b2d2      	uxtb	r2, r2
 800eb12:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb18:	1c5a      	adds	r2, r3, #1
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eb24:	b29b      	uxth	r3, r3
 800eb26:	3b01      	subs	r3, #1
 800eb28:	b29a      	uxth	r2, r3
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800eb30:	2301      	movs	r3, #1
 800eb32:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800eb34:	f7f9 fb1e 	bl	8008174 <HAL_GetTick>
 800eb38:	4602      	mov	r2, r0
 800eb3a:	6a3b      	ldr	r3, [r7, #32]
 800eb3c:	1ad3      	subs	r3, r2, r3
 800eb3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb40:	429a      	cmp	r2, r3
 800eb42:	d803      	bhi.n	800eb4c <HAL_SPI_TransmitReceive+0x3c2>
 800eb44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb4a:	d102      	bne.n	800eb52 <HAL_SPI_TransmitReceive+0x3c8>
 800eb4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d109      	bne.n	800eb66 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	2201      	movs	r2, #1
 800eb56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800eb62:	2303      	movs	r3, #3
 800eb64:	e02c      	b.n	800ebc0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb6a:	b29b      	uxth	r3, r3
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	f47f af55 	bne.w	800ea1c <HAL_SPI_TransmitReceive+0x292>
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eb78:	b29b      	uxth	r3, r3
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	f47f af4e 	bne.w	800ea1c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800eb80:	6a3a      	ldr	r2, [r7, #32]
 800eb82:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800eb84:	68f8      	ldr	r0, [r7, #12]
 800eb86:	f000 f93d 	bl	800ee04 <SPI_EndRxTxTransaction>
 800eb8a:	4603      	mov	r3, r0
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d008      	beq.n	800eba2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	2220      	movs	r2, #32
 800eb94:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	2200      	movs	r2, #0
 800eb9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800eb9e:	2301      	movs	r3, #1
 800eba0:	e00e      	b.n	800ebc0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	2201      	movs	r2, #1
 800eba6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	2200      	movs	r2, #0
 800ebae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d001      	beq.n	800ebbe <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800ebba:	2301      	movs	r3, #1
 800ebbc:	e000      	b.n	800ebc0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800ebbe:	2300      	movs	r3, #0
  }
}
 800ebc0:	4618      	mov	r0, r3
 800ebc2:	3728      	adds	r7, #40	@ 0x28
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	bd80      	pop	{r7, pc}

0800ebc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b088      	sub	sp, #32
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	60f8      	str	r0, [r7, #12]
 800ebd0:	60b9      	str	r1, [r7, #8]
 800ebd2:	603b      	str	r3, [r7, #0]
 800ebd4:	4613      	mov	r3, r2
 800ebd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ebd8:	f7f9 facc 	bl	8008174 <HAL_GetTick>
 800ebdc:	4602      	mov	r2, r0
 800ebde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebe0:	1a9b      	subs	r3, r3, r2
 800ebe2:	683a      	ldr	r2, [r7, #0]
 800ebe4:	4413      	add	r3, r2
 800ebe6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ebe8:	f7f9 fac4 	bl	8008174 <HAL_GetTick>
 800ebec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ebee:	4b39      	ldr	r3, [pc, #228]	@ (800ecd4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	015b      	lsls	r3, r3, #5
 800ebf4:	0d1b      	lsrs	r3, r3, #20
 800ebf6:	69fa      	ldr	r2, [r7, #28]
 800ebf8:	fb02 f303 	mul.w	r3, r2, r3
 800ebfc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ebfe:	e054      	b.n	800ecaa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ec00:	683b      	ldr	r3, [r7, #0]
 800ec02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec06:	d050      	beq.n	800ecaa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ec08:	f7f9 fab4 	bl	8008174 <HAL_GetTick>
 800ec0c:	4602      	mov	r2, r0
 800ec0e:	69bb      	ldr	r3, [r7, #24]
 800ec10:	1ad3      	subs	r3, r2, r3
 800ec12:	69fa      	ldr	r2, [r7, #28]
 800ec14:	429a      	cmp	r2, r3
 800ec16:	d902      	bls.n	800ec1e <SPI_WaitFlagStateUntilTimeout+0x56>
 800ec18:	69fb      	ldr	r3, [r7, #28]
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d13d      	bne.n	800ec9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	685a      	ldr	r2, [r3, #4]
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ec2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	685b      	ldr	r3, [r3, #4]
 800ec32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ec36:	d111      	bne.n	800ec5c <SPI_WaitFlagStateUntilTimeout+0x94>
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	689b      	ldr	r3, [r3, #8]
 800ec3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ec40:	d004      	beq.n	800ec4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	689b      	ldr	r3, [r3, #8]
 800ec46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ec4a:	d107      	bne.n	800ec5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	681a      	ldr	r2, [r3, #0]
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ec5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ec64:	d10f      	bne.n	800ec86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	681a      	ldr	r2, [r3, #0]
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ec74:	601a      	str	r2, [r3, #0]
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	681a      	ldr	r2, [r3, #0]
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ec84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	2201      	movs	r2, #1
 800ec8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	2200      	movs	r2, #0
 800ec92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ec96:	2303      	movs	r3, #3
 800ec98:	e017      	b.n	800ecca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ec9a:	697b      	ldr	r3, [r7, #20]
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d101      	bne.n	800eca4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800eca0:	2300      	movs	r3, #0
 800eca2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800eca4:	697b      	ldr	r3, [r7, #20]
 800eca6:	3b01      	subs	r3, #1
 800eca8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	681b      	ldr	r3, [r3, #0]
 800ecae:	689a      	ldr	r2, [r3, #8]
 800ecb0:	68bb      	ldr	r3, [r7, #8]
 800ecb2:	4013      	ands	r3, r2
 800ecb4:	68ba      	ldr	r2, [r7, #8]
 800ecb6:	429a      	cmp	r2, r3
 800ecb8:	bf0c      	ite	eq
 800ecba:	2301      	moveq	r3, #1
 800ecbc:	2300      	movne	r3, #0
 800ecbe:	b2db      	uxtb	r3, r3
 800ecc0:	461a      	mov	r2, r3
 800ecc2:	79fb      	ldrb	r3, [r7, #7]
 800ecc4:	429a      	cmp	r2, r3
 800ecc6:	d19b      	bne.n	800ec00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ecc8:	2300      	movs	r3, #0
}
 800ecca:	4618      	mov	r0, r3
 800eccc:	3720      	adds	r7, #32
 800ecce:	46bd      	mov	sp, r7
 800ecd0:	bd80      	pop	{r7, pc}
 800ecd2:	bf00      	nop
 800ecd4:	20000004 	.word	0x20000004

0800ecd8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b08a      	sub	sp, #40	@ 0x28
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	60f8      	str	r0, [r7, #12]
 800ece0:	60b9      	str	r1, [r7, #8]
 800ece2:	607a      	str	r2, [r7, #4]
 800ece4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ece6:	2300      	movs	r3, #0
 800ece8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800ecea:	f7f9 fa43 	bl	8008174 <HAL_GetTick>
 800ecee:	4602      	mov	r2, r0
 800ecf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecf2:	1a9b      	subs	r3, r3, r2
 800ecf4:	683a      	ldr	r2, [r7, #0]
 800ecf6:	4413      	add	r3, r2
 800ecf8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ecfa:	f7f9 fa3b 	bl	8008174 <HAL_GetTick>
 800ecfe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	330c      	adds	r3, #12
 800ed06:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ed08:	4b3d      	ldr	r3, [pc, #244]	@ (800ee00 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ed0a:	681a      	ldr	r2, [r3, #0]
 800ed0c:	4613      	mov	r3, r2
 800ed0e:	009b      	lsls	r3, r3, #2
 800ed10:	4413      	add	r3, r2
 800ed12:	00da      	lsls	r2, r3, #3
 800ed14:	1ad3      	subs	r3, r2, r3
 800ed16:	0d1b      	lsrs	r3, r3, #20
 800ed18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed1a:	fb02 f303 	mul.w	r3, r2, r3
 800ed1e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ed20:	e060      	b.n	800ede4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ed22:	68bb      	ldr	r3, [r7, #8]
 800ed24:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ed28:	d107      	bne.n	800ed3a <SPI_WaitFifoStateUntilTimeout+0x62>
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d104      	bne.n	800ed3a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ed30:	69fb      	ldr	r3, [r7, #28]
 800ed32:	781b      	ldrb	r3, [r3, #0]
 800ed34:	b2db      	uxtb	r3, r3
 800ed36:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ed38:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed40:	d050      	beq.n	800ede4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ed42:	f7f9 fa17 	bl	8008174 <HAL_GetTick>
 800ed46:	4602      	mov	r2, r0
 800ed48:	6a3b      	ldr	r3, [r7, #32]
 800ed4a:	1ad3      	subs	r3, r2, r3
 800ed4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed4e:	429a      	cmp	r2, r3
 800ed50:	d902      	bls.n	800ed58 <SPI_WaitFifoStateUntilTimeout+0x80>
 800ed52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d13d      	bne.n	800edd4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	685a      	ldr	r2, [r3, #4]
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ed66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	685b      	ldr	r3, [r3, #4]
 800ed6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ed70:	d111      	bne.n	800ed96 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	689b      	ldr	r3, [r3, #8]
 800ed76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ed7a:	d004      	beq.n	800ed86 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	689b      	ldr	r3, [r3, #8]
 800ed80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ed84:	d107      	bne.n	800ed96 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	681a      	ldr	r2, [r3, #0]
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ed94:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ed9e:	d10f      	bne.n	800edc0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	681a      	ldr	r2, [r3, #0]
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800edae:	601a      	str	r2, [r3, #0]
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	681a      	ldr	r2, [r3, #0]
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800edbe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	2201      	movs	r2, #1
 800edc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	2200      	movs	r2, #0
 800edcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800edd0:	2303      	movs	r3, #3
 800edd2:	e010      	b.n	800edf6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800edd4:	69bb      	ldr	r3, [r7, #24]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d101      	bne.n	800edde <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800edda:	2300      	movs	r3, #0
 800eddc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800edde:	69bb      	ldr	r3, [r7, #24]
 800ede0:	3b01      	subs	r3, #1
 800ede2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	689a      	ldr	r2, [r3, #8]
 800edea:	68bb      	ldr	r3, [r7, #8]
 800edec:	4013      	ands	r3, r2
 800edee:	687a      	ldr	r2, [r7, #4]
 800edf0:	429a      	cmp	r2, r3
 800edf2:	d196      	bne.n	800ed22 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800edf4:	2300      	movs	r3, #0
}
 800edf6:	4618      	mov	r0, r3
 800edf8:	3728      	adds	r7, #40	@ 0x28
 800edfa:	46bd      	mov	sp, r7
 800edfc:	bd80      	pop	{r7, pc}
 800edfe:	bf00      	nop
 800ee00:	20000004 	.word	0x20000004

0800ee04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ee04:	b580      	push	{r7, lr}
 800ee06:	b086      	sub	sp, #24
 800ee08:	af02      	add	r7, sp, #8
 800ee0a:	60f8      	str	r0, [r7, #12]
 800ee0c:	60b9      	str	r1, [r7, #8]
 800ee0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	9300      	str	r3, [sp, #0]
 800ee14:	68bb      	ldr	r3, [r7, #8]
 800ee16:	2200      	movs	r2, #0
 800ee18:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ee1c:	68f8      	ldr	r0, [r7, #12]
 800ee1e:	f7ff ff5b 	bl	800ecd8 <SPI_WaitFifoStateUntilTimeout>
 800ee22:	4603      	mov	r3, r0
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d007      	beq.n	800ee38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ee2c:	f043 0220 	orr.w	r2, r3, #32
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ee34:	2303      	movs	r3, #3
 800ee36:	e027      	b.n	800ee88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	9300      	str	r3, [sp, #0]
 800ee3c:	68bb      	ldr	r3, [r7, #8]
 800ee3e:	2200      	movs	r2, #0
 800ee40:	2180      	movs	r1, #128	@ 0x80
 800ee42:	68f8      	ldr	r0, [r7, #12]
 800ee44:	f7ff fec0 	bl	800ebc8 <SPI_WaitFlagStateUntilTimeout>
 800ee48:	4603      	mov	r3, r0
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d007      	beq.n	800ee5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ee52:	f043 0220 	orr.w	r2, r3, #32
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ee5a:	2303      	movs	r3, #3
 800ee5c:	e014      	b.n	800ee88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	9300      	str	r3, [sp, #0]
 800ee62:	68bb      	ldr	r3, [r7, #8]
 800ee64:	2200      	movs	r2, #0
 800ee66:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ee6a:	68f8      	ldr	r0, [r7, #12]
 800ee6c:	f7ff ff34 	bl	800ecd8 <SPI_WaitFifoStateUntilTimeout>
 800ee70:	4603      	mov	r3, r0
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d007      	beq.n	800ee86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ee7a:	f043 0220 	orr.w	r2, r3, #32
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ee82:	2303      	movs	r3, #3
 800ee84:	e000      	b.n	800ee88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800ee86:	2300      	movs	r3, #0
}
 800ee88:	4618      	mov	r0, r3
 800ee8a:	3710      	adds	r7, #16
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	bd80      	pop	{r7, pc}

0800ee90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b082      	sub	sp, #8
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d101      	bne.n	800eea2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ee9e:	2301      	movs	r3, #1
 800eea0:	e042      	b.n	800ef28 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d106      	bne.n	800eeba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	2200      	movs	r2, #0
 800eeb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800eeb4:	6878      	ldr	r0, [r7, #4]
 800eeb6:	f7f5 fdbb 	bl	8004a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	2224      	movs	r2, #36	@ 0x24
 800eebe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	681a      	ldr	r2, [r3, #0]
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	f022 0201 	bic.w	r2, r2, #1
 800eed0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d002      	beq.n	800eee0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800eeda:	6878      	ldr	r0, [r7, #4]
 800eedc:	f000 fede 	bl	800fc9c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eee0:	6878      	ldr	r0, [r7, #4]
 800eee2:	f000 fc0f 	bl	800f704 <UART_SetConfig>
 800eee6:	4603      	mov	r3, r0
 800eee8:	2b01      	cmp	r3, #1
 800eeea:	d101      	bne.n	800eef0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800eeec:	2301      	movs	r3, #1
 800eeee:	e01b      	b.n	800ef28 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	685a      	ldr	r2, [r3, #4]
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800eefe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	689a      	ldr	r2, [r3, #8]
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ef0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	681a      	ldr	r2, [r3, #0]
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	f042 0201 	orr.w	r2, r2, #1
 800ef1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ef20:	6878      	ldr	r0, [r7, #4]
 800ef22:	f000 ff5d 	bl	800fde0 <UART_CheckIdleState>
 800ef26:	4603      	mov	r3, r0
}
 800ef28:	4618      	mov	r0, r3
 800ef2a:	3708      	adds	r7, #8
 800ef2c:	46bd      	mov	sp, r7
 800ef2e:	bd80      	pop	{r7, pc}

0800ef30 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b08a      	sub	sp, #40	@ 0x28
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	60f8      	str	r0, [r7, #12]
 800ef38:	60b9      	str	r1, [r7, #8]
 800ef3a:	4613      	mov	r3, r2
 800ef3c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef44:	2b20      	cmp	r3, #32
 800ef46:	d167      	bne.n	800f018 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800ef48:	68bb      	ldr	r3, [r7, #8]
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d002      	beq.n	800ef54 <HAL_UART_Transmit_DMA+0x24>
 800ef4e:	88fb      	ldrh	r3, [r7, #6]
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d101      	bne.n	800ef58 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800ef54:	2301      	movs	r3, #1
 800ef56:	e060      	b.n	800f01a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	68ba      	ldr	r2, [r7, #8]
 800ef5c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	88fa      	ldrh	r2, [r7, #6]
 800ef62:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	88fa      	ldrh	r2, [r7, #6]
 800ef6a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	2200      	movs	r2, #0
 800ef72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	2221      	movs	r2, #33	@ 0x21
 800ef7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d028      	beq.n	800efd8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ef8a:	4a26      	ldr	r2, [pc, #152]	@ (800f024 <HAL_UART_Transmit_DMA+0xf4>)
 800ef8c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ef92:	4a25      	ldr	r2, [pc, #148]	@ (800f028 <HAL_UART_Transmit_DMA+0xf8>)
 800ef94:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ef9a:	4a24      	ldr	r2, [pc, #144]	@ (800f02c <HAL_UART_Transmit_DMA+0xfc>)
 800ef9c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800efa2:	2200      	movs	r2, #0
 800efa4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800efae:	4619      	mov	r1, r3
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	3328      	adds	r3, #40	@ 0x28
 800efb6:	461a      	mov	r2, r3
 800efb8:	88fb      	ldrh	r3, [r7, #6]
 800efba:	f7fb f967 	bl	800a28c <HAL_DMA_Start_IT>
 800efbe:	4603      	mov	r3, r0
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d009      	beq.n	800efd8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	2210      	movs	r2, #16
 800efc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	2220      	movs	r2, #32
 800efd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800efd4:	2301      	movs	r3, #1
 800efd6:	e020      	b.n	800f01a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	2240      	movs	r2, #64	@ 0x40
 800efde:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	3308      	adds	r3, #8
 800efe6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efe8:	697b      	ldr	r3, [r7, #20]
 800efea:	e853 3f00 	ldrex	r3, [r3]
 800efee:	613b      	str	r3, [r7, #16]
   return(result);
 800eff0:	693b      	ldr	r3, [r7, #16]
 800eff2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eff6:	627b      	str	r3, [r7, #36]	@ 0x24
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	3308      	adds	r3, #8
 800effe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f000:	623a      	str	r2, [r7, #32]
 800f002:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f004:	69f9      	ldr	r1, [r7, #28]
 800f006:	6a3a      	ldr	r2, [r7, #32]
 800f008:	e841 2300 	strex	r3, r2, [r1]
 800f00c:	61bb      	str	r3, [r7, #24]
   return(result);
 800f00e:	69bb      	ldr	r3, [r7, #24]
 800f010:	2b00      	cmp	r3, #0
 800f012:	d1e5      	bne.n	800efe0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800f014:	2300      	movs	r3, #0
 800f016:	e000      	b.n	800f01a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800f018:	2302      	movs	r3, #2
  }
}
 800f01a:	4618      	mov	r0, r3
 800f01c:	3728      	adds	r7, #40	@ 0x28
 800f01e:	46bd      	mov	sp, r7
 800f020:	bd80      	pop	{r7, pc}
 800f022:	bf00      	nop
 800f024:	080102ab 	.word	0x080102ab
 800f028:	08010345 	.word	0x08010345
 800f02c:	080104cb 	.word	0x080104cb

0800f030 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f030:	b580      	push	{r7, lr}
 800f032:	b0ba      	sub	sp, #232	@ 0xe8
 800f034:	af00      	add	r7, sp, #0
 800f036:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	69db      	ldr	r3, [r3, #28]
 800f03e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	689b      	ldr	r3, [r3, #8]
 800f052:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f056:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f05a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f05e:	4013      	ands	r3, r2
 800f060:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f064:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d11b      	bne.n	800f0a4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f06c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f070:	f003 0320 	and.w	r3, r3, #32
 800f074:	2b00      	cmp	r3, #0
 800f076:	d015      	beq.n	800f0a4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f07c:	f003 0320 	and.w	r3, r3, #32
 800f080:	2b00      	cmp	r3, #0
 800f082:	d105      	bne.n	800f090 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f084:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f088:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d009      	beq.n	800f0a4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f094:	2b00      	cmp	r3, #0
 800f096:	f000 8300 	beq.w	800f69a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f09e:	6878      	ldr	r0, [r7, #4]
 800f0a0:	4798      	blx	r3
      }
      return;
 800f0a2:	e2fa      	b.n	800f69a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f0a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	f000 8123 	beq.w	800f2f4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f0ae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f0b2:	4b8d      	ldr	r3, [pc, #564]	@ (800f2e8 <HAL_UART_IRQHandler+0x2b8>)
 800f0b4:	4013      	ands	r3, r2
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d106      	bne.n	800f0c8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f0ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f0be:	4b8b      	ldr	r3, [pc, #556]	@ (800f2ec <HAL_UART_IRQHandler+0x2bc>)
 800f0c0:	4013      	ands	r3, r2
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	f000 8116 	beq.w	800f2f4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f0c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0cc:	f003 0301 	and.w	r3, r3, #1
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d011      	beq.n	800f0f8 <HAL_UART_IRQHandler+0xc8>
 800f0d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f0d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d00b      	beq.n	800f0f8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	2201      	movs	r2, #1
 800f0e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f0ee:	f043 0201 	orr.w	r2, r3, #1
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f0f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0fc:	f003 0302 	and.w	r3, r3, #2
 800f100:	2b00      	cmp	r3, #0
 800f102:	d011      	beq.n	800f128 <HAL_UART_IRQHandler+0xf8>
 800f104:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f108:	f003 0301 	and.w	r3, r3, #1
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d00b      	beq.n	800f128 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	2202      	movs	r2, #2
 800f116:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f11e:	f043 0204 	orr.w	r2, r3, #4
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f12c:	f003 0304 	and.w	r3, r3, #4
 800f130:	2b00      	cmp	r3, #0
 800f132:	d011      	beq.n	800f158 <HAL_UART_IRQHandler+0x128>
 800f134:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f138:	f003 0301 	and.w	r3, r3, #1
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d00b      	beq.n	800f158 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	2204      	movs	r2, #4
 800f146:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f14e:	f043 0202 	orr.w	r2, r3, #2
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f15c:	f003 0308 	and.w	r3, r3, #8
 800f160:	2b00      	cmp	r3, #0
 800f162:	d017      	beq.n	800f194 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f168:	f003 0320 	and.w	r3, r3, #32
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d105      	bne.n	800f17c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f170:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f174:	4b5c      	ldr	r3, [pc, #368]	@ (800f2e8 <HAL_UART_IRQHandler+0x2b8>)
 800f176:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d00b      	beq.n	800f194 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	2208      	movs	r2, #8
 800f182:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f18a:	f043 0208 	orr.w	r2, r3, #8
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f198:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d012      	beq.n	800f1c6 <HAL_UART_IRQHandler+0x196>
 800f1a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f1a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d00c      	beq.n	800f1c6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f1b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f1bc:	f043 0220 	orr.w	r2, r3, #32
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	f000 8266 	beq.w	800f69e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f1d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f1d6:	f003 0320 	and.w	r3, r3, #32
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d013      	beq.n	800f206 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f1de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f1e2:	f003 0320 	and.w	r3, r3, #32
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d105      	bne.n	800f1f6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f1ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f1ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d007      	beq.n	800f206 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d003      	beq.n	800f206 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f202:	6878      	ldr	r0, [r7, #4]
 800f204:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f20c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	689b      	ldr	r3, [r3, #8]
 800f216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f21a:	2b40      	cmp	r3, #64	@ 0x40
 800f21c:	d005      	beq.n	800f22a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f21e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f222:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f226:	2b00      	cmp	r3, #0
 800f228:	d054      	beq.n	800f2d4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f22a:	6878      	ldr	r0, [r7, #4]
 800f22c:	f000 ffd7 	bl	80101de <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	689b      	ldr	r3, [r3, #8]
 800f236:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f23a:	2b40      	cmp	r3, #64	@ 0x40
 800f23c:	d146      	bne.n	800f2cc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	3308      	adds	r3, #8
 800f244:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f248:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f24c:	e853 3f00 	ldrex	r3, [r3]
 800f250:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f254:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f258:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f25c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	3308      	adds	r3, #8
 800f266:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f26a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f26e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f272:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f276:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f27a:	e841 2300 	strex	r3, r2, [r1]
 800f27e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f282:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f286:	2b00      	cmp	r3, #0
 800f288:	d1d9      	bne.n	800f23e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f290:	2b00      	cmp	r3, #0
 800f292:	d017      	beq.n	800f2c4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f29a:	4a15      	ldr	r2, [pc, #84]	@ (800f2f0 <HAL_UART_IRQHandler+0x2c0>)
 800f29c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	f7fb f8c5 	bl	800a434 <HAL_DMA_Abort_IT>
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d019      	beq.n	800f2e4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f2b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2b8:	687a      	ldr	r2, [r7, #4]
 800f2ba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f2be:	4610      	mov	r0, r2
 800f2c0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2c2:	e00f      	b.n	800f2e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f2c4:	6878      	ldr	r0, [r7, #4]
 800f2c6:	f7f7 fff1 	bl	80072ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2ca:	e00b      	b.n	800f2e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f2cc:	6878      	ldr	r0, [r7, #4]
 800f2ce:	f7f7 ffed 	bl	80072ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2d2:	e007      	b.n	800f2e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f2d4:	6878      	ldr	r0, [r7, #4]
 800f2d6:	f7f7 ffe9 	bl	80072ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	2200      	movs	r2, #0
 800f2de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f2e2:	e1dc      	b.n	800f69e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2e4:	bf00      	nop
    return;
 800f2e6:	e1da      	b.n	800f69e <HAL_UART_IRQHandler+0x66e>
 800f2e8:	10000001 	.word	0x10000001
 800f2ec:	04000120 	.word	0x04000120
 800f2f0:	0801054b 	.word	0x0801054b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f2f8:	2b01      	cmp	r3, #1
 800f2fa:	f040 8170 	bne.w	800f5de <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f2fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f302:	f003 0310 	and.w	r3, r3, #16
 800f306:	2b00      	cmp	r3, #0
 800f308:	f000 8169 	beq.w	800f5de <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f30c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f310:	f003 0310 	and.w	r3, r3, #16
 800f314:	2b00      	cmp	r3, #0
 800f316:	f000 8162 	beq.w	800f5de <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	2210      	movs	r2, #16
 800f320:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	689b      	ldr	r3, [r3, #8]
 800f328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f32c:	2b40      	cmp	r3, #64	@ 0x40
 800f32e:	f040 80d8 	bne.w	800f4e2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	685b      	ldr	r3, [r3, #4]
 800f33c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f340:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f344:	2b00      	cmp	r3, #0
 800f346:	f000 80af 	beq.w	800f4a8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f350:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f354:	429a      	cmp	r2, r3
 800f356:	f080 80a7 	bcs.w	800f4a8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f360:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	f003 0320 	and.w	r3, r3, #32
 800f372:	2b00      	cmp	r3, #0
 800f374:	f040 8087 	bne.w	800f486 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f380:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f384:	e853 3f00 	ldrex	r3, [r3]
 800f388:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f38c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f390:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f394:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	461a      	mov	r2, r3
 800f39e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f3a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f3a6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f3ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f3b2:	e841 2300 	strex	r3, r2, [r1]
 800f3b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f3ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d1da      	bne.n	800f378 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	3308      	adds	r3, #8
 800f3c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f3cc:	e853 3f00 	ldrex	r3, [r3]
 800f3d0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f3d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f3d4:	f023 0301 	bic.w	r3, r3, #1
 800f3d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	3308      	adds	r3, #8
 800f3e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f3e6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f3ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3ec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f3ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f3f2:	e841 2300 	strex	r3, r2, [r1]
 800f3f6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f3f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d1e1      	bne.n	800f3c2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	3308      	adds	r3, #8
 800f404:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f406:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f408:	e853 3f00 	ldrex	r3, [r3]
 800f40c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f40e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f410:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f414:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	3308      	adds	r3, #8
 800f41e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f422:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f424:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f426:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f428:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f42a:	e841 2300 	strex	r3, r2, [r1]
 800f42e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f430:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f432:	2b00      	cmp	r3, #0
 800f434:	d1e3      	bne.n	800f3fe <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	2220      	movs	r2, #32
 800f43a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	2200      	movs	r2, #0
 800f442:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f44a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f44c:	e853 3f00 	ldrex	r3, [r3]
 800f450:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f452:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f454:	f023 0310 	bic.w	r3, r3, #16
 800f458:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	461a      	mov	r2, r3
 800f462:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f466:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f468:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f46a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f46c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f46e:	e841 2300 	strex	r3, r2, [r1]
 800f472:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f474:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f476:	2b00      	cmp	r3, #0
 800f478:	d1e4      	bne.n	800f444 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f480:	4618      	mov	r0, r3
 800f482:	f7fa ff7e 	bl	800a382 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	2202      	movs	r2, #2
 800f48a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f498:	b29b      	uxth	r3, r3
 800f49a:	1ad3      	subs	r3, r2, r3
 800f49c:	b29b      	uxth	r3, r3
 800f49e:	4619      	mov	r1, r3
 800f4a0:	6878      	ldr	r0, [r7, #4]
 800f4a2:	f7f7 fdaf 	bl	8007004 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f4a6:	e0fc      	b.n	800f6a2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f4ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f4b2:	429a      	cmp	r2, r3
 800f4b4:	f040 80f5 	bne.w	800f6a2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	f003 0320 	and.w	r3, r3, #32
 800f4c6:	2b20      	cmp	r3, #32
 800f4c8:	f040 80eb 	bne.w	800f6a2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	2202      	movs	r2, #2
 800f4d0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f4d8:	4619      	mov	r1, r3
 800f4da:	6878      	ldr	r0, [r7, #4]
 800f4dc:	f7f7 fd92 	bl	8007004 <HAL_UARTEx_RxEventCallback>
      return;
 800f4e0:	e0df      	b.n	800f6a2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f4ee:	b29b      	uxth	r3, r3
 800f4f0:	1ad3      	subs	r3, r2, r3
 800f4f2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f4fc:	b29b      	uxth	r3, r3
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	f000 80d1 	beq.w	800f6a6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800f504:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f508:	2b00      	cmp	r3, #0
 800f50a:	f000 80cc 	beq.w	800f6a6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f516:	e853 3f00 	ldrex	r3, [r3]
 800f51a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f51c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f51e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f522:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	461a      	mov	r2, r3
 800f52c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f530:	647b      	str	r3, [r7, #68]	@ 0x44
 800f532:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f534:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f536:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f538:	e841 2300 	strex	r3, r2, [r1]
 800f53c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f53e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f540:	2b00      	cmp	r3, #0
 800f542:	d1e4      	bne.n	800f50e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	3308      	adds	r3, #8
 800f54a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f54c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f54e:	e853 3f00 	ldrex	r3, [r3]
 800f552:	623b      	str	r3, [r7, #32]
   return(result);
 800f554:	6a3b      	ldr	r3, [r7, #32]
 800f556:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f55a:	f023 0301 	bic.w	r3, r3, #1
 800f55e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	3308      	adds	r3, #8
 800f568:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f56c:	633a      	str	r2, [r7, #48]	@ 0x30
 800f56e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f570:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f572:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f574:	e841 2300 	strex	r3, r2, [r1]
 800f578:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f57a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d1e1      	bne.n	800f544 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	2220      	movs	r2, #32
 800f584:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	2200      	movs	r2, #0
 800f58c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2200      	movs	r2, #0
 800f592:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f59a:	693b      	ldr	r3, [r7, #16]
 800f59c:	e853 3f00 	ldrex	r3, [r3]
 800f5a0:	60fb      	str	r3, [r7, #12]
   return(result);
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	f023 0310 	bic.w	r3, r3, #16
 800f5a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	461a      	mov	r2, r3
 800f5b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f5b6:	61fb      	str	r3, [r7, #28]
 800f5b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5ba:	69b9      	ldr	r1, [r7, #24]
 800f5bc:	69fa      	ldr	r2, [r7, #28]
 800f5be:	e841 2300 	strex	r3, r2, [r1]
 800f5c2:	617b      	str	r3, [r7, #20]
   return(result);
 800f5c4:	697b      	ldr	r3, [r7, #20]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d1e4      	bne.n	800f594 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	2202      	movs	r2, #2
 800f5ce:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f5d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f5d4:	4619      	mov	r1, r3
 800f5d6:	6878      	ldr	r0, [r7, #4]
 800f5d8:	f7f7 fd14 	bl	8007004 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f5dc:	e063      	b.n	800f6a6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f5de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d00e      	beq.n	800f608 <HAL_UART_IRQHandler+0x5d8>
 800f5ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f5ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d008      	beq.n	800f608 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f5fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f600:	6878      	ldr	r0, [r7, #4]
 800f602:	f000 ffdf 	bl	80105c4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f606:	e051      	b.n	800f6ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f60c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f610:	2b00      	cmp	r3, #0
 800f612:	d014      	beq.n	800f63e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f618:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d105      	bne.n	800f62c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f620:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f624:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d008      	beq.n	800f63e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f630:	2b00      	cmp	r3, #0
 800f632:	d03a      	beq.n	800f6aa <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f638:	6878      	ldr	r0, [r7, #4]
 800f63a:	4798      	blx	r3
    }
    return;
 800f63c:	e035      	b.n	800f6aa <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f63e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f646:	2b00      	cmp	r3, #0
 800f648:	d009      	beq.n	800f65e <HAL_UART_IRQHandler+0x62e>
 800f64a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f64e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f652:	2b00      	cmp	r3, #0
 800f654:	d003      	beq.n	800f65e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800f656:	6878      	ldr	r0, [r7, #4]
 800f658:	f000 ff89 	bl	801056e <UART_EndTransmit_IT>
    return;
 800f65c:	e026      	b.n	800f6ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f65e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f662:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f666:	2b00      	cmp	r3, #0
 800f668:	d009      	beq.n	800f67e <HAL_UART_IRQHandler+0x64e>
 800f66a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f66e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f672:	2b00      	cmp	r3, #0
 800f674:	d003      	beq.n	800f67e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f676:	6878      	ldr	r0, [r7, #4]
 800f678:	f000 ffb8 	bl	80105ec <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f67c:	e016      	b.n	800f6ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f67e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f682:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f686:	2b00      	cmp	r3, #0
 800f688:	d010      	beq.n	800f6ac <HAL_UART_IRQHandler+0x67c>
 800f68a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f68e:	2b00      	cmp	r3, #0
 800f690:	da0c      	bge.n	800f6ac <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f692:	6878      	ldr	r0, [r7, #4]
 800f694:	f000 ffa0 	bl	80105d8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f698:	e008      	b.n	800f6ac <HAL_UART_IRQHandler+0x67c>
      return;
 800f69a:	bf00      	nop
 800f69c:	e006      	b.n	800f6ac <HAL_UART_IRQHandler+0x67c>
    return;
 800f69e:	bf00      	nop
 800f6a0:	e004      	b.n	800f6ac <HAL_UART_IRQHandler+0x67c>
      return;
 800f6a2:	bf00      	nop
 800f6a4:	e002      	b.n	800f6ac <HAL_UART_IRQHandler+0x67c>
      return;
 800f6a6:	bf00      	nop
 800f6a8:	e000      	b.n	800f6ac <HAL_UART_IRQHandler+0x67c>
    return;
 800f6aa:	bf00      	nop
  }
}
 800f6ac:	37e8      	adds	r7, #232	@ 0xe8
 800f6ae:	46bd      	mov	sp, r7
 800f6b0:	bd80      	pop	{r7, pc}
 800f6b2:	bf00      	nop

0800f6b4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f6b4:	b480      	push	{r7}
 800f6b6:	b083      	sub	sp, #12
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f6bc:	bf00      	nop
 800f6be:	370c      	adds	r7, #12
 800f6c0:	46bd      	mov	sp, r7
 800f6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c6:	4770      	bx	lr

0800f6c8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f6c8:	b480      	push	{r7}
 800f6ca:	b083      	sub	sp, #12
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f6d0:	bf00      	nop
 800f6d2:	370c      	adds	r7, #12
 800f6d4:	46bd      	mov	sp, r7
 800f6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6da:	4770      	bx	lr

0800f6dc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f6dc:	b480      	push	{r7}
 800f6de:	b083      	sub	sp, #12
 800f6e0:	af00      	add	r7, sp, #0
 800f6e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800f6e4:	bf00      	nop
 800f6e6:	370c      	adds	r7, #12
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ee:	4770      	bx	lr

0800f6f0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f6f0:	b480      	push	{r7}
 800f6f2:	b083      	sub	sp, #12
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f6f8:	bf00      	nop
 800f6fa:	370c      	adds	r7, #12
 800f6fc:	46bd      	mov	sp, r7
 800f6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f702:	4770      	bx	lr

0800f704 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f704:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f708:	b08c      	sub	sp, #48	@ 0x30
 800f70a:	af00      	add	r7, sp, #0
 800f70c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f70e:	2300      	movs	r3, #0
 800f710:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f714:	697b      	ldr	r3, [r7, #20]
 800f716:	689a      	ldr	r2, [r3, #8]
 800f718:	697b      	ldr	r3, [r7, #20]
 800f71a:	691b      	ldr	r3, [r3, #16]
 800f71c:	431a      	orrs	r2, r3
 800f71e:	697b      	ldr	r3, [r7, #20]
 800f720:	695b      	ldr	r3, [r3, #20]
 800f722:	431a      	orrs	r2, r3
 800f724:	697b      	ldr	r3, [r7, #20]
 800f726:	69db      	ldr	r3, [r3, #28]
 800f728:	4313      	orrs	r3, r2
 800f72a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f72c:	697b      	ldr	r3, [r7, #20]
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	681a      	ldr	r2, [r3, #0]
 800f732:	4bab      	ldr	r3, [pc, #684]	@ (800f9e0 <UART_SetConfig+0x2dc>)
 800f734:	4013      	ands	r3, r2
 800f736:	697a      	ldr	r2, [r7, #20]
 800f738:	6812      	ldr	r2, [r2, #0]
 800f73a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f73c:	430b      	orrs	r3, r1
 800f73e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f740:	697b      	ldr	r3, [r7, #20]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	685b      	ldr	r3, [r3, #4]
 800f746:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f74a:	697b      	ldr	r3, [r7, #20]
 800f74c:	68da      	ldr	r2, [r3, #12]
 800f74e:	697b      	ldr	r3, [r7, #20]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	430a      	orrs	r2, r1
 800f754:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f756:	697b      	ldr	r3, [r7, #20]
 800f758:	699b      	ldr	r3, [r3, #24]
 800f75a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f75c:	697b      	ldr	r3, [r7, #20]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	4aa0      	ldr	r2, [pc, #640]	@ (800f9e4 <UART_SetConfig+0x2e0>)
 800f762:	4293      	cmp	r3, r2
 800f764:	d004      	beq.n	800f770 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f766:	697b      	ldr	r3, [r7, #20]
 800f768:	6a1b      	ldr	r3, [r3, #32]
 800f76a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f76c:	4313      	orrs	r3, r2
 800f76e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f770:	697b      	ldr	r3, [r7, #20]
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	689b      	ldr	r3, [r3, #8]
 800f776:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f77a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f77e:	697a      	ldr	r2, [r7, #20]
 800f780:	6812      	ldr	r2, [r2, #0]
 800f782:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f784:	430b      	orrs	r3, r1
 800f786:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f788:	697b      	ldr	r3, [r7, #20]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f78e:	f023 010f 	bic.w	r1, r3, #15
 800f792:	697b      	ldr	r3, [r7, #20]
 800f794:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f796:	697b      	ldr	r3, [r7, #20]
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	430a      	orrs	r2, r1
 800f79c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f79e:	697b      	ldr	r3, [r7, #20]
 800f7a0:	681b      	ldr	r3, [r3, #0]
 800f7a2:	4a91      	ldr	r2, [pc, #580]	@ (800f9e8 <UART_SetConfig+0x2e4>)
 800f7a4:	4293      	cmp	r3, r2
 800f7a6:	d125      	bne.n	800f7f4 <UART_SetConfig+0xf0>
 800f7a8:	4b90      	ldr	r3, [pc, #576]	@ (800f9ec <UART_SetConfig+0x2e8>)
 800f7aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f7ae:	f003 0303 	and.w	r3, r3, #3
 800f7b2:	2b03      	cmp	r3, #3
 800f7b4:	d81a      	bhi.n	800f7ec <UART_SetConfig+0xe8>
 800f7b6:	a201      	add	r2, pc, #4	@ (adr r2, 800f7bc <UART_SetConfig+0xb8>)
 800f7b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7bc:	0800f7cd 	.word	0x0800f7cd
 800f7c0:	0800f7dd 	.word	0x0800f7dd
 800f7c4:	0800f7d5 	.word	0x0800f7d5
 800f7c8:	0800f7e5 	.word	0x0800f7e5
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f7d2:	e0d6      	b.n	800f982 <UART_SetConfig+0x27e>
 800f7d4:	2302      	movs	r3, #2
 800f7d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f7da:	e0d2      	b.n	800f982 <UART_SetConfig+0x27e>
 800f7dc:	2304      	movs	r3, #4
 800f7de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f7e2:	e0ce      	b.n	800f982 <UART_SetConfig+0x27e>
 800f7e4:	2308      	movs	r3, #8
 800f7e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f7ea:	e0ca      	b.n	800f982 <UART_SetConfig+0x27e>
 800f7ec:	2310      	movs	r3, #16
 800f7ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f7f2:	e0c6      	b.n	800f982 <UART_SetConfig+0x27e>
 800f7f4:	697b      	ldr	r3, [r7, #20]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	4a7d      	ldr	r2, [pc, #500]	@ (800f9f0 <UART_SetConfig+0x2ec>)
 800f7fa:	4293      	cmp	r3, r2
 800f7fc:	d138      	bne.n	800f870 <UART_SetConfig+0x16c>
 800f7fe:	4b7b      	ldr	r3, [pc, #492]	@ (800f9ec <UART_SetConfig+0x2e8>)
 800f800:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f804:	f003 030c 	and.w	r3, r3, #12
 800f808:	2b0c      	cmp	r3, #12
 800f80a:	d82d      	bhi.n	800f868 <UART_SetConfig+0x164>
 800f80c:	a201      	add	r2, pc, #4	@ (adr r2, 800f814 <UART_SetConfig+0x110>)
 800f80e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f812:	bf00      	nop
 800f814:	0800f849 	.word	0x0800f849
 800f818:	0800f869 	.word	0x0800f869
 800f81c:	0800f869 	.word	0x0800f869
 800f820:	0800f869 	.word	0x0800f869
 800f824:	0800f859 	.word	0x0800f859
 800f828:	0800f869 	.word	0x0800f869
 800f82c:	0800f869 	.word	0x0800f869
 800f830:	0800f869 	.word	0x0800f869
 800f834:	0800f851 	.word	0x0800f851
 800f838:	0800f869 	.word	0x0800f869
 800f83c:	0800f869 	.word	0x0800f869
 800f840:	0800f869 	.word	0x0800f869
 800f844:	0800f861 	.word	0x0800f861
 800f848:	2300      	movs	r3, #0
 800f84a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f84e:	e098      	b.n	800f982 <UART_SetConfig+0x27e>
 800f850:	2302      	movs	r3, #2
 800f852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f856:	e094      	b.n	800f982 <UART_SetConfig+0x27e>
 800f858:	2304      	movs	r3, #4
 800f85a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f85e:	e090      	b.n	800f982 <UART_SetConfig+0x27e>
 800f860:	2308      	movs	r3, #8
 800f862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f866:	e08c      	b.n	800f982 <UART_SetConfig+0x27e>
 800f868:	2310      	movs	r3, #16
 800f86a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f86e:	e088      	b.n	800f982 <UART_SetConfig+0x27e>
 800f870:	697b      	ldr	r3, [r7, #20]
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	4a5f      	ldr	r2, [pc, #380]	@ (800f9f4 <UART_SetConfig+0x2f0>)
 800f876:	4293      	cmp	r3, r2
 800f878:	d125      	bne.n	800f8c6 <UART_SetConfig+0x1c2>
 800f87a:	4b5c      	ldr	r3, [pc, #368]	@ (800f9ec <UART_SetConfig+0x2e8>)
 800f87c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f880:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f884:	2b30      	cmp	r3, #48	@ 0x30
 800f886:	d016      	beq.n	800f8b6 <UART_SetConfig+0x1b2>
 800f888:	2b30      	cmp	r3, #48	@ 0x30
 800f88a:	d818      	bhi.n	800f8be <UART_SetConfig+0x1ba>
 800f88c:	2b20      	cmp	r3, #32
 800f88e:	d00a      	beq.n	800f8a6 <UART_SetConfig+0x1a2>
 800f890:	2b20      	cmp	r3, #32
 800f892:	d814      	bhi.n	800f8be <UART_SetConfig+0x1ba>
 800f894:	2b00      	cmp	r3, #0
 800f896:	d002      	beq.n	800f89e <UART_SetConfig+0x19a>
 800f898:	2b10      	cmp	r3, #16
 800f89a:	d008      	beq.n	800f8ae <UART_SetConfig+0x1aa>
 800f89c:	e00f      	b.n	800f8be <UART_SetConfig+0x1ba>
 800f89e:	2300      	movs	r3, #0
 800f8a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8a4:	e06d      	b.n	800f982 <UART_SetConfig+0x27e>
 800f8a6:	2302      	movs	r3, #2
 800f8a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8ac:	e069      	b.n	800f982 <UART_SetConfig+0x27e>
 800f8ae:	2304      	movs	r3, #4
 800f8b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8b4:	e065      	b.n	800f982 <UART_SetConfig+0x27e>
 800f8b6:	2308      	movs	r3, #8
 800f8b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8bc:	e061      	b.n	800f982 <UART_SetConfig+0x27e>
 800f8be:	2310      	movs	r3, #16
 800f8c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8c4:	e05d      	b.n	800f982 <UART_SetConfig+0x27e>
 800f8c6:	697b      	ldr	r3, [r7, #20]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	4a4b      	ldr	r2, [pc, #300]	@ (800f9f8 <UART_SetConfig+0x2f4>)
 800f8cc:	4293      	cmp	r3, r2
 800f8ce:	d125      	bne.n	800f91c <UART_SetConfig+0x218>
 800f8d0:	4b46      	ldr	r3, [pc, #280]	@ (800f9ec <UART_SetConfig+0x2e8>)
 800f8d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f8d6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f8da:	2bc0      	cmp	r3, #192	@ 0xc0
 800f8dc:	d016      	beq.n	800f90c <UART_SetConfig+0x208>
 800f8de:	2bc0      	cmp	r3, #192	@ 0xc0
 800f8e0:	d818      	bhi.n	800f914 <UART_SetConfig+0x210>
 800f8e2:	2b80      	cmp	r3, #128	@ 0x80
 800f8e4:	d00a      	beq.n	800f8fc <UART_SetConfig+0x1f8>
 800f8e6:	2b80      	cmp	r3, #128	@ 0x80
 800f8e8:	d814      	bhi.n	800f914 <UART_SetConfig+0x210>
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d002      	beq.n	800f8f4 <UART_SetConfig+0x1f0>
 800f8ee:	2b40      	cmp	r3, #64	@ 0x40
 800f8f0:	d008      	beq.n	800f904 <UART_SetConfig+0x200>
 800f8f2:	e00f      	b.n	800f914 <UART_SetConfig+0x210>
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8fa:	e042      	b.n	800f982 <UART_SetConfig+0x27e>
 800f8fc:	2302      	movs	r3, #2
 800f8fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f902:	e03e      	b.n	800f982 <UART_SetConfig+0x27e>
 800f904:	2304      	movs	r3, #4
 800f906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f90a:	e03a      	b.n	800f982 <UART_SetConfig+0x27e>
 800f90c:	2308      	movs	r3, #8
 800f90e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f912:	e036      	b.n	800f982 <UART_SetConfig+0x27e>
 800f914:	2310      	movs	r3, #16
 800f916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f91a:	e032      	b.n	800f982 <UART_SetConfig+0x27e>
 800f91c:	697b      	ldr	r3, [r7, #20]
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	4a30      	ldr	r2, [pc, #192]	@ (800f9e4 <UART_SetConfig+0x2e0>)
 800f922:	4293      	cmp	r3, r2
 800f924:	d12a      	bne.n	800f97c <UART_SetConfig+0x278>
 800f926:	4b31      	ldr	r3, [pc, #196]	@ (800f9ec <UART_SetConfig+0x2e8>)
 800f928:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f92c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f930:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f934:	d01a      	beq.n	800f96c <UART_SetConfig+0x268>
 800f936:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f93a:	d81b      	bhi.n	800f974 <UART_SetConfig+0x270>
 800f93c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f940:	d00c      	beq.n	800f95c <UART_SetConfig+0x258>
 800f942:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f946:	d815      	bhi.n	800f974 <UART_SetConfig+0x270>
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d003      	beq.n	800f954 <UART_SetConfig+0x250>
 800f94c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f950:	d008      	beq.n	800f964 <UART_SetConfig+0x260>
 800f952:	e00f      	b.n	800f974 <UART_SetConfig+0x270>
 800f954:	2300      	movs	r3, #0
 800f956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f95a:	e012      	b.n	800f982 <UART_SetConfig+0x27e>
 800f95c:	2302      	movs	r3, #2
 800f95e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f962:	e00e      	b.n	800f982 <UART_SetConfig+0x27e>
 800f964:	2304      	movs	r3, #4
 800f966:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f96a:	e00a      	b.n	800f982 <UART_SetConfig+0x27e>
 800f96c:	2308      	movs	r3, #8
 800f96e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f972:	e006      	b.n	800f982 <UART_SetConfig+0x27e>
 800f974:	2310      	movs	r3, #16
 800f976:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f97a:	e002      	b.n	800f982 <UART_SetConfig+0x27e>
 800f97c:	2310      	movs	r3, #16
 800f97e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f982:	697b      	ldr	r3, [r7, #20]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	4a17      	ldr	r2, [pc, #92]	@ (800f9e4 <UART_SetConfig+0x2e0>)
 800f988:	4293      	cmp	r3, r2
 800f98a:	f040 80a8 	bne.w	800fade <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f98e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f992:	2b08      	cmp	r3, #8
 800f994:	d834      	bhi.n	800fa00 <UART_SetConfig+0x2fc>
 800f996:	a201      	add	r2, pc, #4	@ (adr r2, 800f99c <UART_SetConfig+0x298>)
 800f998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f99c:	0800f9c1 	.word	0x0800f9c1
 800f9a0:	0800fa01 	.word	0x0800fa01
 800f9a4:	0800f9c9 	.word	0x0800f9c9
 800f9a8:	0800fa01 	.word	0x0800fa01
 800f9ac:	0800f9cf 	.word	0x0800f9cf
 800f9b0:	0800fa01 	.word	0x0800fa01
 800f9b4:	0800fa01 	.word	0x0800fa01
 800f9b8:	0800fa01 	.word	0x0800fa01
 800f9bc:	0800f9d7 	.word	0x0800f9d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f9c0:	f7fe fa60 	bl	800de84 <HAL_RCC_GetPCLK1Freq>
 800f9c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f9c6:	e021      	b.n	800fa0c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f9c8:	4b0c      	ldr	r3, [pc, #48]	@ (800f9fc <UART_SetConfig+0x2f8>)
 800f9ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f9cc:	e01e      	b.n	800fa0c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f9ce:	f7fe f9eb 	bl	800dda8 <HAL_RCC_GetSysClockFreq>
 800f9d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f9d4:	e01a      	b.n	800fa0c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f9d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f9da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f9dc:	e016      	b.n	800fa0c <UART_SetConfig+0x308>
 800f9de:	bf00      	nop
 800f9e0:	cfff69f3 	.word	0xcfff69f3
 800f9e4:	40008000 	.word	0x40008000
 800f9e8:	40013800 	.word	0x40013800
 800f9ec:	40021000 	.word	0x40021000
 800f9f0:	40004400 	.word	0x40004400
 800f9f4:	40004800 	.word	0x40004800
 800f9f8:	40004c00 	.word	0x40004c00
 800f9fc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800fa00:	2300      	movs	r3, #0
 800fa02:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fa04:	2301      	movs	r3, #1
 800fa06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fa0a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fa0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	f000 812a 	beq.w	800fc68 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fa14:	697b      	ldr	r3, [r7, #20]
 800fa16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa18:	4a9e      	ldr	r2, [pc, #632]	@ (800fc94 <UART_SetConfig+0x590>)
 800fa1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa1e:	461a      	mov	r2, r3
 800fa20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa22:	fbb3 f3f2 	udiv	r3, r3, r2
 800fa26:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fa28:	697b      	ldr	r3, [r7, #20]
 800fa2a:	685a      	ldr	r2, [r3, #4]
 800fa2c:	4613      	mov	r3, r2
 800fa2e:	005b      	lsls	r3, r3, #1
 800fa30:	4413      	add	r3, r2
 800fa32:	69ba      	ldr	r2, [r7, #24]
 800fa34:	429a      	cmp	r2, r3
 800fa36:	d305      	bcc.n	800fa44 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fa38:	697b      	ldr	r3, [r7, #20]
 800fa3a:	685b      	ldr	r3, [r3, #4]
 800fa3c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fa3e:	69ba      	ldr	r2, [r7, #24]
 800fa40:	429a      	cmp	r2, r3
 800fa42:	d903      	bls.n	800fa4c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800fa44:	2301      	movs	r3, #1
 800fa46:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fa4a:	e10d      	b.n	800fc68 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fa4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa4e:	2200      	movs	r2, #0
 800fa50:	60bb      	str	r3, [r7, #8]
 800fa52:	60fa      	str	r2, [r7, #12]
 800fa54:	697b      	ldr	r3, [r7, #20]
 800fa56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa58:	4a8e      	ldr	r2, [pc, #568]	@ (800fc94 <UART_SetConfig+0x590>)
 800fa5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa5e:	b29b      	uxth	r3, r3
 800fa60:	2200      	movs	r2, #0
 800fa62:	603b      	str	r3, [r7, #0]
 800fa64:	607a      	str	r2, [r7, #4]
 800fa66:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fa6a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fa6e:	f7f1 f8c3 	bl	8000bf8 <__aeabi_uldivmod>
 800fa72:	4602      	mov	r2, r0
 800fa74:	460b      	mov	r3, r1
 800fa76:	4610      	mov	r0, r2
 800fa78:	4619      	mov	r1, r3
 800fa7a:	f04f 0200 	mov.w	r2, #0
 800fa7e:	f04f 0300 	mov.w	r3, #0
 800fa82:	020b      	lsls	r3, r1, #8
 800fa84:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fa88:	0202      	lsls	r2, r0, #8
 800fa8a:	6979      	ldr	r1, [r7, #20]
 800fa8c:	6849      	ldr	r1, [r1, #4]
 800fa8e:	0849      	lsrs	r1, r1, #1
 800fa90:	2000      	movs	r0, #0
 800fa92:	460c      	mov	r4, r1
 800fa94:	4605      	mov	r5, r0
 800fa96:	eb12 0804 	adds.w	r8, r2, r4
 800fa9a:	eb43 0905 	adc.w	r9, r3, r5
 800fa9e:	697b      	ldr	r3, [r7, #20]
 800faa0:	685b      	ldr	r3, [r3, #4]
 800faa2:	2200      	movs	r2, #0
 800faa4:	469a      	mov	sl, r3
 800faa6:	4693      	mov	fp, r2
 800faa8:	4652      	mov	r2, sl
 800faaa:	465b      	mov	r3, fp
 800faac:	4640      	mov	r0, r8
 800faae:	4649      	mov	r1, r9
 800fab0:	f7f1 f8a2 	bl	8000bf8 <__aeabi_uldivmod>
 800fab4:	4602      	mov	r2, r0
 800fab6:	460b      	mov	r3, r1
 800fab8:	4613      	mov	r3, r2
 800faba:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fabc:	6a3b      	ldr	r3, [r7, #32]
 800fabe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fac2:	d308      	bcc.n	800fad6 <UART_SetConfig+0x3d2>
 800fac4:	6a3b      	ldr	r3, [r7, #32]
 800fac6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800faca:	d204      	bcs.n	800fad6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800facc:	697b      	ldr	r3, [r7, #20]
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	6a3a      	ldr	r2, [r7, #32]
 800fad2:	60da      	str	r2, [r3, #12]
 800fad4:	e0c8      	b.n	800fc68 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800fad6:	2301      	movs	r3, #1
 800fad8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fadc:	e0c4      	b.n	800fc68 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fade:	697b      	ldr	r3, [r7, #20]
 800fae0:	69db      	ldr	r3, [r3, #28]
 800fae2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fae6:	d167      	bne.n	800fbb8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800fae8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800faec:	2b08      	cmp	r3, #8
 800faee:	d828      	bhi.n	800fb42 <UART_SetConfig+0x43e>
 800faf0:	a201      	add	r2, pc, #4	@ (adr r2, 800faf8 <UART_SetConfig+0x3f4>)
 800faf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800faf6:	bf00      	nop
 800faf8:	0800fb1d 	.word	0x0800fb1d
 800fafc:	0800fb25 	.word	0x0800fb25
 800fb00:	0800fb2d 	.word	0x0800fb2d
 800fb04:	0800fb43 	.word	0x0800fb43
 800fb08:	0800fb33 	.word	0x0800fb33
 800fb0c:	0800fb43 	.word	0x0800fb43
 800fb10:	0800fb43 	.word	0x0800fb43
 800fb14:	0800fb43 	.word	0x0800fb43
 800fb18:	0800fb3b 	.word	0x0800fb3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fb1c:	f7fe f9b2 	bl	800de84 <HAL_RCC_GetPCLK1Freq>
 800fb20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb22:	e014      	b.n	800fb4e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fb24:	f7fe f9c4 	bl	800deb0 <HAL_RCC_GetPCLK2Freq>
 800fb28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb2a:	e010      	b.n	800fb4e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fb2c:	4b5a      	ldr	r3, [pc, #360]	@ (800fc98 <UART_SetConfig+0x594>)
 800fb2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fb30:	e00d      	b.n	800fb4e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fb32:	f7fe f939 	bl	800dda8 <HAL_RCC_GetSysClockFreq>
 800fb36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb38:	e009      	b.n	800fb4e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fb3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fb3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fb40:	e005      	b.n	800fb4e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800fb42:	2300      	movs	r3, #0
 800fb44:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fb46:	2301      	movs	r3, #1
 800fb48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fb4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	f000 8089 	beq.w	800fc68 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fb56:	697b      	ldr	r3, [r7, #20]
 800fb58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb5a:	4a4e      	ldr	r2, [pc, #312]	@ (800fc94 <UART_SetConfig+0x590>)
 800fb5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fb60:	461a      	mov	r2, r3
 800fb62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb64:	fbb3 f3f2 	udiv	r3, r3, r2
 800fb68:	005a      	lsls	r2, r3, #1
 800fb6a:	697b      	ldr	r3, [r7, #20]
 800fb6c:	685b      	ldr	r3, [r3, #4]
 800fb6e:	085b      	lsrs	r3, r3, #1
 800fb70:	441a      	add	r2, r3
 800fb72:	697b      	ldr	r3, [r7, #20]
 800fb74:	685b      	ldr	r3, [r3, #4]
 800fb76:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb7a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fb7c:	6a3b      	ldr	r3, [r7, #32]
 800fb7e:	2b0f      	cmp	r3, #15
 800fb80:	d916      	bls.n	800fbb0 <UART_SetConfig+0x4ac>
 800fb82:	6a3b      	ldr	r3, [r7, #32]
 800fb84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fb88:	d212      	bcs.n	800fbb0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fb8a:	6a3b      	ldr	r3, [r7, #32]
 800fb8c:	b29b      	uxth	r3, r3
 800fb8e:	f023 030f 	bic.w	r3, r3, #15
 800fb92:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fb94:	6a3b      	ldr	r3, [r7, #32]
 800fb96:	085b      	lsrs	r3, r3, #1
 800fb98:	b29b      	uxth	r3, r3
 800fb9a:	f003 0307 	and.w	r3, r3, #7
 800fb9e:	b29a      	uxth	r2, r3
 800fba0:	8bfb      	ldrh	r3, [r7, #30]
 800fba2:	4313      	orrs	r3, r2
 800fba4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800fba6:	697b      	ldr	r3, [r7, #20]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	8bfa      	ldrh	r2, [r7, #30]
 800fbac:	60da      	str	r2, [r3, #12]
 800fbae:	e05b      	b.n	800fc68 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800fbb0:	2301      	movs	r3, #1
 800fbb2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fbb6:	e057      	b.n	800fc68 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fbb8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fbbc:	2b08      	cmp	r3, #8
 800fbbe:	d828      	bhi.n	800fc12 <UART_SetConfig+0x50e>
 800fbc0:	a201      	add	r2, pc, #4	@ (adr r2, 800fbc8 <UART_SetConfig+0x4c4>)
 800fbc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbc6:	bf00      	nop
 800fbc8:	0800fbed 	.word	0x0800fbed
 800fbcc:	0800fbf5 	.word	0x0800fbf5
 800fbd0:	0800fbfd 	.word	0x0800fbfd
 800fbd4:	0800fc13 	.word	0x0800fc13
 800fbd8:	0800fc03 	.word	0x0800fc03
 800fbdc:	0800fc13 	.word	0x0800fc13
 800fbe0:	0800fc13 	.word	0x0800fc13
 800fbe4:	0800fc13 	.word	0x0800fc13
 800fbe8:	0800fc0b 	.word	0x0800fc0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fbec:	f7fe f94a 	bl	800de84 <HAL_RCC_GetPCLK1Freq>
 800fbf0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fbf2:	e014      	b.n	800fc1e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fbf4:	f7fe f95c 	bl	800deb0 <HAL_RCC_GetPCLK2Freq>
 800fbf8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fbfa:	e010      	b.n	800fc1e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fbfc:	4b26      	ldr	r3, [pc, #152]	@ (800fc98 <UART_SetConfig+0x594>)
 800fbfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc00:	e00d      	b.n	800fc1e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fc02:	f7fe f8d1 	bl	800dda8 <HAL_RCC_GetSysClockFreq>
 800fc06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc08:	e009      	b.n	800fc1e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fc0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fc0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc10:	e005      	b.n	800fc1e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800fc12:	2300      	movs	r3, #0
 800fc14:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fc16:	2301      	movs	r3, #1
 800fc18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fc1c:	bf00      	nop
    }

    if (pclk != 0U)
 800fc1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d021      	beq.n	800fc68 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fc24:	697b      	ldr	r3, [r7, #20]
 800fc26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc28:	4a1a      	ldr	r2, [pc, #104]	@ (800fc94 <UART_SetConfig+0x590>)
 800fc2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fc2e:	461a      	mov	r2, r3
 800fc30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc32:	fbb3 f2f2 	udiv	r2, r3, r2
 800fc36:	697b      	ldr	r3, [r7, #20]
 800fc38:	685b      	ldr	r3, [r3, #4]
 800fc3a:	085b      	lsrs	r3, r3, #1
 800fc3c:	441a      	add	r2, r3
 800fc3e:	697b      	ldr	r3, [r7, #20]
 800fc40:	685b      	ldr	r3, [r3, #4]
 800fc42:	fbb2 f3f3 	udiv	r3, r2, r3
 800fc46:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fc48:	6a3b      	ldr	r3, [r7, #32]
 800fc4a:	2b0f      	cmp	r3, #15
 800fc4c:	d909      	bls.n	800fc62 <UART_SetConfig+0x55e>
 800fc4e:	6a3b      	ldr	r3, [r7, #32]
 800fc50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fc54:	d205      	bcs.n	800fc62 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fc56:	6a3b      	ldr	r3, [r7, #32]
 800fc58:	b29a      	uxth	r2, r3
 800fc5a:	697b      	ldr	r3, [r7, #20]
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	60da      	str	r2, [r3, #12]
 800fc60:	e002      	b.n	800fc68 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800fc62:	2301      	movs	r3, #1
 800fc64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fc68:	697b      	ldr	r3, [r7, #20]
 800fc6a:	2201      	movs	r2, #1
 800fc6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800fc70:	697b      	ldr	r3, [r7, #20]
 800fc72:	2201      	movs	r2, #1
 800fc74:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fc78:	697b      	ldr	r3, [r7, #20]
 800fc7a:	2200      	movs	r2, #0
 800fc7c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800fc7e:	697b      	ldr	r3, [r7, #20]
 800fc80:	2200      	movs	r2, #0
 800fc82:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800fc84:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800fc88:	4618      	mov	r0, r3
 800fc8a:	3730      	adds	r7, #48	@ 0x30
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fc92:	bf00      	nop
 800fc94:	0801c720 	.word	0x0801c720
 800fc98:	00f42400 	.word	0x00f42400

0800fc9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fc9c:	b480      	push	{r7}
 800fc9e:	b083      	sub	sp, #12
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fca8:	f003 0308 	and.w	r3, r3, #8
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d00a      	beq.n	800fcc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	685b      	ldr	r3, [r3, #4]
 800fcb6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	430a      	orrs	r2, r1
 800fcc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcca:	f003 0301 	and.w	r3, r3, #1
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d00a      	beq.n	800fce8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	685b      	ldr	r3, [r3, #4]
 800fcd8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	430a      	orrs	r2, r1
 800fce6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcec:	f003 0302 	and.w	r3, r3, #2
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d00a      	beq.n	800fd0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	685b      	ldr	r3, [r3, #4]
 800fcfa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	430a      	orrs	r2, r1
 800fd08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd0e:	f003 0304 	and.w	r3, r3, #4
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d00a      	beq.n	800fd2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	685b      	ldr	r3, [r3, #4]
 800fd1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	430a      	orrs	r2, r1
 800fd2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd30:	f003 0310 	and.w	r3, r3, #16
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d00a      	beq.n	800fd4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	689b      	ldr	r3, [r3, #8]
 800fd3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	430a      	orrs	r2, r1
 800fd4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd52:	f003 0320 	and.w	r3, r3, #32
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d00a      	beq.n	800fd70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	689b      	ldr	r3, [r3, #8]
 800fd60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	430a      	orrs	r2, r1
 800fd6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d01a      	beq.n	800fdb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	685b      	ldr	r3, [r3, #4]
 800fd82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	430a      	orrs	r2, r1
 800fd90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fd9a:	d10a      	bne.n	800fdb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	685b      	ldr	r3, [r3, #4]
 800fda2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	430a      	orrs	r2, r1
 800fdb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d00a      	beq.n	800fdd4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	685b      	ldr	r3, [r3, #4]
 800fdc4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	430a      	orrs	r2, r1
 800fdd2:	605a      	str	r2, [r3, #4]
  }
}
 800fdd4:	bf00      	nop
 800fdd6:	370c      	adds	r7, #12
 800fdd8:	46bd      	mov	sp, r7
 800fdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdde:	4770      	bx	lr

0800fde0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800fde0:	b580      	push	{r7, lr}
 800fde2:	b098      	sub	sp, #96	@ 0x60
 800fde4:	af02      	add	r7, sp, #8
 800fde6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	2200      	movs	r2, #0
 800fdec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fdf0:	f7f8 f9c0 	bl	8008174 <HAL_GetTick>
 800fdf4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	f003 0308 	and.w	r3, r3, #8
 800fe00:	2b08      	cmp	r3, #8
 800fe02:	d12f      	bne.n	800fe64 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fe04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fe08:	9300      	str	r3, [sp, #0]
 800fe0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800fe12:	6878      	ldr	r0, [r7, #4]
 800fe14:	f000 f88e 	bl	800ff34 <UART_WaitOnFlagUntilTimeout>
 800fe18:	4603      	mov	r3, r0
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d022      	beq.n	800fe64 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe26:	e853 3f00 	ldrex	r3, [r3]
 800fe2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fe2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fe32:	653b      	str	r3, [r7, #80]	@ 0x50
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	461a      	mov	r2, r3
 800fe3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fe3c:	647b      	str	r3, [r7, #68]	@ 0x44
 800fe3e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fe42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe44:	e841 2300 	strex	r3, r2, [r1]
 800fe48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fe4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d1e6      	bne.n	800fe1e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	2220      	movs	r2, #32
 800fe54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fe60:	2303      	movs	r3, #3
 800fe62:	e063      	b.n	800ff2c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	f003 0304 	and.w	r3, r3, #4
 800fe6e:	2b04      	cmp	r3, #4
 800fe70:	d149      	bne.n	800ff06 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fe72:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fe76:	9300      	str	r3, [sp, #0]
 800fe78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fe7a:	2200      	movs	r2, #0
 800fe7c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800fe80:	6878      	ldr	r0, [r7, #4]
 800fe82:	f000 f857 	bl	800ff34 <UART_WaitOnFlagUntilTimeout>
 800fe86:	4603      	mov	r3, r0
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d03c      	beq.n	800ff06 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe94:	e853 3f00 	ldrex	r3, [r3]
 800fe98:	623b      	str	r3, [r7, #32]
   return(result);
 800fe9a:	6a3b      	ldr	r3, [r7, #32]
 800fe9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fea0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	461a      	mov	r2, r3
 800fea8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800feaa:	633b      	str	r3, [r7, #48]	@ 0x30
 800feac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800feae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800feb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800feb2:	e841 2300 	strex	r3, r2, [r1]
 800feb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800feb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feba:	2b00      	cmp	r3, #0
 800febc:	d1e6      	bne.n	800fe8c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	3308      	adds	r3, #8
 800fec4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fec6:	693b      	ldr	r3, [r7, #16]
 800fec8:	e853 3f00 	ldrex	r3, [r3]
 800fecc:	60fb      	str	r3, [r7, #12]
   return(result);
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	f023 0301 	bic.w	r3, r3, #1
 800fed4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	3308      	adds	r3, #8
 800fedc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fede:	61fa      	str	r2, [r7, #28]
 800fee0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fee2:	69b9      	ldr	r1, [r7, #24]
 800fee4:	69fa      	ldr	r2, [r7, #28]
 800fee6:	e841 2300 	strex	r3, r2, [r1]
 800feea:	617b      	str	r3, [r7, #20]
   return(result);
 800feec:	697b      	ldr	r3, [r7, #20]
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d1e5      	bne.n	800febe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	2220      	movs	r2, #32
 800fef6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	2200      	movs	r2, #0
 800fefe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ff02:	2303      	movs	r3, #3
 800ff04:	e012      	b.n	800ff2c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	2220      	movs	r2, #32
 800ff0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	2220      	movs	r2, #32
 800ff12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	2200      	movs	r2, #0
 800ff1a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	2200      	movs	r2, #0
 800ff20:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	2200      	movs	r2, #0
 800ff26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ff2a:	2300      	movs	r3, #0
}
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	3758      	adds	r7, #88	@ 0x58
 800ff30:	46bd      	mov	sp, r7
 800ff32:	bd80      	pop	{r7, pc}

0800ff34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ff34:	b580      	push	{r7, lr}
 800ff36:	b084      	sub	sp, #16
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	60f8      	str	r0, [r7, #12]
 800ff3c:	60b9      	str	r1, [r7, #8]
 800ff3e:	603b      	str	r3, [r7, #0]
 800ff40:	4613      	mov	r3, r2
 800ff42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ff44:	e04f      	b.n	800ffe6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ff46:	69bb      	ldr	r3, [r7, #24]
 800ff48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff4c:	d04b      	beq.n	800ffe6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ff4e:	f7f8 f911 	bl	8008174 <HAL_GetTick>
 800ff52:	4602      	mov	r2, r0
 800ff54:	683b      	ldr	r3, [r7, #0]
 800ff56:	1ad3      	subs	r3, r2, r3
 800ff58:	69ba      	ldr	r2, [r7, #24]
 800ff5a:	429a      	cmp	r2, r3
 800ff5c:	d302      	bcc.n	800ff64 <UART_WaitOnFlagUntilTimeout+0x30>
 800ff5e:	69bb      	ldr	r3, [r7, #24]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d101      	bne.n	800ff68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ff64:	2303      	movs	r3, #3
 800ff66:	e04e      	b.n	8010006 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	681b      	ldr	r3, [r3, #0]
 800ff6e:	f003 0304 	and.w	r3, r3, #4
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d037      	beq.n	800ffe6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ff76:	68bb      	ldr	r3, [r7, #8]
 800ff78:	2b80      	cmp	r3, #128	@ 0x80
 800ff7a:	d034      	beq.n	800ffe6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ff7c:	68bb      	ldr	r3, [r7, #8]
 800ff7e:	2b40      	cmp	r3, #64	@ 0x40
 800ff80:	d031      	beq.n	800ffe6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	69db      	ldr	r3, [r3, #28]
 800ff88:	f003 0308 	and.w	r3, r3, #8
 800ff8c:	2b08      	cmp	r3, #8
 800ff8e:	d110      	bne.n	800ffb2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	2208      	movs	r2, #8
 800ff96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ff98:	68f8      	ldr	r0, [r7, #12]
 800ff9a:	f000 f920 	bl	80101de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	2208      	movs	r2, #8
 800ffa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ffae:	2301      	movs	r3, #1
 800ffb0:	e029      	b.n	8010006 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	69db      	ldr	r3, [r3, #28]
 800ffb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ffbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ffc0:	d111      	bne.n	800ffe6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ffca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ffcc:	68f8      	ldr	r0, [r7, #12]
 800ffce:	f000 f906 	bl	80101de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	2220      	movs	r2, #32
 800ffd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ffda:	68fb      	ldr	r3, [r7, #12]
 800ffdc:	2200      	movs	r2, #0
 800ffde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ffe2:	2303      	movs	r3, #3
 800ffe4:	e00f      	b.n	8010006 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ffe6:	68fb      	ldr	r3, [r7, #12]
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	69da      	ldr	r2, [r3, #28]
 800ffec:	68bb      	ldr	r3, [r7, #8]
 800ffee:	4013      	ands	r3, r2
 800fff0:	68ba      	ldr	r2, [r7, #8]
 800fff2:	429a      	cmp	r2, r3
 800fff4:	bf0c      	ite	eq
 800fff6:	2301      	moveq	r3, #1
 800fff8:	2300      	movne	r3, #0
 800fffa:	b2db      	uxtb	r3, r3
 800fffc:	461a      	mov	r2, r3
 800fffe:	79fb      	ldrb	r3, [r7, #7]
 8010000:	429a      	cmp	r2, r3
 8010002:	d0a0      	beq.n	800ff46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010004:	2300      	movs	r3, #0
}
 8010006:	4618      	mov	r0, r3
 8010008:	3710      	adds	r7, #16
 801000a:	46bd      	mov	sp, r7
 801000c:	bd80      	pop	{r7, pc}
	...

08010010 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010010:	b580      	push	{r7, lr}
 8010012:	b096      	sub	sp, #88	@ 0x58
 8010014:	af00      	add	r7, sp, #0
 8010016:	60f8      	str	r0, [r7, #12]
 8010018:	60b9      	str	r1, [r7, #8]
 801001a:	4613      	mov	r3, r2
 801001c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	68ba      	ldr	r2, [r7, #8]
 8010022:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	88fa      	ldrh	r2, [r7, #6]
 8010028:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	2200      	movs	r2, #0
 8010030:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	2222      	movs	r2, #34	@ 0x22
 8010038:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010042:	2b00      	cmp	r3, #0
 8010044:	d02d      	beq.n	80100a2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801004c:	4a40      	ldr	r2, [pc, #256]	@ (8010150 <UART_Start_Receive_DMA+0x140>)
 801004e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010056:	4a3f      	ldr	r2, [pc, #252]	@ (8010154 <UART_Start_Receive_DMA+0x144>)
 8010058:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010060:	4a3d      	ldr	r2, [pc, #244]	@ (8010158 <UART_Start_Receive_DMA+0x148>)
 8010062:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801006a:	2200      	movs	r2, #0
 801006c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	3324      	adds	r3, #36	@ 0x24
 801007a:	4619      	mov	r1, r3
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010080:	461a      	mov	r2, r3
 8010082:	88fb      	ldrh	r3, [r7, #6]
 8010084:	f7fa f902 	bl	800a28c <HAL_DMA_Start_IT>
 8010088:	4603      	mov	r3, r0
 801008a:	2b00      	cmp	r3, #0
 801008c:	d009      	beq.n	80100a2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	2210      	movs	r2, #16
 8010092:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	2220      	movs	r2, #32
 801009a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 801009e:	2301      	movs	r3, #1
 80100a0:	e051      	b.n	8010146 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	691b      	ldr	r3, [r3, #16]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d018      	beq.n	80100dc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100b2:	e853 3f00 	ldrex	r3, [r3]
 80100b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80100b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80100be:	657b      	str	r3, [r7, #84]	@ 0x54
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	461a      	mov	r2, r3
 80100c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80100c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80100ca:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80100ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80100d0:	e841 2300 	strex	r3, r2, [r1]
 80100d4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80100d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d1e6      	bne.n	80100aa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	3308      	adds	r3, #8
 80100e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100e6:	e853 3f00 	ldrex	r3, [r3]
 80100ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80100ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100ee:	f043 0301 	orr.w	r3, r3, #1
 80100f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	681b      	ldr	r3, [r3, #0]
 80100f8:	3308      	adds	r3, #8
 80100fa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80100fc:	637a      	str	r2, [r7, #52]	@ 0x34
 80100fe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010100:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010102:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010104:	e841 2300 	strex	r3, r2, [r1]
 8010108:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801010a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801010c:	2b00      	cmp	r3, #0
 801010e:	d1e5      	bne.n	80100dc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	3308      	adds	r3, #8
 8010116:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010118:	697b      	ldr	r3, [r7, #20]
 801011a:	e853 3f00 	ldrex	r3, [r3]
 801011e:	613b      	str	r3, [r7, #16]
   return(result);
 8010120:	693b      	ldr	r3, [r7, #16]
 8010122:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010126:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	3308      	adds	r3, #8
 801012e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010130:	623a      	str	r2, [r7, #32]
 8010132:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010134:	69f9      	ldr	r1, [r7, #28]
 8010136:	6a3a      	ldr	r2, [r7, #32]
 8010138:	e841 2300 	strex	r3, r2, [r1]
 801013c:	61bb      	str	r3, [r7, #24]
   return(result);
 801013e:	69bb      	ldr	r3, [r7, #24]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d1e5      	bne.n	8010110 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8010144:	2300      	movs	r3, #0
}
 8010146:	4618      	mov	r0, r3
 8010148:	3758      	adds	r7, #88	@ 0x58
 801014a:	46bd      	mov	sp, r7
 801014c:	bd80      	pop	{r7, pc}
 801014e:	bf00      	nop
 8010150:	08010361 	.word	0x08010361
 8010154:	0801048d 	.word	0x0801048d
 8010158:	080104cb 	.word	0x080104cb

0801015c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801015c:	b480      	push	{r7}
 801015e:	b08f      	sub	sp, #60	@ 0x3c
 8010160:	af00      	add	r7, sp, #0
 8010162:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801016a:	6a3b      	ldr	r3, [r7, #32]
 801016c:	e853 3f00 	ldrex	r3, [r3]
 8010170:	61fb      	str	r3, [r7, #28]
   return(result);
 8010172:	69fb      	ldr	r3, [r7, #28]
 8010174:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010178:	637b      	str	r3, [r7, #52]	@ 0x34
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	461a      	mov	r2, r3
 8010180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010182:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010184:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010186:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010188:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801018a:	e841 2300 	strex	r3, r2, [r1]
 801018e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010192:	2b00      	cmp	r3, #0
 8010194:	d1e6      	bne.n	8010164 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	3308      	adds	r3, #8
 801019c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	e853 3f00 	ldrex	r3, [r3]
 80101a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80101a6:	68bb      	ldr	r3, [r7, #8]
 80101a8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80101ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	3308      	adds	r3, #8
 80101b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80101b6:	61ba      	str	r2, [r7, #24]
 80101b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101ba:	6979      	ldr	r1, [r7, #20]
 80101bc:	69ba      	ldr	r2, [r7, #24]
 80101be:	e841 2300 	strex	r3, r2, [r1]
 80101c2:	613b      	str	r3, [r7, #16]
   return(result);
 80101c4:	693b      	ldr	r3, [r7, #16]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d1e5      	bne.n	8010196 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	2220      	movs	r2, #32
 80101ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80101d2:	bf00      	nop
 80101d4:	373c      	adds	r7, #60	@ 0x3c
 80101d6:	46bd      	mov	sp, r7
 80101d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101dc:	4770      	bx	lr

080101de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80101de:	b480      	push	{r7}
 80101e0:	b095      	sub	sp, #84	@ 0x54
 80101e2:	af00      	add	r7, sp, #0
 80101e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80101ee:	e853 3f00 	ldrex	r3, [r3]
 80101f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80101f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80101fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	461a      	mov	r2, r3
 8010202:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010204:	643b      	str	r3, [r7, #64]	@ 0x40
 8010206:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010208:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801020a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801020c:	e841 2300 	strex	r3, r2, [r1]
 8010210:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010214:	2b00      	cmp	r3, #0
 8010216:	d1e6      	bne.n	80101e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	3308      	adds	r3, #8
 801021e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010220:	6a3b      	ldr	r3, [r7, #32]
 8010222:	e853 3f00 	ldrex	r3, [r3]
 8010226:	61fb      	str	r3, [r7, #28]
   return(result);
 8010228:	69fb      	ldr	r3, [r7, #28]
 801022a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801022e:	f023 0301 	bic.w	r3, r3, #1
 8010232:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	3308      	adds	r3, #8
 801023a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801023c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801023e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010240:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010242:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010244:	e841 2300 	strex	r3, r2, [r1]
 8010248:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801024a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801024c:	2b00      	cmp	r3, #0
 801024e:	d1e3      	bne.n	8010218 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010254:	2b01      	cmp	r3, #1
 8010256:	d118      	bne.n	801028a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	e853 3f00 	ldrex	r3, [r3]
 8010264:	60bb      	str	r3, [r7, #8]
   return(result);
 8010266:	68bb      	ldr	r3, [r7, #8]
 8010268:	f023 0310 	bic.w	r3, r3, #16
 801026c:	647b      	str	r3, [r7, #68]	@ 0x44
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	461a      	mov	r2, r3
 8010274:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010276:	61bb      	str	r3, [r7, #24]
 8010278:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801027a:	6979      	ldr	r1, [r7, #20]
 801027c:	69ba      	ldr	r2, [r7, #24]
 801027e:	e841 2300 	strex	r3, r2, [r1]
 8010282:	613b      	str	r3, [r7, #16]
   return(result);
 8010284:	693b      	ldr	r3, [r7, #16]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d1e6      	bne.n	8010258 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	2220      	movs	r2, #32
 801028e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	2200      	movs	r2, #0
 8010296:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	2200      	movs	r2, #0
 801029c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801029e:	bf00      	nop
 80102a0:	3754      	adds	r7, #84	@ 0x54
 80102a2:	46bd      	mov	sp, r7
 80102a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102a8:	4770      	bx	lr

080102aa <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80102aa:	b580      	push	{r7, lr}
 80102ac:	b090      	sub	sp, #64	@ 0x40
 80102ae:	af00      	add	r7, sp, #0
 80102b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102b6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	f003 0320 	and.w	r3, r3, #32
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	d137      	bne.n	8010336 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80102c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102c8:	2200      	movs	r2, #0
 80102ca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80102ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	3308      	adds	r3, #8
 80102d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102d8:	e853 3f00 	ldrex	r3, [r3]
 80102dc:	623b      	str	r3, [r7, #32]
   return(result);
 80102de:	6a3b      	ldr	r3, [r7, #32]
 80102e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80102e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80102e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	3308      	adds	r3, #8
 80102ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80102ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80102f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80102f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80102f6:	e841 2300 	strex	r3, r2, [r1]
 80102fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80102fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d1e5      	bne.n	80102ce <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010308:	693b      	ldr	r3, [r7, #16]
 801030a:	e853 3f00 	ldrex	r3, [r3]
 801030e:	60fb      	str	r3, [r7, #12]
   return(result);
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010316:	637b      	str	r3, [r7, #52]	@ 0x34
 8010318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	461a      	mov	r2, r3
 801031e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010320:	61fb      	str	r3, [r7, #28]
 8010322:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010324:	69b9      	ldr	r1, [r7, #24]
 8010326:	69fa      	ldr	r2, [r7, #28]
 8010328:	e841 2300 	strex	r3, r2, [r1]
 801032c:	617b      	str	r3, [r7, #20]
   return(result);
 801032e:	697b      	ldr	r3, [r7, #20]
 8010330:	2b00      	cmp	r3, #0
 8010332:	d1e6      	bne.n	8010302 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010334:	e002      	b.n	801033c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010336:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010338:	f7ff f9bc 	bl	800f6b4 <HAL_UART_TxCpltCallback>
}
 801033c:	bf00      	nop
 801033e:	3740      	adds	r7, #64	@ 0x40
 8010340:	46bd      	mov	sp, r7
 8010342:	bd80      	pop	{r7, pc}

08010344 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010344:	b580      	push	{r7, lr}
 8010346:	b084      	sub	sp, #16
 8010348:	af00      	add	r7, sp, #0
 801034a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010350:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010352:	68f8      	ldr	r0, [r7, #12]
 8010354:	f7ff f9b8 	bl	800f6c8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010358:	bf00      	nop
 801035a:	3710      	adds	r7, #16
 801035c:	46bd      	mov	sp, r7
 801035e:	bd80      	pop	{r7, pc}

08010360 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010360:	b580      	push	{r7, lr}
 8010362:	b09c      	sub	sp, #112	@ 0x70
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801036c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	f003 0320 	and.w	r3, r3, #32
 8010378:	2b00      	cmp	r3, #0
 801037a:	d171      	bne.n	8010460 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 801037c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801037e:	2200      	movs	r2, #0
 8010380:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010384:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801038a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801038c:	e853 3f00 	ldrex	r3, [r3]
 8010390:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010392:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010394:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010398:	66bb      	str	r3, [r7, #104]	@ 0x68
 801039a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	461a      	mov	r2, r3
 80103a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80103a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80103a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80103a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80103aa:	e841 2300 	strex	r3, r2, [r1]
 80103ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80103b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d1e6      	bne.n	8010384 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80103b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	3308      	adds	r3, #8
 80103bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103c0:	e853 3f00 	ldrex	r3, [r3]
 80103c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80103c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80103c8:	f023 0301 	bic.w	r3, r3, #1
 80103cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80103ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	3308      	adds	r3, #8
 80103d4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80103d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80103d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80103dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80103de:	e841 2300 	strex	r3, r2, [r1]
 80103e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80103e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d1e5      	bne.n	80103b6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80103ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	3308      	adds	r3, #8
 80103f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103f4:	e853 3f00 	ldrex	r3, [r3]
 80103f8:	623b      	str	r3, [r7, #32]
   return(result);
 80103fa:	6a3b      	ldr	r3, [r7, #32]
 80103fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010400:	663b      	str	r3, [r7, #96]	@ 0x60
 8010402:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	3308      	adds	r3, #8
 8010408:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801040a:	633a      	str	r2, [r7, #48]	@ 0x30
 801040c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801040e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010410:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010412:	e841 2300 	strex	r3, r2, [r1]
 8010416:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801041a:	2b00      	cmp	r3, #0
 801041c:	d1e5      	bne.n	80103ea <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801041e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010420:	2220      	movs	r2, #32
 8010422:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010426:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010428:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801042a:	2b01      	cmp	r3, #1
 801042c:	d118      	bne.n	8010460 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801042e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010434:	693b      	ldr	r3, [r7, #16]
 8010436:	e853 3f00 	ldrex	r3, [r3]
 801043a:	60fb      	str	r3, [r7, #12]
   return(result);
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	f023 0310 	bic.w	r3, r3, #16
 8010442:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010444:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	461a      	mov	r2, r3
 801044a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801044c:	61fb      	str	r3, [r7, #28]
 801044e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010450:	69b9      	ldr	r1, [r7, #24]
 8010452:	69fa      	ldr	r2, [r7, #28]
 8010454:	e841 2300 	strex	r3, r2, [r1]
 8010458:	617b      	str	r3, [r7, #20]
   return(result);
 801045a:	697b      	ldr	r3, [r7, #20]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d1e6      	bne.n	801042e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010462:	2200      	movs	r2, #0
 8010464:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010466:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010468:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801046a:	2b01      	cmp	r3, #1
 801046c:	d107      	bne.n	801047e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801046e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010470:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010474:	4619      	mov	r1, r3
 8010476:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010478:	f7f6 fdc4 	bl	8007004 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801047c:	e002      	b.n	8010484 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 801047e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010480:	f7ff f92c 	bl	800f6dc <HAL_UART_RxCpltCallback>
}
 8010484:	bf00      	nop
 8010486:	3770      	adds	r7, #112	@ 0x70
 8010488:	46bd      	mov	sp, r7
 801048a:	bd80      	pop	{r7, pc}

0801048c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801048c:	b580      	push	{r7, lr}
 801048e:	b084      	sub	sp, #16
 8010490:	af00      	add	r7, sp, #0
 8010492:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010498:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 801049a:	68fb      	ldr	r3, [r7, #12]
 801049c:	2201      	movs	r2, #1
 801049e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80104a4:	2b01      	cmp	r3, #1
 80104a6:	d109      	bne.n	80104bc <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80104ae:	085b      	lsrs	r3, r3, #1
 80104b0:	b29b      	uxth	r3, r3
 80104b2:	4619      	mov	r1, r3
 80104b4:	68f8      	ldr	r0, [r7, #12]
 80104b6:	f7f6 fda5 	bl	8007004 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80104ba:	e002      	b.n	80104c2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80104bc:	68f8      	ldr	r0, [r7, #12]
 80104be:	f7ff f917 	bl	800f6f0 <HAL_UART_RxHalfCpltCallback>
}
 80104c2:	bf00      	nop
 80104c4:	3710      	adds	r7, #16
 80104c6:	46bd      	mov	sp, r7
 80104c8:	bd80      	pop	{r7, pc}

080104ca <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80104ca:	b580      	push	{r7, lr}
 80104cc:	b086      	sub	sp, #24
 80104ce:	af00      	add	r7, sp, #0
 80104d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104d6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80104d8:	697b      	ldr	r3, [r7, #20]
 80104da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80104de:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80104e0:	697b      	ldr	r3, [r7, #20]
 80104e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80104e6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80104e8:	697b      	ldr	r3, [r7, #20]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	689b      	ldr	r3, [r3, #8]
 80104ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80104f2:	2b80      	cmp	r3, #128	@ 0x80
 80104f4:	d109      	bne.n	801050a <UART_DMAError+0x40>
 80104f6:	693b      	ldr	r3, [r7, #16]
 80104f8:	2b21      	cmp	r3, #33	@ 0x21
 80104fa:	d106      	bne.n	801050a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80104fc:	697b      	ldr	r3, [r7, #20]
 80104fe:	2200      	movs	r2, #0
 8010500:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010504:	6978      	ldr	r0, [r7, #20]
 8010506:	f7ff fe29 	bl	801015c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801050a:	697b      	ldr	r3, [r7, #20]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	689b      	ldr	r3, [r3, #8]
 8010510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010514:	2b40      	cmp	r3, #64	@ 0x40
 8010516:	d109      	bne.n	801052c <UART_DMAError+0x62>
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	2b22      	cmp	r3, #34	@ 0x22
 801051c:	d106      	bne.n	801052c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801051e:	697b      	ldr	r3, [r7, #20]
 8010520:	2200      	movs	r2, #0
 8010522:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010526:	6978      	ldr	r0, [r7, #20]
 8010528:	f7ff fe59 	bl	80101de <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801052c:	697b      	ldr	r3, [r7, #20]
 801052e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010532:	f043 0210 	orr.w	r2, r3, #16
 8010536:	697b      	ldr	r3, [r7, #20]
 8010538:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801053c:	6978      	ldr	r0, [r7, #20]
 801053e:	f7f6 feb5 	bl	80072ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010542:	bf00      	nop
 8010544:	3718      	adds	r7, #24
 8010546:	46bd      	mov	sp, r7
 8010548:	bd80      	pop	{r7, pc}

0801054a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801054a:	b580      	push	{r7, lr}
 801054c:	b084      	sub	sp, #16
 801054e:	af00      	add	r7, sp, #0
 8010550:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010556:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	2200      	movs	r2, #0
 801055c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010560:	68f8      	ldr	r0, [r7, #12]
 8010562:	f7f6 fea3 	bl	80072ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010566:	bf00      	nop
 8010568:	3710      	adds	r7, #16
 801056a:	46bd      	mov	sp, r7
 801056c:	bd80      	pop	{r7, pc}

0801056e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801056e:	b580      	push	{r7, lr}
 8010570:	b088      	sub	sp, #32
 8010572:	af00      	add	r7, sp, #0
 8010574:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801057c:	68fb      	ldr	r3, [r7, #12]
 801057e:	e853 3f00 	ldrex	r3, [r3]
 8010582:	60bb      	str	r3, [r7, #8]
   return(result);
 8010584:	68bb      	ldr	r3, [r7, #8]
 8010586:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801058a:	61fb      	str	r3, [r7, #28]
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	461a      	mov	r2, r3
 8010592:	69fb      	ldr	r3, [r7, #28]
 8010594:	61bb      	str	r3, [r7, #24]
 8010596:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010598:	6979      	ldr	r1, [r7, #20]
 801059a:	69ba      	ldr	r2, [r7, #24]
 801059c:	e841 2300 	strex	r3, r2, [r1]
 80105a0:	613b      	str	r3, [r7, #16]
   return(result);
 80105a2:	693b      	ldr	r3, [r7, #16]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d1e6      	bne.n	8010576 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	2220      	movs	r2, #32
 80105ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	2200      	movs	r2, #0
 80105b4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80105b6:	6878      	ldr	r0, [r7, #4]
 80105b8:	f7ff f87c 	bl	800f6b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80105bc:	bf00      	nop
 80105be:	3720      	adds	r7, #32
 80105c0:	46bd      	mov	sp, r7
 80105c2:	bd80      	pop	{r7, pc}

080105c4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80105c4:	b480      	push	{r7}
 80105c6:	b083      	sub	sp, #12
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80105cc:	bf00      	nop
 80105ce:	370c      	adds	r7, #12
 80105d0:	46bd      	mov	sp, r7
 80105d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d6:	4770      	bx	lr

080105d8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80105d8:	b480      	push	{r7}
 80105da:	b083      	sub	sp, #12
 80105dc:	af00      	add	r7, sp, #0
 80105de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80105e0:	bf00      	nop
 80105e2:	370c      	adds	r7, #12
 80105e4:	46bd      	mov	sp, r7
 80105e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ea:	4770      	bx	lr

080105ec <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80105ec:	b480      	push	{r7}
 80105ee:	b083      	sub	sp, #12
 80105f0:	af00      	add	r7, sp, #0
 80105f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80105f4:	bf00      	nop
 80105f6:	370c      	adds	r7, #12
 80105f8:	46bd      	mov	sp, r7
 80105fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105fe:	4770      	bx	lr

08010600 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010600:	b480      	push	{r7}
 8010602:	b085      	sub	sp, #20
 8010604:	af00      	add	r7, sp, #0
 8010606:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801060e:	2b01      	cmp	r3, #1
 8010610:	d101      	bne.n	8010616 <HAL_UARTEx_DisableFifoMode+0x16>
 8010612:	2302      	movs	r3, #2
 8010614:	e027      	b.n	8010666 <HAL_UARTEx_DisableFifoMode+0x66>
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	2201      	movs	r2, #1
 801061a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	2224      	movs	r2, #36	@ 0x24
 8010622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	681a      	ldr	r2, [r3, #0]
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	f022 0201 	bic.w	r2, r2, #1
 801063c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010644:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	2200      	movs	r2, #0
 801064a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	68fa      	ldr	r2, [r7, #12]
 8010652:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	2220      	movs	r2, #32
 8010658:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	2200      	movs	r2, #0
 8010660:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010664:	2300      	movs	r3, #0
}
 8010666:	4618      	mov	r0, r3
 8010668:	3714      	adds	r7, #20
 801066a:	46bd      	mov	sp, r7
 801066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010670:	4770      	bx	lr

08010672 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010672:	b580      	push	{r7, lr}
 8010674:	b084      	sub	sp, #16
 8010676:	af00      	add	r7, sp, #0
 8010678:	6078      	str	r0, [r7, #4]
 801067a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010682:	2b01      	cmp	r3, #1
 8010684:	d101      	bne.n	801068a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010686:	2302      	movs	r3, #2
 8010688:	e02d      	b.n	80106e6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	2201      	movs	r2, #1
 801068e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	2224      	movs	r2, #36	@ 0x24
 8010696:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	681a      	ldr	r2, [r3, #0]
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	f022 0201 	bic.w	r2, r2, #1
 80106b0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	689b      	ldr	r3, [r3, #8]
 80106b8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	683a      	ldr	r2, [r7, #0]
 80106c2:	430a      	orrs	r2, r1
 80106c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80106c6:	6878      	ldr	r0, [r7, #4]
 80106c8:	f000 f8a4 	bl	8010814 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	68fa      	ldr	r2, [r7, #12]
 80106d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	2220      	movs	r2, #32
 80106d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	2200      	movs	r2, #0
 80106e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80106e4:	2300      	movs	r3, #0
}
 80106e6:	4618      	mov	r0, r3
 80106e8:	3710      	adds	r7, #16
 80106ea:	46bd      	mov	sp, r7
 80106ec:	bd80      	pop	{r7, pc}

080106ee <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80106ee:	b580      	push	{r7, lr}
 80106f0:	b084      	sub	sp, #16
 80106f2:	af00      	add	r7, sp, #0
 80106f4:	6078      	str	r0, [r7, #4]
 80106f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80106fe:	2b01      	cmp	r3, #1
 8010700:	d101      	bne.n	8010706 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010702:	2302      	movs	r3, #2
 8010704:	e02d      	b.n	8010762 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	2201      	movs	r2, #1
 801070a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	2224      	movs	r2, #36	@ 0x24
 8010712:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	681a      	ldr	r2, [r3, #0]
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	f022 0201 	bic.w	r2, r2, #1
 801072c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	689b      	ldr	r3, [r3, #8]
 8010734:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	683a      	ldr	r2, [r7, #0]
 801073e:	430a      	orrs	r2, r1
 8010740:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010742:	6878      	ldr	r0, [r7, #4]
 8010744:	f000 f866 	bl	8010814 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	68fa      	ldr	r2, [r7, #12]
 801074e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	2220      	movs	r2, #32
 8010754:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	2200      	movs	r2, #0
 801075c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010760:	2300      	movs	r3, #0
}
 8010762:	4618      	mov	r0, r3
 8010764:	3710      	adds	r7, #16
 8010766:	46bd      	mov	sp, r7
 8010768:	bd80      	pop	{r7, pc}

0801076a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801076a:	b580      	push	{r7, lr}
 801076c:	b08c      	sub	sp, #48	@ 0x30
 801076e:	af00      	add	r7, sp, #0
 8010770:	60f8      	str	r0, [r7, #12]
 8010772:	60b9      	str	r1, [r7, #8]
 8010774:	4613      	mov	r3, r2
 8010776:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801077e:	2b20      	cmp	r3, #32
 8010780:	d142      	bne.n	8010808 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8010782:	68bb      	ldr	r3, [r7, #8]
 8010784:	2b00      	cmp	r3, #0
 8010786:	d002      	beq.n	801078e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8010788:	88fb      	ldrh	r3, [r7, #6]
 801078a:	2b00      	cmp	r3, #0
 801078c:	d101      	bne.n	8010792 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 801078e:	2301      	movs	r3, #1
 8010790:	e03b      	b.n	801080a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	2201      	movs	r2, #1
 8010796:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	2200      	movs	r2, #0
 801079c:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 801079e:	88fb      	ldrh	r3, [r7, #6]
 80107a0:	461a      	mov	r2, r3
 80107a2:	68b9      	ldr	r1, [r7, #8]
 80107a4:	68f8      	ldr	r0, [r7, #12]
 80107a6:	f7ff fc33 	bl	8010010 <UART_Start_Receive_DMA>
 80107aa:	4603      	mov	r3, r0
 80107ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80107b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d124      	bne.n	8010802 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80107bc:	2b01      	cmp	r3, #1
 80107be:	d11d      	bne.n	80107fc <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	681b      	ldr	r3, [r3, #0]
 80107c4:	2210      	movs	r2, #16
 80107c6:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107ce:	69bb      	ldr	r3, [r7, #24]
 80107d0:	e853 3f00 	ldrex	r3, [r3]
 80107d4:	617b      	str	r3, [r7, #20]
   return(result);
 80107d6:	697b      	ldr	r3, [r7, #20]
 80107d8:	f043 0310 	orr.w	r3, r3, #16
 80107dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	461a      	mov	r2, r3
 80107e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80107e8:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107ea:	6a39      	ldr	r1, [r7, #32]
 80107ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80107ee:	e841 2300 	strex	r3, r2, [r1]
 80107f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80107f4:	69fb      	ldr	r3, [r7, #28]
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d1e6      	bne.n	80107c8 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80107fa:	e002      	b.n	8010802 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80107fc:	2301      	movs	r3, #1
 80107fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8010802:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010806:	e000      	b.n	801080a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8010808:	2302      	movs	r3, #2
  }
}
 801080a:	4618      	mov	r0, r3
 801080c:	3730      	adds	r7, #48	@ 0x30
 801080e:	46bd      	mov	sp, r7
 8010810:	bd80      	pop	{r7, pc}
	...

08010814 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010814:	b480      	push	{r7}
 8010816:	b085      	sub	sp, #20
 8010818:	af00      	add	r7, sp, #0
 801081a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010820:	2b00      	cmp	r3, #0
 8010822:	d108      	bne.n	8010836 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	2201      	movs	r2, #1
 8010828:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	2201      	movs	r2, #1
 8010830:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010834:	e031      	b.n	801089a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010836:	2308      	movs	r3, #8
 8010838:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801083a:	2308      	movs	r3, #8
 801083c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	689b      	ldr	r3, [r3, #8]
 8010844:	0e5b      	lsrs	r3, r3, #25
 8010846:	b2db      	uxtb	r3, r3
 8010848:	f003 0307 	and.w	r3, r3, #7
 801084c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	689b      	ldr	r3, [r3, #8]
 8010854:	0f5b      	lsrs	r3, r3, #29
 8010856:	b2db      	uxtb	r3, r3
 8010858:	f003 0307 	and.w	r3, r3, #7
 801085c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801085e:	7bbb      	ldrb	r3, [r7, #14]
 8010860:	7b3a      	ldrb	r2, [r7, #12]
 8010862:	4911      	ldr	r1, [pc, #68]	@ (80108a8 <UARTEx_SetNbDataToProcess+0x94>)
 8010864:	5c8a      	ldrb	r2, [r1, r2]
 8010866:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801086a:	7b3a      	ldrb	r2, [r7, #12]
 801086c:	490f      	ldr	r1, [pc, #60]	@ (80108ac <UARTEx_SetNbDataToProcess+0x98>)
 801086e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010870:	fb93 f3f2 	sdiv	r3, r3, r2
 8010874:	b29a      	uxth	r2, r3
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801087c:	7bfb      	ldrb	r3, [r7, #15]
 801087e:	7b7a      	ldrb	r2, [r7, #13]
 8010880:	4909      	ldr	r1, [pc, #36]	@ (80108a8 <UARTEx_SetNbDataToProcess+0x94>)
 8010882:	5c8a      	ldrb	r2, [r1, r2]
 8010884:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010888:	7b7a      	ldrb	r2, [r7, #13]
 801088a:	4908      	ldr	r1, [pc, #32]	@ (80108ac <UARTEx_SetNbDataToProcess+0x98>)
 801088c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801088e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010892:	b29a      	uxth	r2, r3
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801089a:	bf00      	nop
 801089c:	3714      	adds	r7, #20
 801089e:	46bd      	mov	sp, r7
 80108a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a4:	4770      	bx	lr
 80108a6:	bf00      	nop
 80108a8:	0801c738 	.word	0x0801c738
 80108ac:	0801c740 	.word	0x0801c740

080108b0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80108b0:	b480      	push	{r7}
 80108b2:	b085      	sub	sp, #20
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	2200      	movs	r2, #0
 80108bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80108c0:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80108c4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	b29a      	uxth	r2, r3
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80108d0:	2300      	movs	r3, #0
}
 80108d2:	4618      	mov	r0, r3
 80108d4:	3714      	adds	r7, #20
 80108d6:	46bd      	mov	sp, r7
 80108d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108dc:	4770      	bx	lr

080108de <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80108de:	b480      	push	{r7}
 80108e0:	b085      	sub	sp, #20
 80108e2:	af00      	add	r7, sp, #0
 80108e4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80108e6:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80108ea:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80108f2:	b29a      	uxth	r2, r3
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	b29b      	uxth	r3, r3
 80108f8:	43db      	mvns	r3, r3
 80108fa:	b29b      	uxth	r3, r3
 80108fc:	4013      	ands	r3, r2
 80108fe:	b29a      	uxth	r2, r3
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010906:	2300      	movs	r3, #0
}
 8010908:	4618      	mov	r0, r3
 801090a:	3714      	adds	r7, #20
 801090c:	46bd      	mov	sp, r7
 801090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010912:	4770      	bx	lr

08010914 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010914:	b480      	push	{r7}
 8010916:	b085      	sub	sp, #20
 8010918:	af00      	add	r7, sp, #0
 801091a:	60f8      	str	r0, [r7, #12]
 801091c:	1d3b      	adds	r3, r7, #4
 801091e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	2201      	movs	r2, #1
 8010926:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 801092a:	68fb      	ldr	r3, [r7, #12]
 801092c:	2200      	movs	r2, #0
 801092e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	2200      	movs	r2, #0
 8010936:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	2200      	movs	r2, #0
 801093e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8010942:	2300      	movs	r3, #0
}
 8010944:	4618      	mov	r0, r3
 8010946:	3714      	adds	r7, #20
 8010948:	46bd      	mov	sp, r7
 801094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801094e:	4770      	bx	lr

08010950 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010950:	b480      	push	{r7}
 8010952:	b0a7      	sub	sp, #156	@ 0x9c
 8010954:	af00      	add	r7, sp, #0
 8010956:	6078      	str	r0, [r7, #4]
 8010958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 801095a:	2300      	movs	r3, #0
 801095c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8010960:	687a      	ldr	r2, [r7, #4]
 8010962:	683b      	ldr	r3, [r7, #0]
 8010964:	781b      	ldrb	r3, [r3, #0]
 8010966:	009b      	lsls	r3, r3, #2
 8010968:	4413      	add	r3, r2
 801096a:	881b      	ldrh	r3, [r3, #0]
 801096c:	b29b      	uxth	r3, r3
 801096e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8010972:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010976:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 801097a:	683b      	ldr	r3, [r7, #0]
 801097c:	78db      	ldrb	r3, [r3, #3]
 801097e:	2b03      	cmp	r3, #3
 8010980:	d81f      	bhi.n	80109c2 <USB_ActivateEndpoint+0x72>
 8010982:	a201      	add	r2, pc, #4	@ (adr r2, 8010988 <USB_ActivateEndpoint+0x38>)
 8010984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010988:	08010999 	.word	0x08010999
 801098c:	080109b5 	.word	0x080109b5
 8010990:	080109cb 	.word	0x080109cb
 8010994:	080109a7 	.word	0x080109a7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8010998:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 801099c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80109a0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80109a4:	e012      	b.n	80109cc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80109a6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80109aa:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80109ae:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80109b2:	e00b      	b.n	80109cc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80109b4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80109b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80109bc:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80109c0:	e004      	b.n	80109cc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80109c2:	2301      	movs	r3, #1
 80109c4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80109c8:	e000      	b.n	80109cc <USB_ActivateEndpoint+0x7c>
      break;
 80109ca:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80109cc:	687a      	ldr	r2, [r7, #4]
 80109ce:	683b      	ldr	r3, [r7, #0]
 80109d0:	781b      	ldrb	r3, [r3, #0]
 80109d2:	009b      	lsls	r3, r3, #2
 80109d4:	441a      	add	r2, r3
 80109d6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80109da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80109de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80109e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80109e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80109ea:	b29b      	uxth	r3, r3
 80109ec:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80109ee:	687a      	ldr	r2, [r7, #4]
 80109f0:	683b      	ldr	r3, [r7, #0]
 80109f2:	781b      	ldrb	r3, [r3, #0]
 80109f4:	009b      	lsls	r3, r3, #2
 80109f6:	4413      	add	r3, r2
 80109f8:	881b      	ldrh	r3, [r3, #0]
 80109fa:	b29b      	uxth	r3, r3
 80109fc:	b21b      	sxth	r3, r3
 80109fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010a06:	b21a      	sxth	r2, r3
 8010a08:	683b      	ldr	r3, [r7, #0]
 8010a0a:	781b      	ldrb	r3, [r3, #0]
 8010a0c:	b21b      	sxth	r3, r3
 8010a0e:	4313      	orrs	r3, r2
 8010a10:	b21b      	sxth	r3, r3
 8010a12:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8010a16:	687a      	ldr	r2, [r7, #4]
 8010a18:	683b      	ldr	r3, [r7, #0]
 8010a1a:	781b      	ldrb	r3, [r3, #0]
 8010a1c:	009b      	lsls	r3, r3, #2
 8010a1e:	441a      	add	r2, r3
 8010a20:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8010a24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010a28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010a2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010a30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010a34:	b29b      	uxth	r3, r3
 8010a36:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8010a38:	683b      	ldr	r3, [r7, #0]
 8010a3a:	7b1b      	ldrb	r3, [r3, #12]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	f040 8180 	bne.w	8010d42 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8010a42:	683b      	ldr	r3, [r7, #0]
 8010a44:	785b      	ldrb	r3, [r3, #1]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	f000 8084 	beq.w	8010b54 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	61bb      	str	r3, [r7, #24]
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010a56:	b29b      	uxth	r3, r3
 8010a58:	461a      	mov	r2, r3
 8010a5a:	69bb      	ldr	r3, [r7, #24]
 8010a5c:	4413      	add	r3, r2
 8010a5e:	61bb      	str	r3, [r7, #24]
 8010a60:	683b      	ldr	r3, [r7, #0]
 8010a62:	781b      	ldrb	r3, [r3, #0]
 8010a64:	00da      	lsls	r2, r3, #3
 8010a66:	69bb      	ldr	r3, [r7, #24]
 8010a68:	4413      	add	r3, r2
 8010a6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010a6e:	617b      	str	r3, [r7, #20]
 8010a70:	683b      	ldr	r3, [r7, #0]
 8010a72:	88db      	ldrh	r3, [r3, #6]
 8010a74:	085b      	lsrs	r3, r3, #1
 8010a76:	b29b      	uxth	r3, r3
 8010a78:	005b      	lsls	r3, r3, #1
 8010a7a:	b29a      	uxth	r2, r3
 8010a7c:	697b      	ldr	r3, [r7, #20]
 8010a7e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010a80:	687a      	ldr	r2, [r7, #4]
 8010a82:	683b      	ldr	r3, [r7, #0]
 8010a84:	781b      	ldrb	r3, [r3, #0]
 8010a86:	009b      	lsls	r3, r3, #2
 8010a88:	4413      	add	r3, r2
 8010a8a:	881b      	ldrh	r3, [r3, #0]
 8010a8c:	827b      	strh	r3, [r7, #18]
 8010a8e:	8a7b      	ldrh	r3, [r7, #18]
 8010a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d01b      	beq.n	8010ad0 <USB_ActivateEndpoint+0x180>
 8010a98:	687a      	ldr	r2, [r7, #4]
 8010a9a:	683b      	ldr	r3, [r7, #0]
 8010a9c:	781b      	ldrb	r3, [r3, #0]
 8010a9e:	009b      	lsls	r3, r3, #2
 8010aa0:	4413      	add	r3, r2
 8010aa2:	881b      	ldrh	r3, [r3, #0]
 8010aa4:	b29b      	uxth	r3, r3
 8010aa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010aae:	823b      	strh	r3, [r7, #16]
 8010ab0:	687a      	ldr	r2, [r7, #4]
 8010ab2:	683b      	ldr	r3, [r7, #0]
 8010ab4:	781b      	ldrb	r3, [r3, #0]
 8010ab6:	009b      	lsls	r3, r3, #2
 8010ab8:	441a      	add	r2, r3
 8010aba:	8a3b      	ldrh	r3, [r7, #16]
 8010abc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010ac0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010ac4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010ac8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010acc:	b29b      	uxth	r3, r3
 8010ace:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010ad0:	683b      	ldr	r3, [r7, #0]
 8010ad2:	78db      	ldrb	r3, [r3, #3]
 8010ad4:	2b01      	cmp	r3, #1
 8010ad6:	d020      	beq.n	8010b1a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010ad8:	687a      	ldr	r2, [r7, #4]
 8010ada:	683b      	ldr	r3, [r7, #0]
 8010adc:	781b      	ldrb	r3, [r3, #0]
 8010ade:	009b      	lsls	r3, r3, #2
 8010ae0:	4413      	add	r3, r2
 8010ae2:	881b      	ldrh	r3, [r3, #0]
 8010ae4:	b29b      	uxth	r3, r3
 8010ae6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010aea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010aee:	81bb      	strh	r3, [r7, #12]
 8010af0:	89bb      	ldrh	r3, [r7, #12]
 8010af2:	f083 0320 	eor.w	r3, r3, #32
 8010af6:	81bb      	strh	r3, [r7, #12]
 8010af8:	687a      	ldr	r2, [r7, #4]
 8010afa:	683b      	ldr	r3, [r7, #0]
 8010afc:	781b      	ldrb	r3, [r3, #0]
 8010afe:	009b      	lsls	r3, r3, #2
 8010b00:	441a      	add	r2, r3
 8010b02:	89bb      	ldrh	r3, [r7, #12]
 8010b04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010b08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010b0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010b10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010b14:	b29b      	uxth	r3, r3
 8010b16:	8013      	strh	r3, [r2, #0]
 8010b18:	e3f9      	b.n	801130e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010b1a:	687a      	ldr	r2, [r7, #4]
 8010b1c:	683b      	ldr	r3, [r7, #0]
 8010b1e:	781b      	ldrb	r3, [r3, #0]
 8010b20:	009b      	lsls	r3, r3, #2
 8010b22:	4413      	add	r3, r2
 8010b24:	881b      	ldrh	r3, [r3, #0]
 8010b26:	b29b      	uxth	r3, r3
 8010b28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010b2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010b30:	81fb      	strh	r3, [r7, #14]
 8010b32:	687a      	ldr	r2, [r7, #4]
 8010b34:	683b      	ldr	r3, [r7, #0]
 8010b36:	781b      	ldrb	r3, [r3, #0]
 8010b38:	009b      	lsls	r3, r3, #2
 8010b3a:	441a      	add	r2, r3
 8010b3c:	89fb      	ldrh	r3, [r7, #14]
 8010b3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010b42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010b46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010b4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010b4e:	b29b      	uxth	r3, r3
 8010b50:	8013      	strh	r3, [r2, #0]
 8010b52:	e3dc      	b.n	801130e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	633b      	str	r3, [r7, #48]	@ 0x30
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010b5e:	b29b      	uxth	r3, r3
 8010b60:	461a      	mov	r2, r3
 8010b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b64:	4413      	add	r3, r2
 8010b66:	633b      	str	r3, [r7, #48]	@ 0x30
 8010b68:	683b      	ldr	r3, [r7, #0]
 8010b6a:	781b      	ldrb	r3, [r3, #0]
 8010b6c:	00da      	lsls	r2, r3, #3
 8010b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b70:	4413      	add	r3, r2
 8010b72:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8010b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010b78:	683b      	ldr	r3, [r7, #0]
 8010b7a:	88db      	ldrh	r3, [r3, #6]
 8010b7c:	085b      	lsrs	r3, r3, #1
 8010b7e:	b29b      	uxth	r3, r3
 8010b80:	005b      	lsls	r3, r3, #1
 8010b82:	b29a      	uxth	r2, r3
 8010b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b86:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010b92:	b29b      	uxth	r3, r3
 8010b94:	461a      	mov	r2, r3
 8010b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b98:	4413      	add	r3, r2
 8010b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010b9c:	683b      	ldr	r3, [r7, #0]
 8010b9e:	781b      	ldrb	r3, [r3, #0]
 8010ba0:	00da      	lsls	r2, r3, #3
 8010ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ba4:	4413      	add	r3, r2
 8010ba6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010baa:	627b      	str	r3, [r7, #36]	@ 0x24
 8010bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bae:	881b      	ldrh	r3, [r3, #0]
 8010bb0:	b29b      	uxth	r3, r3
 8010bb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010bb6:	b29a      	uxth	r2, r3
 8010bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bba:	801a      	strh	r2, [r3, #0]
 8010bbc:	683b      	ldr	r3, [r7, #0]
 8010bbe:	691b      	ldr	r3, [r3, #16]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d10a      	bne.n	8010bda <USB_ActivateEndpoint+0x28a>
 8010bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bc6:	881b      	ldrh	r3, [r3, #0]
 8010bc8:	b29b      	uxth	r3, r3
 8010bca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010bce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010bd2:	b29a      	uxth	r2, r3
 8010bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bd6:	801a      	strh	r2, [r3, #0]
 8010bd8:	e041      	b.n	8010c5e <USB_ActivateEndpoint+0x30e>
 8010bda:	683b      	ldr	r3, [r7, #0]
 8010bdc:	691b      	ldr	r3, [r3, #16]
 8010bde:	2b3e      	cmp	r3, #62	@ 0x3e
 8010be0:	d81c      	bhi.n	8010c1c <USB_ActivateEndpoint+0x2cc>
 8010be2:	683b      	ldr	r3, [r7, #0]
 8010be4:	691b      	ldr	r3, [r3, #16]
 8010be6:	085b      	lsrs	r3, r3, #1
 8010be8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010bec:	683b      	ldr	r3, [r7, #0]
 8010bee:	691b      	ldr	r3, [r3, #16]
 8010bf0:	f003 0301 	and.w	r3, r3, #1
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d004      	beq.n	8010c02 <USB_ActivateEndpoint+0x2b2>
 8010bf8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010bfc:	3301      	adds	r3, #1
 8010bfe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c04:	881b      	ldrh	r3, [r3, #0]
 8010c06:	b29a      	uxth	r2, r3
 8010c08:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010c0c:	b29b      	uxth	r3, r3
 8010c0e:	029b      	lsls	r3, r3, #10
 8010c10:	b29b      	uxth	r3, r3
 8010c12:	4313      	orrs	r3, r2
 8010c14:	b29a      	uxth	r2, r3
 8010c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c18:	801a      	strh	r2, [r3, #0]
 8010c1a:	e020      	b.n	8010c5e <USB_ActivateEndpoint+0x30e>
 8010c1c:	683b      	ldr	r3, [r7, #0]
 8010c1e:	691b      	ldr	r3, [r3, #16]
 8010c20:	095b      	lsrs	r3, r3, #5
 8010c22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010c26:	683b      	ldr	r3, [r7, #0]
 8010c28:	691b      	ldr	r3, [r3, #16]
 8010c2a:	f003 031f 	and.w	r3, r3, #31
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d104      	bne.n	8010c3c <USB_ActivateEndpoint+0x2ec>
 8010c32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010c36:	3b01      	subs	r3, #1
 8010c38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c3e:	881b      	ldrh	r3, [r3, #0]
 8010c40:	b29a      	uxth	r2, r3
 8010c42:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010c46:	b29b      	uxth	r3, r3
 8010c48:	029b      	lsls	r3, r3, #10
 8010c4a:	b29b      	uxth	r3, r3
 8010c4c:	4313      	orrs	r3, r2
 8010c4e:	b29b      	uxth	r3, r3
 8010c50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010c54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010c58:	b29a      	uxth	r2, r3
 8010c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c5c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010c5e:	687a      	ldr	r2, [r7, #4]
 8010c60:	683b      	ldr	r3, [r7, #0]
 8010c62:	781b      	ldrb	r3, [r3, #0]
 8010c64:	009b      	lsls	r3, r3, #2
 8010c66:	4413      	add	r3, r2
 8010c68:	881b      	ldrh	r3, [r3, #0]
 8010c6a:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010c6c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010c6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d01b      	beq.n	8010cae <USB_ActivateEndpoint+0x35e>
 8010c76:	687a      	ldr	r2, [r7, #4]
 8010c78:	683b      	ldr	r3, [r7, #0]
 8010c7a:	781b      	ldrb	r3, [r3, #0]
 8010c7c:	009b      	lsls	r3, r3, #2
 8010c7e:	4413      	add	r3, r2
 8010c80:	881b      	ldrh	r3, [r3, #0]
 8010c82:	b29b      	uxth	r3, r3
 8010c84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010c88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010c8c:	843b      	strh	r3, [r7, #32]
 8010c8e:	687a      	ldr	r2, [r7, #4]
 8010c90:	683b      	ldr	r3, [r7, #0]
 8010c92:	781b      	ldrb	r3, [r3, #0]
 8010c94:	009b      	lsls	r3, r3, #2
 8010c96:	441a      	add	r2, r3
 8010c98:	8c3b      	ldrh	r3, [r7, #32]
 8010c9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010ca2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010ca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010caa:	b29b      	uxth	r3, r3
 8010cac:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8010cae:	683b      	ldr	r3, [r7, #0]
 8010cb0:	781b      	ldrb	r3, [r3, #0]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d124      	bne.n	8010d00 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010cb6:	687a      	ldr	r2, [r7, #4]
 8010cb8:	683b      	ldr	r3, [r7, #0]
 8010cba:	781b      	ldrb	r3, [r3, #0]
 8010cbc:	009b      	lsls	r3, r3, #2
 8010cbe:	4413      	add	r3, r2
 8010cc0:	881b      	ldrh	r3, [r3, #0]
 8010cc2:	b29b      	uxth	r3, r3
 8010cc4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010cc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ccc:	83bb      	strh	r3, [r7, #28]
 8010cce:	8bbb      	ldrh	r3, [r7, #28]
 8010cd0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010cd4:	83bb      	strh	r3, [r7, #28]
 8010cd6:	8bbb      	ldrh	r3, [r7, #28]
 8010cd8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010cdc:	83bb      	strh	r3, [r7, #28]
 8010cde:	687a      	ldr	r2, [r7, #4]
 8010ce0:	683b      	ldr	r3, [r7, #0]
 8010ce2:	781b      	ldrb	r3, [r3, #0]
 8010ce4:	009b      	lsls	r3, r3, #2
 8010ce6:	441a      	add	r2, r3
 8010ce8:	8bbb      	ldrh	r3, [r7, #28]
 8010cea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010cee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010cf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010cf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010cfa:	b29b      	uxth	r3, r3
 8010cfc:	8013      	strh	r3, [r2, #0]
 8010cfe:	e306      	b.n	801130e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8010d00:	687a      	ldr	r2, [r7, #4]
 8010d02:	683b      	ldr	r3, [r7, #0]
 8010d04:	781b      	ldrb	r3, [r3, #0]
 8010d06:	009b      	lsls	r3, r3, #2
 8010d08:	4413      	add	r3, r2
 8010d0a:	881b      	ldrh	r3, [r3, #0]
 8010d0c:	b29b      	uxth	r3, r3
 8010d0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010d16:	83fb      	strh	r3, [r7, #30]
 8010d18:	8bfb      	ldrh	r3, [r7, #30]
 8010d1a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010d1e:	83fb      	strh	r3, [r7, #30]
 8010d20:	687a      	ldr	r2, [r7, #4]
 8010d22:	683b      	ldr	r3, [r7, #0]
 8010d24:	781b      	ldrb	r3, [r3, #0]
 8010d26:	009b      	lsls	r3, r3, #2
 8010d28:	441a      	add	r2, r3
 8010d2a:	8bfb      	ldrh	r3, [r7, #30]
 8010d2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010d38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d3c:	b29b      	uxth	r3, r3
 8010d3e:	8013      	strh	r3, [r2, #0]
 8010d40:	e2e5      	b.n	801130e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8010d42:	683b      	ldr	r3, [r7, #0]
 8010d44:	78db      	ldrb	r3, [r3, #3]
 8010d46:	2b02      	cmp	r3, #2
 8010d48:	d11e      	bne.n	8010d88 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8010d4a:	687a      	ldr	r2, [r7, #4]
 8010d4c:	683b      	ldr	r3, [r7, #0]
 8010d4e:	781b      	ldrb	r3, [r3, #0]
 8010d50:	009b      	lsls	r3, r3, #2
 8010d52:	4413      	add	r3, r2
 8010d54:	881b      	ldrh	r3, [r3, #0]
 8010d56:	b29b      	uxth	r3, r3
 8010d58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010d5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010d60:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8010d64:	687a      	ldr	r2, [r7, #4]
 8010d66:	683b      	ldr	r3, [r7, #0]
 8010d68:	781b      	ldrb	r3, [r3, #0]
 8010d6a:	009b      	lsls	r3, r3, #2
 8010d6c:	441a      	add	r2, r3
 8010d6e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8010d72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d7a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8010d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d82:	b29b      	uxth	r3, r3
 8010d84:	8013      	strh	r3, [r2, #0]
 8010d86:	e01d      	b.n	8010dc4 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8010d88:	687a      	ldr	r2, [r7, #4]
 8010d8a:	683b      	ldr	r3, [r7, #0]
 8010d8c:	781b      	ldrb	r3, [r3, #0]
 8010d8e:	009b      	lsls	r3, r3, #2
 8010d90:	4413      	add	r3, r2
 8010d92:	881b      	ldrh	r3, [r3, #0]
 8010d94:	b29b      	uxth	r3, r3
 8010d96:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8010d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010d9e:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8010da2:	687a      	ldr	r2, [r7, #4]
 8010da4:	683b      	ldr	r3, [r7, #0]
 8010da6:	781b      	ldrb	r3, [r3, #0]
 8010da8:	009b      	lsls	r3, r3, #2
 8010daa:	441a      	add	r2, r3
 8010dac:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8010db0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010db4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010db8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010dbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010dc0:	b29b      	uxth	r3, r3
 8010dc2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010dce:	b29b      	uxth	r3, r3
 8010dd0:	461a      	mov	r2, r3
 8010dd2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010dd4:	4413      	add	r3, r2
 8010dd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010dd8:	683b      	ldr	r3, [r7, #0]
 8010dda:	781b      	ldrb	r3, [r3, #0]
 8010ddc:	00da      	lsls	r2, r3, #3
 8010dde:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010de0:	4413      	add	r3, r2
 8010de2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010de6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010de8:	683b      	ldr	r3, [r7, #0]
 8010dea:	891b      	ldrh	r3, [r3, #8]
 8010dec:	085b      	lsrs	r3, r3, #1
 8010dee:	b29b      	uxth	r3, r3
 8010df0:	005b      	lsls	r3, r3, #1
 8010df2:	b29a      	uxth	r2, r3
 8010df4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010df6:	801a      	strh	r2, [r3, #0]
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	677b      	str	r3, [r7, #116]	@ 0x74
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010e02:	b29b      	uxth	r3, r3
 8010e04:	461a      	mov	r2, r3
 8010e06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010e08:	4413      	add	r3, r2
 8010e0a:	677b      	str	r3, [r7, #116]	@ 0x74
 8010e0c:	683b      	ldr	r3, [r7, #0]
 8010e0e:	781b      	ldrb	r3, [r3, #0]
 8010e10:	00da      	lsls	r2, r3, #3
 8010e12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010e14:	4413      	add	r3, r2
 8010e16:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8010e1a:	673b      	str	r3, [r7, #112]	@ 0x70
 8010e1c:	683b      	ldr	r3, [r7, #0]
 8010e1e:	895b      	ldrh	r3, [r3, #10]
 8010e20:	085b      	lsrs	r3, r3, #1
 8010e22:	b29b      	uxth	r3, r3
 8010e24:	005b      	lsls	r3, r3, #1
 8010e26:	b29a      	uxth	r2, r3
 8010e28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010e2a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8010e2c:	683b      	ldr	r3, [r7, #0]
 8010e2e:	785b      	ldrb	r3, [r3, #1]
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	f040 81af 	bne.w	8011194 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010e36:	687a      	ldr	r2, [r7, #4]
 8010e38:	683b      	ldr	r3, [r7, #0]
 8010e3a:	781b      	ldrb	r3, [r3, #0]
 8010e3c:	009b      	lsls	r3, r3, #2
 8010e3e:	4413      	add	r3, r2
 8010e40:	881b      	ldrh	r3, [r3, #0]
 8010e42:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8010e46:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8010e4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d01d      	beq.n	8010e8e <USB_ActivateEndpoint+0x53e>
 8010e52:	687a      	ldr	r2, [r7, #4]
 8010e54:	683b      	ldr	r3, [r7, #0]
 8010e56:	781b      	ldrb	r3, [r3, #0]
 8010e58:	009b      	lsls	r3, r3, #2
 8010e5a:	4413      	add	r3, r2
 8010e5c:	881b      	ldrh	r3, [r3, #0]
 8010e5e:	b29b      	uxth	r3, r3
 8010e60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010e64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010e68:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8010e6c:	687a      	ldr	r2, [r7, #4]
 8010e6e:	683b      	ldr	r3, [r7, #0]
 8010e70:	781b      	ldrb	r3, [r3, #0]
 8010e72:	009b      	lsls	r3, r3, #2
 8010e74:	441a      	add	r2, r3
 8010e76:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8010e7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010e7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010e82:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e8a:	b29b      	uxth	r3, r3
 8010e8c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010e8e:	687a      	ldr	r2, [r7, #4]
 8010e90:	683b      	ldr	r3, [r7, #0]
 8010e92:	781b      	ldrb	r3, [r3, #0]
 8010e94:	009b      	lsls	r3, r3, #2
 8010e96:	4413      	add	r3, r2
 8010e98:	881b      	ldrh	r3, [r3, #0]
 8010e9a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8010e9e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8010ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d01d      	beq.n	8010ee6 <USB_ActivateEndpoint+0x596>
 8010eaa:	687a      	ldr	r2, [r7, #4]
 8010eac:	683b      	ldr	r3, [r7, #0]
 8010eae:	781b      	ldrb	r3, [r3, #0]
 8010eb0:	009b      	lsls	r3, r3, #2
 8010eb2:	4413      	add	r3, r2
 8010eb4:	881b      	ldrh	r3, [r3, #0]
 8010eb6:	b29b      	uxth	r3, r3
 8010eb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010ebc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ec0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8010ec4:	687a      	ldr	r2, [r7, #4]
 8010ec6:	683b      	ldr	r3, [r7, #0]
 8010ec8:	781b      	ldrb	r3, [r3, #0]
 8010eca:	009b      	lsls	r3, r3, #2
 8010ecc:	441a      	add	r2, r3
 8010ece:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8010ed2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010ed6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010eda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010ede:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010ee2:	b29b      	uxth	r3, r3
 8010ee4:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8010ee6:	683b      	ldr	r3, [r7, #0]
 8010ee8:	785b      	ldrb	r3, [r3, #1]
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d16b      	bne.n	8010fc6 <USB_ActivateEndpoint+0x676>
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010ef8:	b29b      	uxth	r3, r3
 8010efa:	461a      	mov	r2, r3
 8010efc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010efe:	4413      	add	r3, r2
 8010f00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010f02:	683b      	ldr	r3, [r7, #0]
 8010f04:	781b      	ldrb	r3, [r3, #0]
 8010f06:	00da      	lsls	r2, r3, #3
 8010f08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f0a:	4413      	add	r3, r2
 8010f0c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010f10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010f12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f14:	881b      	ldrh	r3, [r3, #0]
 8010f16:	b29b      	uxth	r3, r3
 8010f18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010f1c:	b29a      	uxth	r2, r3
 8010f1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f20:	801a      	strh	r2, [r3, #0]
 8010f22:	683b      	ldr	r3, [r7, #0]
 8010f24:	691b      	ldr	r3, [r3, #16]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d10a      	bne.n	8010f40 <USB_ActivateEndpoint+0x5f0>
 8010f2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f2c:	881b      	ldrh	r3, [r3, #0]
 8010f2e:	b29b      	uxth	r3, r3
 8010f30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010f34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010f38:	b29a      	uxth	r2, r3
 8010f3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f3c:	801a      	strh	r2, [r3, #0]
 8010f3e:	e05d      	b.n	8010ffc <USB_ActivateEndpoint+0x6ac>
 8010f40:	683b      	ldr	r3, [r7, #0]
 8010f42:	691b      	ldr	r3, [r3, #16]
 8010f44:	2b3e      	cmp	r3, #62	@ 0x3e
 8010f46:	d81c      	bhi.n	8010f82 <USB_ActivateEndpoint+0x632>
 8010f48:	683b      	ldr	r3, [r7, #0]
 8010f4a:	691b      	ldr	r3, [r3, #16]
 8010f4c:	085b      	lsrs	r3, r3, #1
 8010f4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010f52:	683b      	ldr	r3, [r7, #0]
 8010f54:	691b      	ldr	r3, [r3, #16]
 8010f56:	f003 0301 	and.w	r3, r3, #1
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d004      	beq.n	8010f68 <USB_ActivateEndpoint+0x618>
 8010f5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010f62:	3301      	adds	r3, #1
 8010f64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010f68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f6a:	881b      	ldrh	r3, [r3, #0]
 8010f6c:	b29a      	uxth	r2, r3
 8010f6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010f72:	b29b      	uxth	r3, r3
 8010f74:	029b      	lsls	r3, r3, #10
 8010f76:	b29b      	uxth	r3, r3
 8010f78:	4313      	orrs	r3, r2
 8010f7a:	b29a      	uxth	r2, r3
 8010f7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f7e:	801a      	strh	r2, [r3, #0]
 8010f80:	e03c      	b.n	8010ffc <USB_ActivateEndpoint+0x6ac>
 8010f82:	683b      	ldr	r3, [r7, #0]
 8010f84:	691b      	ldr	r3, [r3, #16]
 8010f86:	095b      	lsrs	r3, r3, #5
 8010f88:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010f8c:	683b      	ldr	r3, [r7, #0]
 8010f8e:	691b      	ldr	r3, [r3, #16]
 8010f90:	f003 031f 	and.w	r3, r3, #31
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d104      	bne.n	8010fa2 <USB_ActivateEndpoint+0x652>
 8010f98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010f9c:	3b01      	subs	r3, #1
 8010f9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010fa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010fa4:	881b      	ldrh	r3, [r3, #0]
 8010fa6:	b29a      	uxth	r2, r3
 8010fa8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010fac:	b29b      	uxth	r3, r3
 8010fae:	029b      	lsls	r3, r3, #10
 8010fb0:	b29b      	uxth	r3, r3
 8010fb2:	4313      	orrs	r3, r2
 8010fb4:	b29b      	uxth	r3, r3
 8010fb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010fba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010fbe:	b29a      	uxth	r2, r3
 8010fc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010fc2:	801a      	strh	r2, [r3, #0]
 8010fc4:	e01a      	b.n	8010ffc <USB_ActivateEndpoint+0x6ac>
 8010fc6:	683b      	ldr	r3, [r7, #0]
 8010fc8:	785b      	ldrb	r3, [r3, #1]
 8010fca:	2b01      	cmp	r3, #1
 8010fcc:	d116      	bne.n	8010ffc <USB_ActivateEndpoint+0x6ac>
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	657b      	str	r3, [r7, #84]	@ 0x54
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010fd8:	b29b      	uxth	r3, r3
 8010fda:	461a      	mov	r2, r3
 8010fdc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010fde:	4413      	add	r3, r2
 8010fe0:	657b      	str	r3, [r7, #84]	@ 0x54
 8010fe2:	683b      	ldr	r3, [r7, #0]
 8010fe4:	781b      	ldrb	r3, [r3, #0]
 8010fe6:	00da      	lsls	r2, r3, #3
 8010fe8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010fea:	4413      	add	r3, r2
 8010fec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010ff0:	653b      	str	r3, [r7, #80]	@ 0x50
 8010ff2:	683b      	ldr	r3, [r7, #0]
 8010ff4:	691b      	ldr	r3, [r3, #16]
 8010ff6:	b29a      	uxth	r2, r3
 8010ff8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010ffa:	801a      	strh	r2, [r3, #0]
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	647b      	str	r3, [r7, #68]	@ 0x44
 8011000:	683b      	ldr	r3, [r7, #0]
 8011002:	785b      	ldrb	r3, [r3, #1]
 8011004:	2b00      	cmp	r3, #0
 8011006:	d16b      	bne.n	80110e0 <USB_ActivateEndpoint+0x790>
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011012:	b29b      	uxth	r3, r3
 8011014:	461a      	mov	r2, r3
 8011016:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011018:	4413      	add	r3, r2
 801101a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801101c:	683b      	ldr	r3, [r7, #0]
 801101e:	781b      	ldrb	r3, [r3, #0]
 8011020:	00da      	lsls	r2, r3, #3
 8011022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011024:	4413      	add	r3, r2
 8011026:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801102a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801102c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801102e:	881b      	ldrh	r3, [r3, #0]
 8011030:	b29b      	uxth	r3, r3
 8011032:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011036:	b29a      	uxth	r2, r3
 8011038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801103a:	801a      	strh	r2, [r3, #0]
 801103c:	683b      	ldr	r3, [r7, #0]
 801103e:	691b      	ldr	r3, [r3, #16]
 8011040:	2b00      	cmp	r3, #0
 8011042:	d10a      	bne.n	801105a <USB_ActivateEndpoint+0x70a>
 8011044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011046:	881b      	ldrh	r3, [r3, #0]
 8011048:	b29b      	uxth	r3, r3
 801104a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801104e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011052:	b29a      	uxth	r2, r3
 8011054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011056:	801a      	strh	r2, [r3, #0]
 8011058:	e05b      	b.n	8011112 <USB_ActivateEndpoint+0x7c2>
 801105a:	683b      	ldr	r3, [r7, #0]
 801105c:	691b      	ldr	r3, [r3, #16]
 801105e:	2b3e      	cmp	r3, #62	@ 0x3e
 8011060:	d81c      	bhi.n	801109c <USB_ActivateEndpoint+0x74c>
 8011062:	683b      	ldr	r3, [r7, #0]
 8011064:	691b      	ldr	r3, [r3, #16]
 8011066:	085b      	lsrs	r3, r3, #1
 8011068:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801106c:	683b      	ldr	r3, [r7, #0]
 801106e:	691b      	ldr	r3, [r3, #16]
 8011070:	f003 0301 	and.w	r3, r3, #1
 8011074:	2b00      	cmp	r3, #0
 8011076:	d004      	beq.n	8011082 <USB_ActivateEndpoint+0x732>
 8011078:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801107c:	3301      	adds	r3, #1
 801107e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011084:	881b      	ldrh	r3, [r3, #0]
 8011086:	b29a      	uxth	r2, r3
 8011088:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801108c:	b29b      	uxth	r3, r3
 801108e:	029b      	lsls	r3, r3, #10
 8011090:	b29b      	uxth	r3, r3
 8011092:	4313      	orrs	r3, r2
 8011094:	b29a      	uxth	r2, r3
 8011096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011098:	801a      	strh	r2, [r3, #0]
 801109a:	e03a      	b.n	8011112 <USB_ActivateEndpoint+0x7c2>
 801109c:	683b      	ldr	r3, [r7, #0]
 801109e:	691b      	ldr	r3, [r3, #16]
 80110a0:	095b      	lsrs	r3, r3, #5
 80110a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80110a6:	683b      	ldr	r3, [r7, #0]
 80110a8:	691b      	ldr	r3, [r3, #16]
 80110aa:	f003 031f 	and.w	r3, r3, #31
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d104      	bne.n	80110bc <USB_ActivateEndpoint+0x76c>
 80110b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80110b6:	3b01      	subs	r3, #1
 80110b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80110bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110be:	881b      	ldrh	r3, [r3, #0]
 80110c0:	b29a      	uxth	r2, r3
 80110c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80110c6:	b29b      	uxth	r3, r3
 80110c8:	029b      	lsls	r3, r3, #10
 80110ca:	b29b      	uxth	r3, r3
 80110cc:	4313      	orrs	r3, r2
 80110ce:	b29b      	uxth	r3, r3
 80110d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80110d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80110d8:	b29a      	uxth	r2, r3
 80110da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110dc:	801a      	strh	r2, [r3, #0]
 80110de:	e018      	b.n	8011112 <USB_ActivateEndpoint+0x7c2>
 80110e0:	683b      	ldr	r3, [r7, #0]
 80110e2:	785b      	ldrb	r3, [r3, #1]
 80110e4:	2b01      	cmp	r3, #1
 80110e6:	d114      	bne.n	8011112 <USB_ActivateEndpoint+0x7c2>
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80110ee:	b29b      	uxth	r3, r3
 80110f0:	461a      	mov	r2, r3
 80110f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110f4:	4413      	add	r3, r2
 80110f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80110f8:	683b      	ldr	r3, [r7, #0]
 80110fa:	781b      	ldrb	r3, [r3, #0]
 80110fc:	00da      	lsls	r2, r3, #3
 80110fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011100:	4413      	add	r3, r2
 8011102:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011106:	643b      	str	r3, [r7, #64]	@ 0x40
 8011108:	683b      	ldr	r3, [r7, #0]
 801110a:	691b      	ldr	r3, [r3, #16]
 801110c:	b29a      	uxth	r2, r3
 801110e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011110:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011112:	687a      	ldr	r2, [r7, #4]
 8011114:	683b      	ldr	r3, [r7, #0]
 8011116:	781b      	ldrb	r3, [r3, #0]
 8011118:	009b      	lsls	r3, r3, #2
 801111a:	4413      	add	r3, r2
 801111c:	881b      	ldrh	r3, [r3, #0]
 801111e:	b29b      	uxth	r3, r3
 8011120:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011124:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011128:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801112a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801112c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011130:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011132:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011134:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011138:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801113a:	687a      	ldr	r2, [r7, #4]
 801113c:	683b      	ldr	r3, [r7, #0]
 801113e:	781b      	ldrb	r3, [r3, #0]
 8011140:	009b      	lsls	r3, r3, #2
 8011142:	441a      	add	r2, r3
 8011144:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011146:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801114a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801114e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011156:	b29b      	uxth	r3, r3
 8011158:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801115a:	687a      	ldr	r2, [r7, #4]
 801115c:	683b      	ldr	r3, [r7, #0]
 801115e:	781b      	ldrb	r3, [r3, #0]
 8011160:	009b      	lsls	r3, r3, #2
 8011162:	4413      	add	r3, r2
 8011164:	881b      	ldrh	r3, [r3, #0]
 8011166:	b29b      	uxth	r3, r3
 8011168:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801116c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011170:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8011172:	687a      	ldr	r2, [r7, #4]
 8011174:	683b      	ldr	r3, [r7, #0]
 8011176:	781b      	ldrb	r3, [r3, #0]
 8011178:	009b      	lsls	r3, r3, #2
 801117a:	441a      	add	r2, r3
 801117c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801117e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011182:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011186:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801118a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801118e:	b29b      	uxth	r3, r3
 8011190:	8013      	strh	r3, [r2, #0]
 8011192:	e0bc      	b.n	801130e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011194:	687a      	ldr	r2, [r7, #4]
 8011196:	683b      	ldr	r3, [r7, #0]
 8011198:	781b      	ldrb	r3, [r3, #0]
 801119a:	009b      	lsls	r3, r3, #2
 801119c:	4413      	add	r3, r2
 801119e:	881b      	ldrh	r3, [r3, #0]
 80111a0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80111a4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80111a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d01d      	beq.n	80111ec <USB_ActivateEndpoint+0x89c>
 80111b0:	687a      	ldr	r2, [r7, #4]
 80111b2:	683b      	ldr	r3, [r7, #0]
 80111b4:	781b      	ldrb	r3, [r3, #0]
 80111b6:	009b      	lsls	r3, r3, #2
 80111b8:	4413      	add	r3, r2
 80111ba:	881b      	ldrh	r3, [r3, #0]
 80111bc:	b29b      	uxth	r3, r3
 80111be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80111c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80111c6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80111ca:	687a      	ldr	r2, [r7, #4]
 80111cc:	683b      	ldr	r3, [r7, #0]
 80111ce:	781b      	ldrb	r3, [r3, #0]
 80111d0:	009b      	lsls	r3, r3, #2
 80111d2:	441a      	add	r2, r3
 80111d4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80111d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80111dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80111e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80111e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80111e8:	b29b      	uxth	r3, r3
 80111ea:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80111ec:	687a      	ldr	r2, [r7, #4]
 80111ee:	683b      	ldr	r3, [r7, #0]
 80111f0:	781b      	ldrb	r3, [r3, #0]
 80111f2:	009b      	lsls	r3, r3, #2
 80111f4:	4413      	add	r3, r2
 80111f6:	881b      	ldrh	r3, [r3, #0]
 80111f8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80111fc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8011200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011204:	2b00      	cmp	r3, #0
 8011206:	d01d      	beq.n	8011244 <USB_ActivateEndpoint+0x8f4>
 8011208:	687a      	ldr	r2, [r7, #4]
 801120a:	683b      	ldr	r3, [r7, #0]
 801120c:	781b      	ldrb	r3, [r3, #0]
 801120e:	009b      	lsls	r3, r3, #2
 8011210:	4413      	add	r3, r2
 8011212:	881b      	ldrh	r3, [r3, #0]
 8011214:	b29b      	uxth	r3, r3
 8011216:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801121a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801121e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8011222:	687a      	ldr	r2, [r7, #4]
 8011224:	683b      	ldr	r3, [r7, #0]
 8011226:	781b      	ldrb	r3, [r3, #0]
 8011228:	009b      	lsls	r3, r3, #2
 801122a:	441a      	add	r2, r3
 801122c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8011230:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011234:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011238:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801123c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011240:	b29b      	uxth	r3, r3
 8011242:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011244:	683b      	ldr	r3, [r7, #0]
 8011246:	78db      	ldrb	r3, [r3, #3]
 8011248:	2b01      	cmp	r3, #1
 801124a:	d024      	beq.n	8011296 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801124c:	687a      	ldr	r2, [r7, #4]
 801124e:	683b      	ldr	r3, [r7, #0]
 8011250:	781b      	ldrb	r3, [r3, #0]
 8011252:	009b      	lsls	r3, r3, #2
 8011254:	4413      	add	r3, r2
 8011256:	881b      	ldrh	r3, [r3, #0]
 8011258:	b29b      	uxth	r3, r3
 801125a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801125e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011262:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011266:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 801126a:	f083 0320 	eor.w	r3, r3, #32
 801126e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011272:	687a      	ldr	r2, [r7, #4]
 8011274:	683b      	ldr	r3, [r7, #0]
 8011276:	781b      	ldrb	r3, [r3, #0]
 8011278:	009b      	lsls	r3, r3, #2
 801127a:	441a      	add	r2, r3
 801127c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011280:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011284:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011288:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801128c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011290:	b29b      	uxth	r3, r3
 8011292:	8013      	strh	r3, [r2, #0]
 8011294:	e01d      	b.n	80112d2 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011296:	687a      	ldr	r2, [r7, #4]
 8011298:	683b      	ldr	r3, [r7, #0]
 801129a:	781b      	ldrb	r3, [r3, #0]
 801129c:	009b      	lsls	r3, r3, #2
 801129e:	4413      	add	r3, r2
 80112a0:	881b      	ldrh	r3, [r3, #0]
 80112a2:	b29b      	uxth	r3, r3
 80112a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80112a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80112ac:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80112b0:	687a      	ldr	r2, [r7, #4]
 80112b2:	683b      	ldr	r3, [r7, #0]
 80112b4:	781b      	ldrb	r3, [r3, #0]
 80112b6:	009b      	lsls	r3, r3, #2
 80112b8:	441a      	add	r2, r3
 80112ba:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80112be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80112c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80112ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80112ce:	b29b      	uxth	r3, r3
 80112d0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80112d2:	687a      	ldr	r2, [r7, #4]
 80112d4:	683b      	ldr	r3, [r7, #0]
 80112d6:	781b      	ldrb	r3, [r3, #0]
 80112d8:	009b      	lsls	r3, r3, #2
 80112da:	4413      	add	r3, r2
 80112dc:	881b      	ldrh	r3, [r3, #0]
 80112de:	b29b      	uxth	r3, r3
 80112e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80112e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80112e8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80112ec:	687a      	ldr	r2, [r7, #4]
 80112ee:	683b      	ldr	r3, [r7, #0]
 80112f0:	781b      	ldrb	r3, [r3, #0]
 80112f2:	009b      	lsls	r3, r3, #2
 80112f4:	441a      	add	r2, r3
 80112f6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80112fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011302:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801130a:	b29b      	uxth	r3, r3
 801130c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 801130e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8011312:	4618      	mov	r0, r3
 8011314:	379c      	adds	r7, #156	@ 0x9c
 8011316:	46bd      	mov	sp, r7
 8011318:	f85d 7b04 	ldr.w	r7, [sp], #4
 801131c:	4770      	bx	lr
 801131e:	bf00      	nop

08011320 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011320:	b480      	push	{r7}
 8011322:	b08d      	sub	sp, #52	@ 0x34
 8011324:	af00      	add	r7, sp, #0
 8011326:	6078      	str	r0, [r7, #4]
 8011328:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801132a:	683b      	ldr	r3, [r7, #0]
 801132c:	7b1b      	ldrb	r3, [r3, #12]
 801132e:	2b00      	cmp	r3, #0
 8011330:	f040 808e 	bne.w	8011450 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8011334:	683b      	ldr	r3, [r7, #0]
 8011336:	785b      	ldrb	r3, [r3, #1]
 8011338:	2b00      	cmp	r3, #0
 801133a:	d044      	beq.n	80113c6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801133c:	687a      	ldr	r2, [r7, #4]
 801133e:	683b      	ldr	r3, [r7, #0]
 8011340:	781b      	ldrb	r3, [r3, #0]
 8011342:	009b      	lsls	r3, r3, #2
 8011344:	4413      	add	r3, r2
 8011346:	881b      	ldrh	r3, [r3, #0]
 8011348:	81bb      	strh	r3, [r7, #12]
 801134a:	89bb      	ldrh	r3, [r7, #12]
 801134c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011350:	2b00      	cmp	r3, #0
 8011352:	d01b      	beq.n	801138c <USB_DeactivateEndpoint+0x6c>
 8011354:	687a      	ldr	r2, [r7, #4]
 8011356:	683b      	ldr	r3, [r7, #0]
 8011358:	781b      	ldrb	r3, [r3, #0]
 801135a:	009b      	lsls	r3, r3, #2
 801135c:	4413      	add	r3, r2
 801135e:	881b      	ldrh	r3, [r3, #0]
 8011360:	b29b      	uxth	r3, r3
 8011362:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801136a:	817b      	strh	r3, [r7, #10]
 801136c:	687a      	ldr	r2, [r7, #4]
 801136e:	683b      	ldr	r3, [r7, #0]
 8011370:	781b      	ldrb	r3, [r3, #0]
 8011372:	009b      	lsls	r3, r3, #2
 8011374:	441a      	add	r2, r3
 8011376:	897b      	ldrh	r3, [r7, #10]
 8011378:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801137c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011380:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011384:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011388:	b29b      	uxth	r3, r3
 801138a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801138c:	687a      	ldr	r2, [r7, #4]
 801138e:	683b      	ldr	r3, [r7, #0]
 8011390:	781b      	ldrb	r3, [r3, #0]
 8011392:	009b      	lsls	r3, r3, #2
 8011394:	4413      	add	r3, r2
 8011396:	881b      	ldrh	r3, [r3, #0]
 8011398:	b29b      	uxth	r3, r3
 801139a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801139e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80113a2:	813b      	strh	r3, [r7, #8]
 80113a4:	687a      	ldr	r2, [r7, #4]
 80113a6:	683b      	ldr	r3, [r7, #0]
 80113a8:	781b      	ldrb	r3, [r3, #0]
 80113aa:	009b      	lsls	r3, r3, #2
 80113ac:	441a      	add	r2, r3
 80113ae:	893b      	ldrh	r3, [r7, #8]
 80113b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80113b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80113b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80113bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80113c0:	b29b      	uxth	r3, r3
 80113c2:	8013      	strh	r3, [r2, #0]
 80113c4:	e192      	b.n	80116ec <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80113c6:	687a      	ldr	r2, [r7, #4]
 80113c8:	683b      	ldr	r3, [r7, #0]
 80113ca:	781b      	ldrb	r3, [r3, #0]
 80113cc:	009b      	lsls	r3, r3, #2
 80113ce:	4413      	add	r3, r2
 80113d0:	881b      	ldrh	r3, [r3, #0]
 80113d2:	827b      	strh	r3, [r7, #18]
 80113d4:	8a7b      	ldrh	r3, [r7, #18]
 80113d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d01b      	beq.n	8011416 <USB_DeactivateEndpoint+0xf6>
 80113de:	687a      	ldr	r2, [r7, #4]
 80113e0:	683b      	ldr	r3, [r7, #0]
 80113e2:	781b      	ldrb	r3, [r3, #0]
 80113e4:	009b      	lsls	r3, r3, #2
 80113e6:	4413      	add	r3, r2
 80113e8:	881b      	ldrh	r3, [r3, #0]
 80113ea:	b29b      	uxth	r3, r3
 80113ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80113f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80113f4:	823b      	strh	r3, [r7, #16]
 80113f6:	687a      	ldr	r2, [r7, #4]
 80113f8:	683b      	ldr	r3, [r7, #0]
 80113fa:	781b      	ldrb	r3, [r3, #0]
 80113fc:	009b      	lsls	r3, r3, #2
 80113fe:	441a      	add	r2, r3
 8011400:	8a3b      	ldrh	r3, [r7, #16]
 8011402:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011406:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801140a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801140e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011412:	b29b      	uxth	r3, r3
 8011414:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011416:	687a      	ldr	r2, [r7, #4]
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	781b      	ldrb	r3, [r3, #0]
 801141c:	009b      	lsls	r3, r3, #2
 801141e:	4413      	add	r3, r2
 8011420:	881b      	ldrh	r3, [r3, #0]
 8011422:	b29b      	uxth	r3, r3
 8011424:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011428:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801142c:	81fb      	strh	r3, [r7, #14]
 801142e:	687a      	ldr	r2, [r7, #4]
 8011430:	683b      	ldr	r3, [r7, #0]
 8011432:	781b      	ldrb	r3, [r3, #0]
 8011434:	009b      	lsls	r3, r3, #2
 8011436:	441a      	add	r2, r3
 8011438:	89fb      	ldrh	r3, [r7, #14]
 801143a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801143e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011442:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011446:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801144a:	b29b      	uxth	r3, r3
 801144c:	8013      	strh	r3, [r2, #0]
 801144e:	e14d      	b.n	80116ec <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8011450:	683b      	ldr	r3, [r7, #0]
 8011452:	785b      	ldrb	r3, [r3, #1]
 8011454:	2b00      	cmp	r3, #0
 8011456:	f040 80a5 	bne.w	80115a4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801145a:	687a      	ldr	r2, [r7, #4]
 801145c:	683b      	ldr	r3, [r7, #0]
 801145e:	781b      	ldrb	r3, [r3, #0]
 8011460:	009b      	lsls	r3, r3, #2
 8011462:	4413      	add	r3, r2
 8011464:	881b      	ldrh	r3, [r3, #0]
 8011466:	843b      	strh	r3, [r7, #32]
 8011468:	8c3b      	ldrh	r3, [r7, #32]
 801146a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801146e:	2b00      	cmp	r3, #0
 8011470:	d01b      	beq.n	80114aa <USB_DeactivateEndpoint+0x18a>
 8011472:	687a      	ldr	r2, [r7, #4]
 8011474:	683b      	ldr	r3, [r7, #0]
 8011476:	781b      	ldrb	r3, [r3, #0]
 8011478:	009b      	lsls	r3, r3, #2
 801147a:	4413      	add	r3, r2
 801147c:	881b      	ldrh	r3, [r3, #0]
 801147e:	b29b      	uxth	r3, r3
 8011480:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011484:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011488:	83fb      	strh	r3, [r7, #30]
 801148a:	687a      	ldr	r2, [r7, #4]
 801148c:	683b      	ldr	r3, [r7, #0]
 801148e:	781b      	ldrb	r3, [r3, #0]
 8011490:	009b      	lsls	r3, r3, #2
 8011492:	441a      	add	r2, r3
 8011494:	8bfb      	ldrh	r3, [r7, #30]
 8011496:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801149a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801149e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80114a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114a6:	b29b      	uxth	r3, r3
 80114a8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80114aa:	687a      	ldr	r2, [r7, #4]
 80114ac:	683b      	ldr	r3, [r7, #0]
 80114ae:	781b      	ldrb	r3, [r3, #0]
 80114b0:	009b      	lsls	r3, r3, #2
 80114b2:	4413      	add	r3, r2
 80114b4:	881b      	ldrh	r3, [r3, #0]
 80114b6:	83bb      	strh	r3, [r7, #28]
 80114b8:	8bbb      	ldrh	r3, [r7, #28]
 80114ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d01b      	beq.n	80114fa <USB_DeactivateEndpoint+0x1da>
 80114c2:	687a      	ldr	r2, [r7, #4]
 80114c4:	683b      	ldr	r3, [r7, #0]
 80114c6:	781b      	ldrb	r3, [r3, #0]
 80114c8:	009b      	lsls	r3, r3, #2
 80114ca:	4413      	add	r3, r2
 80114cc:	881b      	ldrh	r3, [r3, #0]
 80114ce:	b29b      	uxth	r3, r3
 80114d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114d8:	837b      	strh	r3, [r7, #26]
 80114da:	687a      	ldr	r2, [r7, #4]
 80114dc:	683b      	ldr	r3, [r7, #0]
 80114de:	781b      	ldrb	r3, [r3, #0]
 80114e0:	009b      	lsls	r3, r3, #2
 80114e2:	441a      	add	r2, r3
 80114e4:	8b7b      	ldrh	r3, [r7, #26]
 80114e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80114ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80114ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80114f2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80114f6:	b29b      	uxth	r3, r3
 80114f8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80114fa:	687a      	ldr	r2, [r7, #4]
 80114fc:	683b      	ldr	r3, [r7, #0]
 80114fe:	781b      	ldrb	r3, [r3, #0]
 8011500:	009b      	lsls	r3, r3, #2
 8011502:	4413      	add	r3, r2
 8011504:	881b      	ldrh	r3, [r3, #0]
 8011506:	b29b      	uxth	r3, r3
 8011508:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801150c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011510:	833b      	strh	r3, [r7, #24]
 8011512:	687a      	ldr	r2, [r7, #4]
 8011514:	683b      	ldr	r3, [r7, #0]
 8011516:	781b      	ldrb	r3, [r3, #0]
 8011518:	009b      	lsls	r3, r3, #2
 801151a:	441a      	add	r2, r3
 801151c:	8b3b      	ldrh	r3, [r7, #24]
 801151e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011522:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011526:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801152a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801152e:	b29b      	uxth	r3, r3
 8011530:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011532:	687a      	ldr	r2, [r7, #4]
 8011534:	683b      	ldr	r3, [r7, #0]
 8011536:	781b      	ldrb	r3, [r3, #0]
 8011538:	009b      	lsls	r3, r3, #2
 801153a:	4413      	add	r3, r2
 801153c:	881b      	ldrh	r3, [r3, #0]
 801153e:	b29b      	uxth	r3, r3
 8011540:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011544:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011548:	82fb      	strh	r3, [r7, #22]
 801154a:	687a      	ldr	r2, [r7, #4]
 801154c:	683b      	ldr	r3, [r7, #0]
 801154e:	781b      	ldrb	r3, [r3, #0]
 8011550:	009b      	lsls	r3, r3, #2
 8011552:	441a      	add	r2, r3
 8011554:	8afb      	ldrh	r3, [r7, #22]
 8011556:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801155a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801155e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011562:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011566:	b29b      	uxth	r3, r3
 8011568:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801156a:	687a      	ldr	r2, [r7, #4]
 801156c:	683b      	ldr	r3, [r7, #0]
 801156e:	781b      	ldrb	r3, [r3, #0]
 8011570:	009b      	lsls	r3, r3, #2
 8011572:	4413      	add	r3, r2
 8011574:	881b      	ldrh	r3, [r3, #0]
 8011576:	b29b      	uxth	r3, r3
 8011578:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801157c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011580:	82bb      	strh	r3, [r7, #20]
 8011582:	687a      	ldr	r2, [r7, #4]
 8011584:	683b      	ldr	r3, [r7, #0]
 8011586:	781b      	ldrb	r3, [r3, #0]
 8011588:	009b      	lsls	r3, r3, #2
 801158a:	441a      	add	r2, r3
 801158c:	8abb      	ldrh	r3, [r7, #20]
 801158e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011592:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011596:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801159a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801159e:	b29b      	uxth	r3, r3
 80115a0:	8013      	strh	r3, [r2, #0]
 80115a2:	e0a3      	b.n	80116ec <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80115a4:	687a      	ldr	r2, [r7, #4]
 80115a6:	683b      	ldr	r3, [r7, #0]
 80115a8:	781b      	ldrb	r3, [r3, #0]
 80115aa:	009b      	lsls	r3, r3, #2
 80115ac:	4413      	add	r3, r2
 80115ae:	881b      	ldrh	r3, [r3, #0]
 80115b0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80115b2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80115b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d01b      	beq.n	80115f4 <USB_DeactivateEndpoint+0x2d4>
 80115bc:	687a      	ldr	r2, [r7, #4]
 80115be:	683b      	ldr	r3, [r7, #0]
 80115c0:	781b      	ldrb	r3, [r3, #0]
 80115c2:	009b      	lsls	r3, r3, #2
 80115c4:	4413      	add	r3, r2
 80115c6:	881b      	ldrh	r3, [r3, #0]
 80115c8:	b29b      	uxth	r3, r3
 80115ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80115ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80115d2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80115d4:	687a      	ldr	r2, [r7, #4]
 80115d6:	683b      	ldr	r3, [r7, #0]
 80115d8:	781b      	ldrb	r3, [r3, #0]
 80115da:	009b      	lsls	r3, r3, #2
 80115dc:	441a      	add	r2, r3
 80115de:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80115e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80115ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115f0:	b29b      	uxth	r3, r3
 80115f2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80115f4:	687a      	ldr	r2, [r7, #4]
 80115f6:	683b      	ldr	r3, [r7, #0]
 80115f8:	781b      	ldrb	r3, [r3, #0]
 80115fa:	009b      	lsls	r3, r3, #2
 80115fc:	4413      	add	r3, r2
 80115fe:	881b      	ldrh	r3, [r3, #0]
 8011600:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8011602:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011608:	2b00      	cmp	r3, #0
 801160a:	d01b      	beq.n	8011644 <USB_DeactivateEndpoint+0x324>
 801160c:	687a      	ldr	r2, [r7, #4]
 801160e:	683b      	ldr	r3, [r7, #0]
 8011610:	781b      	ldrb	r3, [r3, #0]
 8011612:	009b      	lsls	r3, r3, #2
 8011614:	4413      	add	r3, r2
 8011616:	881b      	ldrh	r3, [r3, #0]
 8011618:	b29b      	uxth	r3, r3
 801161a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801161e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011622:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011624:	687a      	ldr	r2, [r7, #4]
 8011626:	683b      	ldr	r3, [r7, #0]
 8011628:	781b      	ldrb	r3, [r3, #0]
 801162a:	009b      	lsls	r3, r3, #2
 801162c:	441a      	add	r2, r3
 801162e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011630:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011634:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011638:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801163c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011640:	b29b      	uxth	r3, r3
 8011642:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8011644:	687a      	ldr	r2, [r7, #4]
 8011646:	683b      	ldr	r3, [r7, #0]
 8011648:	781b      	ldrb	r3, [r3, #0]
 801164a:	009b      	lsls	r3, r3, #2
 801164c:	4413      	add	r3, r2
 801164e:	881b      	ldrh	r3, [r3, #0]
 8011650:	b29b      	uxth	r3, r3
 8011652:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801165a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801165c:	687a      	ldr	r2, [r7, #4]
 801165e:	683b      	ldr	r3, [r7, #0]
 8011660:	781b      	ldrb	r3, [r3, #0]
 8011662:	009b      	lsls	r3, r3, #2
 8011664:	441a      	add	r2, r3
 8011666:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011668:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801166c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011670:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011674:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011678:	b29b      	uxth	r3, r3
 801167a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801167c:	687a      	ldr	r2, [r7, #4]
 801167e:	683b      	ldr	r3, [r7, #0]
 8011680:	781b      	ldrb	r3, [r3, #0]
 8011682:	009b      	lsls	r3, r3, #2
 8011684:	4413      	add	r3, r2
 8011686:	881b      	ldrh	r3, [r3, #0]
 8011688:	b29b      	uxth	r3, r3
 801168a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801168e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011692:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8011694:	687a      	ldr	r2, [r7, #4]
 8011696:	683b      	ldr	r3, [r7, #0]
 8011698:	781b      	ldrb	r3, [r3, #0]
 801169a:	009b      	lsls	r3, r3, #2
 801169c:	441a      	add	r2, r3
 801169e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80116a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80116ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116b0:	b29b      	uxth	r3, r3
 80116b2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80116b4:	687a      	ldr	r2, [r7, #4]
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	781b      	ldrb	r3, [r3, #0]
 80116ba:	009b      	lsls	r3, r3, #2
 80116bc:	4413      	add	r3, r2
 80116be:	881b      	ldrh	r3, [r3, #0]
 80116c0:	b29b      	uxth	r3, r3
 80116c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80116c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80116ca:	847b      	strh	r3, [r7, #34]	@ 0x22
 80116cc:	687a      	ldr	r2, [r7, #4]
 80116ce:	683b      	ldr	r3, [r7, #0]
 80116d0:	781b      	ldrb	r3, [r3, #0]
 80116d2:	009b      	lsls	r3, r3, #2
 80116d4:	441a      	add	r2, r3
 80116d6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80116d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80116e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116e8:	b29b      	uxth	r3, r3
 80116ea:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80116ec:	2300      	movs	r3, #0
}
 80116ee:	4618      	mov	r0, r3
 80116f0:	3734      	adds	r7, #52	@ 0x34
 80116f2:	46bd      	mov	sp, r7
 80116f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116f8:	4770      	bx	lr

080116fa <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80116fa:	b580      	push	{r7, lr}
 80116fc:	b0ac      	sub	sp, #176	@ 0xb0
 80116fe:	af00      	add	r7, sp, #0
 8011700:	6078      	str	r0, [r7, #4]
 8011702:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011704:	683b      	ldr	r3, [r7, #0]
 8011706:	785b      	ldrb	r3, [r3, #1]
 8011708:	2b01      	cmp	r3, #1
 801170a:	f040 84ca 	bne.w	80120a2 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 801170e:	683b      	ldr	r3, [r7, #0]
 8011710:	699a      	ldr	r2, [r3, #24]
 8011712:	683b      	ldr	r3, [r7, #0]
 8011714:	691b      	ldr	r3, [r3, #16]
 8011716:	429a      	cmp	r2, r3
 8011718:	d904      	bls.n	8011724 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 801171a:	683b      	ldr	r3, [r7, #0]
 801171c:	691b      	ldr	r3, [r3, #16]
 801171e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011722:	e003      	b.n	801172c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8011724:	683b      	ldr	r3, [r7, #0]
 8011726:	699b      	ldr	r3, [r3, #24]
 8011728:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 801172c:	683b      	ldr	r3, [r7, #0]
 801172e:	7b1b      	ldrb	r3, [r3, #12]
 8011730:	2b00      	cmp	r3, #0
 8011732:	d122      	bne.n	801177a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8011734:	683b      	ldr	r3, [r7, #0]
 8011736:	6959      	ldr	r1, [r3, #20]
 8011738:	683b      	ldr	r3, [r7, #0]
 801173a:	88da      	ldrh	r2, [r3, #6]
 801173c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011740:	b29b      	uxth	r3, r3
 8011742:	6878      	ldr	r0, [r7, #4]
 8011744:	f000 febd 	bl	80124c2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	613b      	str	r3, [r7, #16]
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011752:	b29b      	uxth	r3, r3
 8011754:	461a      	mov	r2, r3
 8011756:	693b      	ldr	r3, [r7, #16]
 8011758:	4413      	add	r3, r2
 801175a:	613b      	str	r3, [r7, #16]
 801175c:	683b      	ldr	r3, [r7, #0]
 801175e:	781b      	ldrb	r3, [r3, #0]
 8011760:	00da      	lsls	r2, r3, #3
 8011762:	693b      	ldr	r3, [r7, #16]
 8011764:	4413      	add	r3, r2
 8011766:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801176a:	60fb      	str	r3, [r7, #12]
 801176c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011770:	b29a      	uxth	r2, r3
 8011772:	68fb      	ldr	r3, [r7, #12]
 8011774:	801a      	strh	r2, [r3, #0]
 8011776:	f000 bc6f 	b.w	8012058 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 801177a:	683b      	ldr	r3, [r7, #0]
 801177c:	78db      	ldrb	r3, [r3, #3]
 801177e:	2b02      	cmp	r3, #2
 8011780:	f040 831e 	bne.w	8011dc0 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8011784:	683b      	ldr	r3, [r7, #0]
 8011786:	6a1a      	ldr	r2, [r3, #32]
 8011788:	683b      	ldr	r3, [r7, #0]
 801178a:	691b      	ldr	r3, [r3, #16]
 801178c:	429a      	cmp	r2, r3
 801178e:	f240 82cf 	bls.w	8011d30 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011792:	687a      	ldr	r2, [r7, #4]
 8011794:	683b      	ldr	r3, [r7, #0]
 8011796:	781b      	ldrb	r3, [r3, #0]
 8011798:	009b      	lsls	r3, r3, #2
 801179a:	4413      	add	r3, r2
 801179c:	881b      	ldrh	r3, [r3, #0]
 801179e:	b29b      	uxth	r3, r3
 80117a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80117a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117a8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80117ac:	687a      	ldr	r2, [r7, #4]
 80117ae:	683b      	ldr	r3, [r7, #0]
 80117b0:	781b      	ldrb	r3, [r3, #0]
 80117b2:	009b      	lsls	r3, r3, #2
 80117b4:	441a      	add	r2, r3
 80117b6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80117ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117c2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80117c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117ca:	b29b      	uxth	r3, r3
 80117cc:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80117ce:	683b      	ldr	r3, [r7, #0]
 80117d0:	6a1a      	ldr	r2, [r3, #32]
 80117d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117d6:	1ad2      	subs	r2, r2, r3
 80117d8:	683b      	ldr	r3, [r7, #0]
 80117da:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80117dc:	687a      	ldr	r2, [r7, #4]
 80117de:	683b      	ldr	r3, [r7, #0]
 80117e0:	781b      	ldrb	r3, [r3, #0]
 80117e2:	009b      	lsls	r3, r3, #2
 80117e4:	4413      	add	r3, r2
 80117e6:	881b      	ldrh	r3, [r3, #0]
 80117e8:	b29b      	uxth	r3, r3
 80117ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	f000 814f 	beq.w	8011a92 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80117f8:	683b      	ldr	r3, [r7, #0]
 80117fa:	785b      	ldrb	r3, [r3, #1]
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d16b      	bne.n	80118d8 <USB_EPStartXfer+0x1de>
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801180a:	b29b      	uxth	r3, r3
 801180c:	461a      	mov	r2, r3
 801180e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011810:	4413      	add	r3, r2
 8011812:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011814:	683b      	ldr	r3, [r7, #0]
 8011816:	781b      	ldrb	r3, [r3, #0]
 8011818:	00da      	lsls	r2, r3, #3
 801181a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801181c:	4413      	add	r3, r2
 801181e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011822:	627b      	str	r3, [r7, #36]	@ 0x24
 8011824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011826:	881b      	ldrh	r3, [r3, #0]
 8011828:	b29b      	uxth	r3, r3
 801182a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801182e:	b29a      	uxth	r2, r3
 8011830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011832:	801a      	strh	r2, [r3, #0]
 8011834:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011838:	2b00      	cmp	r3, #0
 801183a:	d10a      	bne.n	8011852 <USB_EPStartXfer+0x158>
 801183c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801183e:	881b      	ldrh	r3, [r3, #0]
 8011840:	b29b      	uxth	r3, r3
 8011842:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011846:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801184a:	b29a      	uxth	r2, r3
 801184c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801184e:	801a      	strh	r2, [r3, #0]
 8011850:	e05b      	b.n	801190a <USB_EPStartXfer+0x210>
 8011852:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011856:	2b3e      	cmp	r3, #62	@ 0x3e
 8011858:	d81c      	bhi.n	8011894 <USB_EPStartXfer+0x19a>
 801185a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801185e:	085b      	lsrs	r3, r3, #1
 8011860:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011864:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011868:	f003 0301 	and.w	r3, r3, #1
 801186c:	2b00      	cmp	r3, #0
 801186e:	d004      	beq.n	801187a <USB_EPStartXfer+0x180>
 8011870:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011874:	3301      	adds	r3, #1
 8011876:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801187a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801187c:	881b      	ldrh	r3, [r3, #0]
 801187e:	b29a      	uxth	r2, r3
 8011880:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011884:	b29b      	uxth	r3, r3
 8011886:	029b      	lsls	r3, r3, #10
 8011888:	b29b      	uxth	r3, r3
 801188a:	4313      	orrs	r3, r2
 801188c:	b29a      	uxth	r2, r3
 801188e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011890:	801a      	strh	r2, [r3, #0]
 8011892:	e03a      	b.n	801190a <USB_EPStartXfer+0x210>
 8011894:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011898:	095b      	lsrs	r3, r3, #5
 801189a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801189e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118a2:	f003 031f 	and.w	r3, r3, #31
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d104      	bne.n	80118b4 <USB_EPStartXfer+0x1ba>
 80118aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80118ae:	3b01      	subs	r3, #1
 80118b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80118b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118b6:	881b      	ldrh	r3, [r3, #0]
 80118b8:	b29a      	uxth	r2, r3
 80118ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80118be:	b29b      	uxth	r3, r3
 80118c0:	029b      	lsls	r3, r3, #10
 80118c2:	b29b      	uxth	r3, r3
 80118c4:	4313      	orrs	r3, r2
 80118c6:	b29b      	uxth	r3, r3
 80118c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80118cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80118d0:	b29a      	uxth	r2, r3
 80118d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118d4:	801a      	strh	r2, [r3, #0]
 80118d6:	e018      	b.n	801190a <USB_EPStartXfer+0x210>
 80118d8:	683b      	ldr	r3, [r7, #0]
 80118da:	785b      	ldrb	r3, [r3, #1]
 80118dc:	2b01      	cmp	r3, #1
 80118de:	d114      	bne.n	801190a <USB_EPStartXfer+0x210>
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80118e6:	b29b      	uxth	r3, r3
 80118e8:	461a      	mov	r2, r3
 80118ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118ec:	4413      	add	r3, r2
 80118ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80118f0:	683b      	ldr	r3, [r7, #0]
 80118f2:	781b      	ldrb	r3, [r3, #0]
 80118f4:	00da      	lsls	r2, r3, #3
 80118f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118f8:	4413      	add	r3, r2
 80118fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80118fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011900:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011904:	b29a      	uxth	r2, r3
 8011906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011908:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 801190a:	683b      	ldr	r3, [r7, #0]
 801190c:	895b      	ldrh	r3, [r3, #10]
 801190e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011912:	683b      	ldr	r3, [r7, #0]
 8011914:	6959      	ldr	r1, [r3, #20]
 8011916:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801191a:	b29b      	uxth	r3, r3
 801191c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011920:	6878      	ldr	r0, [r7, #4]
 8011922:	f000 fdce 	bl	80124c2 <USB_WritePMA>
            ep->xfer_buff += len;
 8011926:	683b      	ldr	r3, [r7, #0]
 8011928:	695a      	ldr	r2, [r3, #20]
 801192a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801192e:	441a      	add	r2, r3
 8011930:	683b      	ldr	r3, [r7, #0]
 8011932:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011934:	683b      	ldr	r3, [r7, #0]
 8011936:	6a1a      	ldr	r2, [r3, #32]
 8011938:	683b      	ldr	r3, [r7, #0]
 801193a:	691b      	ldr	r3, [r3, #16]
 801193c:	429a      	cmp	r2, r3
 801193e:	d907      	bls.n	8011950 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8011940:	683b      	ldr	r3, [r7, #0]
 8011942:	6a1a      	ldr	r2, [r3, #32]
 8011944:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011948:	1ad2      	subs	r2, r2, r3
 801194a:	683b      	ldr	r3, [r7, #0]
 801194c:	621a      	str	r2, [r3, #32]
 801194e:	e006      	b.n	801195e <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8011950:	683b      	ldr	r3, [r7, #0]
 8011952:	6a1b      	ldr	r3, [r3, #32]
 8011954:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8011958:	683b      	ldr	r3, [r7, #0]
 801195a:	2200      	movs	r2, #0
 801195c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801195e:	683b      	ldr	r3, [r7, #0]
 8011960:	785b      	ldrb	r3, [r3, #1]
 8011962:	2b00      	cmp	r3, #0
 8011964:	d16b      	bne.n	8011a3e <USB_EPStartXfer+0x344>
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	61bb      	str	r3, [r7, #24]
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011970:	b29b      	uxth	r3, r3
 8011972:	461a      	mov	r2, r3
 8011974:	69bb      	ldr	r3, [r7, #24]
 8011976:	4413      	add	r3, r2
 8011978:	61bb      	str	r3, [r7, #24]
 801197a:	683b      	ldr	r3, [r7, #0]
 801197c:	781b      	ldrb	r3, [r3, #0]
 801197e:	00da      	lsls	r2, r3, #3
 8011980:	69bb      	ldr	r3, [r7, #24]
 8011982:	4413      	add	r3, r2
 8011984:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011988:	617b      	str	r3, [r7, #20]
 801198a:	697b      	ldr	r3, [r7, #20]
 801198c:	881b      	ldrh	r3, [r3, #0]
 801198e:	b29b      	uxth	r3, r3
 8011990:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011994:	b29a      	uxth	r2, r3
 8011996:	697b      	ldr	r3, [r7, #20]
 8011998:	801a      	strh	r2, [r3, #0]
 801199a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d10a      	bne.n	80119b8 <USB_EPStartXfer+0x2be>
 80119a2:	697b      	ldr	r3, [r7, #20]
 80119a4:	881b      	ldrh	r3, [r3, #0]
 80119a6:	b29b      	uxth	r3, r3
 80119a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80119ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80119b0:	b29a      	uxth	r2, r3
 80119b2:	697b      	ldr	r3, [r7, #20]
 80119b4:	801a      	strh	r2, [r3, #0]
 80119b6:	e05d      	b.n	8011a74 <USB_EPStartXfer+0x37a>
 80119b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80119be:	d81c      	bhi.n	80119fa <USB_EPStartXfer+0x300>
 80119c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119c4:	085b      	lsrs	r3, r3, #1
 80119c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80119ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119ce:	f003 0301 	and.w	r3, r3, #1
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d004      	beq.n	80119e0 <USB_EPStartXfer+0x2e6>
 80119d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80119da:	3301      	adds	r3, #1
 80119dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80119e0:	697b      	ldr	r3, [r7, #20]
 80119e2:	881b      	ldrh	r3, [r3, #0]
 80119e4:	b29a      	uxth	r2, r3
 80119e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80119ea:	b29b      	uxth	r3, r3
 80119ec:	029b      	lsls	r3, r3, #10
 80119ee:	b29b      	uxth	r3, r3
 80119f0:	4313      	orrs	r3, r2
 80119f2:	b29a      	uxth	r2, r3
 80119f4:	697b      	ldr	r3, [r7, #20]
 80119f6:	801a      	strh	r2, [r3, #0]
 80119f8:	e03c      	b.n	8011a74 <USB_EPStartXfer+0x37a>
 80119fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119fe:	095b      	lsrs	r3, r3, #5
 8011a00:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011a04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a08:	f003 031f 	and.w	r3, r3, #31
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d104      	bne.n	8011a1a <USB_EPStartXfer+0x320>
 8011a10:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011a14:	3b01      	subs	r3, #1
 8011a16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011a1a:	697b      	ldr	r3, [r7, #20]
 8011a1c:	881b      	ldrh	r3, [r3, #0]
 8011a1e:	b29a      	uxth	r2, r3
 8011a20:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011a24:	b29b      	uxth	r3, r3
 8011a26:	029b      	lsls	r3, r3, #10
 8011a28:	b29b      	uxth	r3, r3
 8011a2a:	4313      	orrs	r3, r2
 8011a2c:	b29b      	uxth	r3, r3
 8011a2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011a32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011a36:	b29a      	uxth	r2, r3
 8011a38:	697b      	ldr	r3, [r7, #20]
 8011a3a:	801a      	strh	r2, [r3, #0]
 8011a3c:	e01a      	b.n	8011a74 <USB_EPStartXfer+0x37a>
 8011a3e:	683b      	ldr	r3, [r7, #0]
 8011a40:	785b      	ldrb	r3, [r3, #1]
 8011a42:	2b01      	cmp	r3, #1
 8011a44:	d116      	bne.n	8011a74 <USB_EPStartXfer+0x37a>
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	623b      	str	r3, [r7, #32]
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011a50:	b29b      	uxth	r3, r3
 8011a52:	461a      	mov	r2, r3
 8011a54:	6a3b      	ldr	r3, [r7, #32]
 8011a56:	4413      	add	r3, r2
 8011a58:	623b      	str	r3, [r7, #32]
 8011a5a:	683b      	ldr	r3, [r7, #0]
 8011a5c:	781b      	ldrb	r3, [r3, #0]
 8011a5e:	00da      	lsls	r2, r3, #3
 8011a60:	6a3b      	ldr	r3, [r7, #32]
 8011a62:	4413      	add	r3, r2
 8011a64:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011a68:	61fb      	str	r3, [r7, #28]
 8011a6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a6e:	b29a      	uxth	r2, r3
 8011a70:	69fb      	ldr	r3, [r7, #28]
 8011a72:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011a74:	683b      	ldr	r3, [r7, #0]
 8011a76:	891b      	ldrh	r3, [r3, #8]
 8011a78:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011a7c:	683b      	ldr	r3, [r7, #0]
 8011a7e:	6959      	ldr	r1, [r3, #20]
 8011a80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a84:	b29b      	uxth	r3, r3
 8011a86:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011a8a:	6878      	ldr	r0, [r7, #4]
 8011a8c:	f000 fd19 	bl	80124c2 <USB_WritePMA>
 8011a90:	e2e2      	b.n	8012058 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011a92:	683b      	ldr	r3, [r7, #0]
 8011a94:	785b      	ldrb	r3, [r3, #1]
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d16b      	bne.n	8011b72 <USB_EPStartXfer+0x478>
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011aa4:	b29b      	uxth	r3, r3
 8011aa6:	461a      	mov	r2, r3
 8011aa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011aaa:	4413      	add	r3, r2
 8011aac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011aae:	683b      	ldr	r3, [r7, #0]
 8011ab0:	781b      	ldrb	r3, [r3, #0]
 8011ab2:	00da      	lsls	r2, r3, #3
 8011ab4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ab6:	4413      	add	r3, r2
 8011ab8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011abc:	647b      	str	r3, [r7, #68]	@ 0x44
 8011abe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011ac0:	881b      	ldrh	r3, [r3, #0]
 8011ac2:	b29b      	uxth	r3, r3
 8011ac4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011ac8:	b29a      	uxth	r2, r3
 8011aca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011acc:	801a      	strh	r2, [r3, #0]
 8011ace:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d10a      	bne.n	8011aec <USB_EPStartXfer+0x3f2>
 8011ad6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011ad8:	881b      	ldrh	r3, [r3, #0]
 8011ada:	b29b      	uxth	r3, r3
 8011adc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011ae0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ae4:	b29a      	uxth	r2, r3
 8011ae6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011ae8:	801a      	strh	r2, [r3, #0]
 8011aea:	e05d      	b.n	8011ba8 <USB_EPStartXfer+0x4ae>
 8011aec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011af0:	2b3e      	cmp	r3, #62	@ 0x3e
 8011af2:	d81c      	bhi.n	8011b2e <USB_EPStartXfer+0x434>
 8011af4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011af8:	085b      	lsrs	r3, r3, #1
 8011afa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011afe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b02:	f003 0301 	and.w	r3, r3, #1
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d004      	beq.n	8011b14 <USB_EPStartXfer+0x41a>
 8011b0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011b0e:	3301      	adds	r3, #1
 8011b10:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011b14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b16:	881b      	ldrh	r3, [r3, #0]
 8011b18:	b29a      	uxth	r2, r3
 8011b1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011b1e:	b29b      	uxth	r3, r3
 8011b20:	029b      	lsls	r3, r3, #10
 8011b22:	b29b      	uxth	r3, r3
 8011b24:	4313      	orrs	r3, r2
 8011b26:	b29a      	uxth	r2, r3
 8011b28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b2a:	801a      	strh	r2, [r3, #0]
 8011b2c:	e03c      	b.n	8011ba8 <USB_EPStartXfer+0x4ae>
 8011b2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b32:	095b      	lsrs	r3, r3, #5
 8011b34:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011b38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b3c:	f003 031f 	and.w	r3, r3, #31
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d104      	bne.n	8011b4e <USB_EPStartXfer+0x454>
 8011b44:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011b48:	3b01      	subs	r3, #1
 8011b4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011b4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b50:	881b      	ldrh	r3, [r3, #0]
 8011b52:	b29a      	uxth	r2, r3
 8011b54:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011b58:	b29b      	uxth	r3, r3
 8011b5a:	029b      	lsls	r3, r3, #10
 8011b5c:	b29b      	uxth	r3, r3
 8011b5e:	4313      	orrs	r3, r2
 8011b60:	b29b      	uxth	r3, r3
 8011b62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b6a:	b29a      	uxth	r2, r3
 8011b6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b6e:	801a      	strh	r2, [r3, #0]
 8011b70:	e01a      	b.n	8011ba8 <USB_EPStartXfer+0x4ae>
 8011b72:	683b      	ldr	r3, [r7, #0]
 8011b74:	785b      	ldrb	r3, [r3, #1]
 8011b76:	2b01      	cmp	r3, #1
 8011b78:	d116      	bne.n	8011ba8 <USB_EPStartXfer+0x4ae>
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011b84:	b29b      	uxth	r3, r3
 8011b86:	461a      	mov	r2, r3
 8011b88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011b8a:	4413      	add	r3, r2
 8011b8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8011b8e:	683b      	ldr	r3, [r7, #0]
 8011b90:	781b      	ldrb	r3, [r3, #0]
 8011b92:	00da      	lsls	r2, r3, #3
 8011b94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011b96:	4413      	add	r3, r2
 8011b98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011b9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011b9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ba2:	b29a      	uxth	r2, r3
 8011ba4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011ba6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011ba8:	683b      	ldr	r3, [r7, #0]
 8011baa:	891b      	ldrh	r3, [r3, #8]
 8011bac:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011bb0:	683b      	ldr	r3, [r7, #0]
 8011bb2:	6959      	ldr	r1, [r3, #20]
 8011bb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011bb8:	b29b      	uxth	r3, r3
 8011bba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011bbe:	6878      	ldr	r0, [r7, #4]
 8011bc0:	f000 fc7f 	bl	80124c2 <USB_WritePMA>
            ep->xfer_buff += len;
 8011bc4:	683b      	ldr	r3, [r7, #0]
 8011bc6:	695a      	ldr	r2, [r3, #20]
 8011bc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011bcc:	441a      	add	r2, r3
 8011bce:	683b      	ldr	r3, [r7, #0]
 8011bd0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011bd2:	683b      	ldr	r3, [r7, #0]
 8011bd4:	6a1a      	ldr	r2, [r3, #32]
 8011bd6:	683b      	ldr	r3, [r7, #0]
 8011bd8:	691b      	ldr	r3, [r3, #16]
 8011bda:	429a      	cmp	r2, r3
 8011bdc:	d907      	bls.n	8011bee <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8011bde:	683b      	ldr	r3, [r7, #0]
 8011be0:	6a1a      	ldr	r2, [r3, #32]
 8011be2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011be6:	1ad2      	subs	r2, r2, r3
 8011be8:	683b      	ldr	r3, [r7, #0]
 8011bea:	621a      	str	r2, [r3, #32]
 8011bec:	e006      	b.n	8011bfc <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8011bee:	683b      	ldr	r3, [r7, #0]
 8011bf0:	6a1b      	ldr	r3, [r3, #32]
 8011bf2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8011bf6:	683b      	ldr	r3, [r7, #0]
 8011bf8:	2200      	movs	r2, #0
 8011bfa:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	643b      	str	r3, [r7, #64]	@ 0x40
 8011c00:	683b      	ldr	r3, [r7, #0]
 8011c02:	785b      	ldrb	r3, [r3, #1]
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d16b      	bne.n	8011ce0 <USB_EPStartXfer+0x5e6>
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011c12:	b29b      	uxth	r3, r3
 8011c14:	461a      	mov	r2, r3
 8011c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c18:	4413      	add	r3, r2
 8011c1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011c1c:	683b      	ldr	r3, [r7, #0]
 8011c1e:	781b      	ldrb	r3, [r3, #0]
 8011c20:	00da      	lsls	r2, r3, #3
 8011c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c24:	4413      	add	r3, r2
 8011c26:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011c2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8011c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c2e:	881b      	ldrh	r3, [r3, #0]
 8011c30:	b29b      	uxth	r3, r3
 8011c32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011c36:	b29a      	uxth	r2, r3
 8011c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c3a:	801a      	strh	r2, [r3, #0]
 8011c3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d10a      	bne.n	8011c5a <USB_EPStartXfer+0x560>
 8011c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c46:	881b      	ldrh	r3, [r3, #0]
 8011c48:	b29b      	uxth	r3, r3
 8011c4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011c4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011c52:	b29a      	uxth	r2, r3
 8011c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c56:	801a      	strh	r2, [r3, #0]
 8011c58:	e05b      	b.n	8011d12 <USB_EPStartXfer+0x618>
 8011c5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c5e:	2b3e      	cmp	r3, #62	@ 0x3e
 8011c60:	d81c      	bhi.n	8011c9c <USB_EPStartXfer+0x5a2>
 8011c62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c66:	085b      	lsrs	r3, r3, #1
 8011c68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011c6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c70:	f003 0301 	and.w	r3, r3, #1
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d004      	beq.n	8011c82 <USB_EPStartXfer+0x588>
 8011c78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011c7c:	3301      	adds	r3, #1
 8011c7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011c82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c84:	881b      	ldrh	r3, [r3, #0]
 8011c86:	b29a      	uxth	r2, r3
 8011c88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011c8c:	b29b      	uxth	r3, r3
 8011c8e:	029b      	lsls	r3, r3, #10
 8011c90:	b29b      	uxth	r3, r3
 8011c92:	4313      	orrs	r3, r2
 8011c94:	b29a      	uxth	r2, r3
 8011c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c98:	801a      	strh	r2, [r3, #0]
 8011c9a:	e03a      	b.n	8011d12 <USB_EPStartXfer+0x618>
 8011c9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ca0:	095b      	lsrs	r3, r3, #5
 8011ca2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011ca6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011caa:	f003 031f 	and.w	r3, r3, #31
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d104      	bne.n	8011cbc <USB_EPStartXfer+0x5c2>
 8011cb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011cb6:	3b01      	subs	r3, #1
 8011cb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011cbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cbe:	881b      	ldrh	r3, [r3, #0]
 8011cc0:	b29a      	uxth	r2, r3
 8011cc2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011cc6:	b29b      	uxth	r3, r3
 8011cc8:	029b      	lsls	r3, r3, #10
 8011cca:	b29b      	uxth	r3, r3
 8011ccc:	4313      	orrs	r3, r2
 8011cce:	b29b      	uxth	r3, r3
 8011cd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011cd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011cd8:	b29a      	uxth	r2, r3
 8011cda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cdc:	801a      	strh	r2, [r3, #0]
 8011cde:	e018      	b.n	8011d12 <USB_EPStartXfer+0x618>
 8011ce0:	683b      	ldr	r3, [r7, #0]
 8011ce2:	785b      	ldrb	r3, [r3, #1]
 8011ce4:	2b01      	cmp	r3, #1
 8011ce6:	d114      	bne.n	8011d12 <USB_EPStartXfer+0x618>
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011cee:	b29b      	uxth	r3, r3
 8011cf0:	461a      	mov	r2, r3
 8011cf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011cf4:	4413      	add	r3, r2
 8011cf6:	643b      	str	r3, [r7, #64]	@ 0x40
 8011cf8:	683b      	ldr	r3, [r7, #0]
 8011cfa:	781b      	ldrb	r3, [r3, #0]
 8011cfc:	00da      	lsls	r2, r3, #3
 8011cfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011d00:	4413      	add	r3, r2
 8011d02:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011d08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d0c:	b29a      	uxth	r2, r3
 8011d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d10:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011d12:	683b      	ldr	r3, [r7, #0]
 8011d14:	895b      	ldrh	r3, [r3, #10]
 8011d16:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011d1a:	683b      	ldr	r3, [r7, #0]
 8011d1c:	6959      	ldr	r1, [r3, #20]
 8011d1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d22:	b29b      	uxth	r3, r3
 8011d24:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011d28:	6878      	ldr	r0, [r7, #4]
 8011d2a:	f000 fbca 	bl	80124c2 <USB_WritePMA>
 8011d2e:	e193      	b.n	8012058 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8011d30:	683b      	ldr	r3, [r7, #0]
 8011d32:	6a1b      	ldr	r3, [r3, #32]
 8011d34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8011d38:	687a      	ldr	r2, [r7, #4]
 8011d3a:	683b      	ldr	r3, [r7, #0]
 8011d3c:	781b      	ldrb	r3, [r3, #0]
 8011d3e:	009b      	lsls	r3, r3, #2
 8011d40:	4413      	add	r3, r2
 8011d42:	881b      	ldrh	r3, [r3, #0]
 8011d44:	b29b      	uxth	r3, r3
 8011d46:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011d4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d4e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011d52:	687a      	ldr	r2, [r7, #4]
 8011d54:	683b      	ldr	r3, [r7, #0]
 8011d56:	781b      	ldrb	r3, [r3, #0]
 8011d58:	009b      	lsls	r3, r3, #2
 8011d5a:	441a      	add	r2, r3
 8011d5c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011d60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d70:	b29b      	uxth	r3, r3
 8011d72:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011d7e:	b29b      	uxth	r3, r3
 8011d80:	461a      	mov	r2, r3
 8011d82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011d84:	4413      	add	r3, r2
 8011d86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011d88:	683b      	ldr	r3, [r7, #0]
 8011d8a:	781b      	ldrb	r3, [r3, #0]
 8011d8c:	00da      	lsls	r2, r3, #3
 8011d8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011d90:	4413      	add	r3, r2
 8011d92:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011d96:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011d98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d9c:	b29a      	uxth	r2, r3
 8011d9e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011da0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8011da2:	683b      	ldr	r3, [r7, #0]
 8011da4:	891b      	ldrh	r3, [r3, #8]
 8011da6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011daa:	683b      	ldr	r3, [r7, #0]
 8011dac:	6959      	ldr	r1, [r3, #20]
 8011dae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011db2:	b29b      	uxth	r3, r3
 8011db4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011db8:	6878      	ldr	r0, [r7, #4]
 8011dba:	f000 fb82 	bl	80124c2 <USB_WritePMA>
 8011dbe:	e14b      	b.n	8012058 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8011dc0:	683b      	ldr	r3, [r7, #0]
 8011dc2:	6a1a      	ldr	r2, [r3, #32]
 8011dc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011dc8:	1ad2      	subs	r2, r2, r3
 8011dca:	683b      	ldr	r3, [r7, #0]
 8011dcc:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011dce:	687a      	ldr	r2, [r7, #4]
 8011dd0:	683b      	ldr	r3, [r7, #0]
 8011dd2:	781b      	ldrb	r3, [r3, #0]
 8011dd4:	009b      	lsls	r3, r3, #2
 8011dd6:	4413      	add	r3, r2
 8011dd8:	881b      	ldrh	r3, [r3, #0]
 8011dda:	b29b      	uxth	r3, r3
 8011ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	f000 809a 	beq.w	8011f1a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	673b      	str	r3, [r7, #112]	@ 0x70
 8011dea:	683b      	ldr	r3, [r7, #0]
 8011dec:	785b      	ldrb	r3, [r3, #1]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d16b      	bne.n	8011eca <USB_EPStartXfer+0x7d0>
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011dfc:	b29b      	uxth	r3, r3
 8011dfe:	461a      	mov	r2, r3
 8011e00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011e02:	4413      	add	r3, r2
 8011e04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011e06:	683b      	ldr	r3, [r7, #0]
 8011e08:	781b      	ldrb	r3, [r3, #0]
 8011e0a:	00da      	lsls	r2, r3, #3
 8011e0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011e0e:	4413      	add	r3, r2
 8011e10:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011e14:	667b      	str	r3, [r7, #100]	@ 0x64
 8011e16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e18:	881b      	ldrh	r3, [r3, #0]
 8011e1a:	b29b      	uxth	r3, r3
 8011e1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011e20:	b29a      	uxth	r2, r3
 8011e22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e24:	801a      	strh	r2, [r3, #0]
 8011e26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	d10a      	bne.n	8011e44 <USB_EPStartXfer+0x74a>
 8011e2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e30:	881b      	ldrh	r3, [r3, #0]
 8011e32:	b29b      	uxth	r3, r3
 8011e34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011e38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011e3c:	b29a      	uxth	r2, r3
 8011e3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e40:	801a      	strh	r2, [r3, #0]
 8011e42:	e05b      	b.n	8011efc <USB_EPStartXfer+0x802>
 8011e44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e48:	2b3e      	cmp	r3, #62	@ 0x3e
 8011e4a:	d81c      	bhi.n	8011e86 <USB_EPStartXfer+0x78c>
 8011e4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e50:	085b      	lsrs	r3, r3, #1
 8011e52:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011e56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e5a:	f003 0301 	and.w	r3, r3, #1
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d004      	beq.n	8011e6c <USB_EPStartXfer+0x772>
 8011e62:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011e66:	3301      	adds	r3, #1
 8011e68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011e6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e6e:	881b      	ldrh	r3, [r3, #0]
 8011e70:	b29a      	uxth	r2, r3
 8011e72:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011e76:	b29b      	uxth	r3, r3
 8011e78:	029b      	lsls	r3, r3, #10
 8011e7a:	b29b      	uxth	r3, r3
 8011e7c:	4313      	orrs	r3, r2
 8011e7e:	b29a      	uxth	r2, r3
 8011e80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e82:	801a      	strh	r2, [r3, #0]
 8011e84:	e03a      	b.n	8011efc <USB_EPStartXfer+0x802>
 8011e86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e8a:	095b      	lsrs	r3, r3, #5
 8011e8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011e90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e94:	f003 031f 	and.w	r3, r3, #31
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d104      	bne.n	8011ea6 <USB_EPStartXfer+0x7ac>
 8011e9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011ea0:	3b01      	subs	r3, #1
 8011ea2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011ea6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011ea8:	881b      	ldrh	r3, [r3, #0]
 8011eaa:	b29a      	uxth	r2, r3
 8011eac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011eb0:	b29b      	uxth	r3, r3
 8011eb2:	029b      	lsls	r3, r3, #10
 8011eb4:	b29b      	uxth	r3, r3
 8011eb6:	4313      	orrs	r3, r2
 8011eb8:	b29b      	uxth	r3, r3
 8011eba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011ebe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ec2:	b29a      	uxth	r2, r3
 8011ec4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011ec6:	801a      	strh	r2, [r3, #0]
 8011ec8:	e018      	b.n	8011efc <USB_EPStartXfer+0x802>
 8011eca:	683b      	ldr	r3, [r7, #0]
 8011ecc:	785b      	ldrb	r3, [r3, #1]
 8011ece:	2b01      	cmp	r3, #1
 8011ed0:	d114      	bne.n	8011efc <USB_EPStartXfer+0x802>
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011ed8:	b29b      	uxth	r3, r3
 8011eda:	461a      	mov	r2, r3
 8011edc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011ede:	4413      	add	r3, r2
 8011ee0:	673b      	str	r3, [r7, #112]	@ 0x70
 8011ee2:	683b      	ldr	r3, [r7, #0]
 8011ee4:	781b      	ldrb	r3, [r3, #0]
 8011ee6:	00da      	lsls	r2, r3, #3
 8011ee8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011eea:	4413      	add	r3, r2
 8011eec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011ef0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8011ef2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ef6:	b29a      	uxth	r2, r3
 8011ef8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011efa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8011efc:	683b      	ldr	r3, [r7, #0]
 8011efe:	895b      	ldrh	r3, [r3, #10]
 8011f00:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011f04:	683b      	ldr	r3, [r7, #0]
 8011f06:	6959      	ldr	r1, [r3, #20]
 8011f08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f0c:	b29b      	uxth	r3, r3
 8011f0e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011f12:	6878      	ldr	r0, [r7, #4]
 8011f14:	f000 fad5 	bl	80124c2 <USB_WritePMA>
 8011f18:	e09e      	b.n	8012058 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011f1a:	683b      	ldr	r3, [r7, #0]
 8011f1c:	785b      	ldrb	r3, [r3, #1]
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	d16b      	bne.n	8011ffa <USB_EPStartXfer+0x900>
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011f2c:	b29b      	uxth	r3, r3
 8011f2e:	461a      	mov	r2, r3
 8011f30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011f32:	4413      	add	r3, r2
 8011f34:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011f36:	683b      	ldr	r3, [r7, #0]
 8011f38:	781b      	ldrb	r3, [r3, #0]
 8011f3a:	00da      	lsls	r2, r3, #3
 8011f3c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011f3e:	4413      	add	r3, r2
 8011f40:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011f44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011f46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011f48:	881b      	ldrh	r3, [r3, #0]
 8011f4a:	b29b      	uxth	r3, r3
 8011f4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011f50:	b29a      	uxth	r2, r3
 8011f52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011f54:	801a      	strh	r2, [r3, #0]
 8011f56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d10a      	bne.n	8011f74 <USB_EPStartXfer+0x87a>
 8011f5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011f60:	881b      	ldrh	r3, [r3, #0]
 8011f62:	b29b      	uxth	r3, r3
 8011f64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f6c:	b29a      	uxth	r2, r3
 8011f6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011f70:	801a      	strh	r2, [r3, #0]
 8011f72:	e063      	b.n	801203c <USB_EPStartXfer+0x942>
 8011f74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f78:	2b3e      	cmp	r3, #62	@ 0x3e
 8011f7a:	d81c      	bhi.n	8011fb6 <USB_EPStartXfer+0x8bc>
 8011f7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f80:	085b      	lsrs	r3, r3, #1
 8011f82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011f86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f8a:	f003 0301 	and.w	r3, r3, #1
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d004      	beq.n	8011f9c <USB_EPStartXfer+0x8a2>
 8011f92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011f96:	3301      	adds	r3, #1
 8011f98:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011f9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011f9e:	881b      	ldrh	r3, [r3, #0]
 8011fa0:	b29a      	uxth	r2, r3
 8011fa2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011fa6:	b29b      	uxth	r3, r3
 8011fa8:	029b      	lsls	r3, r3, #10
 8011faa:	b29b      	uxth	r3, r3
 8011fac:	4313      	orrs	r3, r2
 8011fae:	b29a      	uxth	r2, r3
 8011fb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011fb2:	801a      	strh	r2, [r3, #0]
 8011fb4:	e042      	b.n	801203c <USB_EPStartXfer+0x942>
 8011fb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fba:	095b      	lsrs	r3, r3, #5
 8011fbc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011fc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fc4:	f003 031f 	and.w	r3, r3, #31
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d104      	bne.n	8011fd6 <USB_EPStartXfer+0x8dc>
 8011fcc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011fd0:	3b01      	subs	r3, #1
 8011fd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011fd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011fd8:	881b      	ldrh	r3, [r3, #0]
 8011fda:	b29a      	uxth	r2, r3
 8011fdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011fe0:	b29b      	uxth	r3, r3
 8011fe2:	029b      	lsls	r3, r3, #10
 8011fe4:	b29b      	uxth	r3, r3
 8011fe6:	4313      	orrs	r3, r2
 8011fe8:	b29b      	uxth	r3, r3
 8011fea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011fee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ff2:	b29a      	uxth	r2, r3
 8011ff4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011ff6:	801a      	strh	r2, [r3, #0]
 8011ff8:	e020      	b.n	801203c <USB_EPStartXfer+0x942>
 8011ffa:	683b      	ldr	r3, [r7, #0]
 8011ffc:	785b      	ldrb	r3, [r3, #1]
 8011ffe:	2b01      	cmp	r3, #1
 8012000:	d11c      	bne.n	801203c <USB_EPStartXfer+0x942>
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801200e:	b29b      	uxth	r3, r3
 8012010:	461a      	mov	r2, r3
 8012012:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012016:	4413      	add	r3, r2
 8012018:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801201c:	683b      	ldr	r3, [r7, #0]
 801201e:	781b      	ldrb	r3, [r3, #0]
 8012020:	00da      	lsls	r2, r3, #3
 8012022:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012026:	4413      	add	r3, r2
 8012028:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801202c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012030:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012034:	b29a      	uxth	r2, r3
 8012036:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801203a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801203c:	683b      	ldr	r3, [r7, #0]
 801203e:	891b      	ldrh	r3, [r3, #8]
 8012040:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012044:	683b      	ldr	r3, [r7, #0]
 8012046:	6959      	ldr	r1, [r3, #20]
 8012048:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801204c:	b29b      	uxth	r3, r3
 801204e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012052:	6878      	ldr	r0, [r7, #4]
 8012054:	f000 fa35 	bl	80124c2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8012058:	687a      	ldr	r2, [r7, #4]
 801205a:	683b      	ldr	r3, [r7, #0]
 801205c:	781b      	ldrb	r3, [r3, #0]
 801205e:	009b      	lsls	r3, r3, #2
 8012060:	4413      	add	r3, r2
 8012062:	881b      	ldrh	r3, [r3, #0]
 8012064:	b29b      	uxth	r3, r3
 8012066:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801206a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801206e:	817b      	strh	r3, [r7, #10]
 8012070:	897b      	ldrh	r3, [r7, #10]
 8012072:	f083 0310 	eor.w	r3, r3, #16
 8012076:	817b      	strh	r3, [r7, #10]
 8012078:	897b      	ldrh	r3, [r7, #10]
 801207a:	f083 0320 	eor.w	r3, r3, #32
 801207e:	817b      	strh	r3, [r7, #10]
 8012080:	687a      	ldr	r2, [r7, #4]
 8012082:	683b      	ldr	r3, [r7, #0]
 8012084:	781b      	ldrb	r3, [r3, #0]
 8012086:	009b      	lsls	r3, r3, #2
 8012088:	441a      	add	r2, r3
 801208a:	897b      	ldrh	r3, [r7, #10]
 801208c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012090:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012094:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012098:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801209c:	b29b      	uxth	r3, r3
 801209e:	8013      	strh	r3, [r2, #0]
 80120a0:	e0d5      	b.n	801224e <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80120a2:	683b      	ldr	r3, [r7, #0]
 80120a4:	7b1b      	ldrb	r3, [r3, #12]
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d156      	bne.n	8012158 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80120aa:	683b      	ldr	r3, [r7, #0]
 80120ac:	699b      	ldr	r3, [r3, #24]
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d122      	bne.n	80120f8 <USB_EPStartXfer+0x9fe>
 80120b2:	683b      	ldr	r3, [r7, #0]
 80120b4:	78db      	ldrb	r3, [r3, #3]
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	d11e      	bne.n	80120f8 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80120ba:	687a      	ldr	r2, [r7, #4]
 80120bc:	683b      	ldr	r3, [r7, #0]
 80120be:	781b      	ldrb	r3, [r3, #0]
 80120c0:	009b      	lsls	r3, r3, #2
 80120c2:	4413      	add	r3, r2
 80120c4:	881b      	ldrh	r3, [r3, #0]
 80120c6:	b29b      	uxth	r3, r3
 80120c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80120cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80120d0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80120d4:	687a      	ldr	r2, [r7, #4]
 80120d6:	683b      	ldr	r3, [r7, #0]
 80120d8:	781b      	ldrb	r3, [r3, #0]
 80120da:	009b      	lsls	r3, r3, #2
 80120dc:	441a      	add	r2, r3
 80120de:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80120e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80120e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80120ea:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80120ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80120f2:	b29b      	uxth	r3, r3
 80120f4:	8013      	strh	r3, [r2, #0]
 80120f6:	e01d      	b.n	8012134 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80120f8:	687a      	ldr	r2, [r7, #4]
 80120fa:	683b      	ldr	r3, [r7, #0]
 80120fc:	781b      	ldrb	r3, [r3, #0]
 80120fe:	009b      	lsls	r3, r3, #2
 8012100:	4413      	add	r3, r2
 8012102:	881b      	ldrh	r3, [r3, #0]
 8012104:	b29b      	uxth	r3, r3
 8012106:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 801210a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801210e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8012112:	687a      	ldr	r2, [r7, #4]
 8012114:	683b      	ldr	r3, [r7, #0]
 8012116:	781b      	ldrb	r3, [r3, #0]
 8012118:	009b      	lsls	r3, r3, #2
 801211a:	441a      	add	r2, r3
 801211c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8012120:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012124:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012128:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801212c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012130:	b29b      	uxth	r3, r3
 8012132:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8012134:	683b      	ldr	r3, [r7, #0]
 8012136:	699a      	ldr	r2, [r3, #24]
 8012138:	683b      	ldr	r3, [r7, #0]
 801213a:	691b      	ldr	r3, [r3, #16]
 801213c:	429a      	cmp	r2, r3
 801213e:	d907      	bls.n	8012150 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8012140:	683b      	ldr	r3, [r7, #0]
 8012142:	699a      	ldr	r2, [r3, #24]
 8012144:	683b      	ldr	r3, [r7, #0]
 8012146:	691b      	ldr	r3, [r3, #16]
 8012148:	1ad2      	subs	r2, r2, r3
 801214a:	683b      	ldr	r3, [r7, #0]
 801214c:	619a      	str	r2, [r3, #24]
 801214e:	e054      	b.n	80121fa <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8012150:	683b      	ldr	r3, [r7, #0]
 8012152:	2200      	movs	r2, #0
 8012154:	619a      	str	r2, [r3, #24]
 8012156:	e050      	b.n	80121fa <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8012158:	683b      	ldr	r3, [r7, #0]
 801215a:	78db      	ldrb	r3, [r3, #3]
 801215c:	2b02      	cmp	r3, #2
 801215e:	d142      	bne.n	80121e6 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8012160:	683b      	ldr	r3, [r7, #0]
 8012162:	69db      	ldr	r3, [r3, #28]
 8012164:	2b00      	cmp	r3, #0
 8012166:	d048      	beq.n	80121fa <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012168:	687a      	ldr	r2, [r7, #4]
 801216a:	683b      	ldr	r3, [r7, #0]
 801216c:	781b      	ldrb	r3, [r3, #0]
 801216e:	009b      	lsls	r3, r3, #2
 8012170:	4413      	add	r3, r2
 8012172:	881b      	ldrh	r3, [r3, #0]
 8012174:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012178:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 801217c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012180:	2b00      	cmp	r3, #0
 8012182:	d005      	beq.n	8012190 <USB_EPStartXfer+0xa96>
 8012184:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801218c:	2b00      	cmp	r3, #0
 801218e:	d10b      	bne.n	80121a8 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012190:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012194:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012198:	2b00      	cmp	r3, #0
 801219a:	d12e      	bne.n	80121fa <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801219c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80121a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d128      	bne.n	80121fa <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80121a8:	687a      	ldr	r2, [r7, #4]
 80121aa:	683b      	ldr	r3, [r7, #0]
 80121ac:	781b      	ldrb	r3, [r3, #0]
 80121ae:	009b      	lsls	r3, r3, #2
 80121b0:	4413      	add	r3, r2
 80121b2:	881b      	ldrh	r3, [r3, #0]
 80121b4:	b29b      	uxth	r3, r3
 80121b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80121ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80121be:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80121c2:	687a      	ldr	r2, [r7, #4]
 80121c4:	683b      	ldr	r3, [r7, #0]
 80121c6:	781b      	ldrb	r3, [r3, #0]
 80121c8:	009b      	lsls	r3, r3, #2
 80121ca:	441a      	add	r2, r3
 80121cc:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80121d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80121d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80121d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80121dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80121e0:	b29b      	uxth	r3, r3
 80121e2:	8013      	strh	r3, [r2, #0]
 80121e4:	e009      	b.n	80121fa <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80121e6:	683b      	ldr	r3, [r7, #0]
 80121e8:	78db      	ldrb	r3, [r3, #3]
 80121ea:	2b01      	cmp	r3, #1
 80121ec:	d103      	bne.n	80121f6 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80121ee:	683b      	ldr	r3, [r7, #0]
 80121f0:	2200      	movs	r2, #0
 80121f2:	619a      	str	r2, [r3, #24]
 80121f4:	e001      	b.n	80121fa <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80121f6:	2301      	movs	r3, #1
 80121f8:	e02a      	b.n	8012250 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80121fa:	687a      	ldr	r2, [r7, #4]
 80121fc:	683b      	ldr	r3, [r7, #0]
 80121fe:	781b      	ldrb	r3, [r3, #0]
 8012200:	009b      	lsls	r3, r3, #2
 8012202:	4413      	add	r3, r2
 8012204:	881b      	ldrh	r3, [r3, #0]
 8012206:	b29b      	uxth	r3, r3
 8012208:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801220c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012210:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012214:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012218:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801221c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012220:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012224:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012228:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801222c:	687a      	ldr	r2, [r7, #4]
 801222e:	683b      	ldr	r3, [r7, #0]
 8012230:	781b      	ldrb	r3, [r3, #0]
 8012232:	009b      	lsls	r3, r3, #2
 8012234:	441a      	add	r2, r3
 8012236:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801223a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801223e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012242:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801224a:	b29b      	uxth	r3, r3
 801224c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801224e:	2300      	movs	r3, #0
}
 8012250:	4618      	mov	r0, r3
 8012252:	37b0      	adds	r7, #176	@ 0xb0
 8012254:	46bd      	mov	sp, r7
 8012256:	bd80      	pop	{r7, pc}

08012258 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012258:	b480      	push	{r7}
 801225a:	b085      	sub	sp, #20
 801225c:	af00      	add	r7, sp, #0
 801225e:	6078      	str	r0, [r7, #4]
 8012260:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012262:	683b      	ldr	r3, [r7, #0]
 8012264:	785b      	ldrb	r3, [r3, #1]
 8012266:	2b00      	cmp	r3, #0
 8012268:	d020      	beq.n	80122ac <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801226a:	687a      	ldr	r2, [r7, #4]
 801226c:	683b      	ldr	r3, [r7, #0]
 801226e:	781b      	ldrb	r3, [r3, #0]
 8012270:	009b      	lsls	r3, r3, #2
 8012272:	4413      	add	r3, r2
 8012274:	881b      	ldrh	r3, [r3, #0]
 8012276:	b29b      	uxth	r3, r3
 8012278:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801227c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012280:	81bb      	strh	r3, [r7, #12]
 8012282:	89bb      	ldrh	r3, [r7, #12]
 8012284:	f083 0310 	eor.w	r3, r3, #16
 8012288:	81bb      	strh	r3, [r7, #12]
 801228a:	687a      	ldr	r2, [r7, #4]
 801228c:	683b      	ldr	r3, [r7, #0]
 801228e:	781b      	ldrb	r3, [r3, #0]
 8012290:	009b      	lsls	r3, r3, #2
 8012292:	441a      	add	r2, r3
 8012294:	89bb      	ldrh	r3, [r7, #12]
 8012296:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801229a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801229e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80122a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80122a6:	b29b      	uxth	r3, r3
 80122a8:	8013      	strh	r3, [r2, #0]
 80122aa:	e01f      	b.n	80122ec <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80122ac:	687a      	ldr	r2, [r7, #4]
 80122ae:	683b      	ldr	r3, [r7, #0]
 80122b0:	781b      	ldrb	r3, [r3, #0]
 80122b2:	009b      	lsls	r3, r3, #2
 80122b4:	4413      	add	r3, r2
 80122b6:	881b      	ldrh	r3, [r3, #0]
 80122b8:	b29b      	uxth	r3, r3
 80122ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80122be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80122c2:	81fb      	strh	r3, [r7, #14]
 80122c4:	89fb      	ldrh	r3, [r7, #14]
 80122c6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80122ca:	81fb      	strh	r3, [r7, #14]
 80122cc:	687a      	ldr	r2, [r7, #4]
 80122ce:	683b      	ldr	r3, [r7, #0]
 80122d0:	781b      	ldrb	r3, [r3, #0]
 80122d2:	009b      	lsls	r3, r3, #2
 80122d4:	441a      	add	r2, r3
 80122d6:	89fb      	ldrh	r3, [r7, #14]
 80122d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80122dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80122e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80122e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80122e8:	b29b      	uxth	r3, r3
 80122ea:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80122ec:	2300      	movs	r3, #0
}
 80122ee:	4618      	mov	r0, r3
 80122f0:	3714      	adds	r7, #20
 80122f2:	46bd      	mov	sp, r7
 80122f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122f8:	4770      	bx	lr

080122fa <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80122fa:	b480      	push	{r7}
 80122fc:	b087      	sub	sp, #28
 80122fe:	af00      	add	r7, sp, #0
 8012300:	6078      	str	r0, [r7, #4]
 8012302:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012304:	683b      	ldr	r3, [r7, #0]
 8012306:	785b      	ldrb	r3, [r3, #1]
 8012308:	2b00      	cmp	r3, #0
 801230a:	d04c      	beq.n	80123a6 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801230c:	687a      	ldr	r2, [r7, #4]
 801230e:	683b      	ldr	r3, [r7, #0]
 8012310:	781b      	ldrb	r3, [r3, #0]
 8012312:	009b      	lsls	r3, r3, #2
 8012314:	4413      	add	r3, r2
 8012316:	881b      	ldrh	r3, [r3, #0]
 8012318:	823b      	strh	r3, [r7, #16]
 801231a:	8a3b      	ldrh	r3, [r7, #16]
 801231c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012320:	2b00      	cmp	r3, #0
 8012322:	d01b      	beq.n	801235c <USB_EPClearStall+0x62>
 8012324:	687a      	ldr	r2, [r7, #4]
 8012326:	683b      	ldr	r3, [r7, #0]
 8012328:	781b      	ldrb	r3, [r3, #0]
 801232a:	009b      	lsls	r3, r3, #2
 801232c:	4413      	add	r3, r2
 801232e:	881b      	ldrh	r3, [r3, #0]
 8012330:	b29b      	uxth	r3, r3
 8012332:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012336:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801233a:	81fb      	strh	r3, [r7, #14]
 801233c:	687a      	ldr	r2, [r7, #4]
 801233e:	683b      	ldr	r3, [r7, #0]
 8012340:	781b      	ldrb	r3, [r3, #0]
 8012342:	009b      	lsls	r3, r3, #2
 8012344:	441a      	add	r2, r3
 8012346:	89fb      	ldrh	r3, [r7, #14]
 8012348:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801234c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012350:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012354:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012358:	b29b      	uxth	r3, r3
 801235a:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 801235c:	683b      	ldr	r3, [r7, #0]
 801235e:	78db      	ldrb	r3, [r3, #3]
 8012360:	2b01      	cmp	r3, #1
 8012362:	d06c      	beq.n	801243e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8012364:	687a      	ldr	r2, [r7, #4]
 8012366:	683b      	ldr	r3, [r7, #0]
 8012368:	781b      	ldrb	r3, [r3, #0]
 801236a:	009b      	lsls	r3, r3, #2
 801236c:	4413      	add	r3, r2
 801236e:	881b      	ldrh	r3, [r3, #0]
 8012370:	b29b      	uxth	r3, r3
 8012372:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012376:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801237a:	81bb      	strh	r3, [r7, #12]
 801237c:	89bb      	ldrh	r3, [r7, #12]
 801237e:	f083 0320 	eor.w	r3, r3, #32
 8012382:	81bb      	strh	r3, [r7, #12]
 8012384:	687a      	ldr	r2, [r7, #4]
 8012386:	683b      	ldr	r3, [r7, #0]
 8012388:	781b      	ldrb	r3, [r3, #0]
 801238a:	009b      	lsls	r3, r3, #2
 801238c:	441a      	add	r2, r3
 801238e:	89bb      	ldrh	r3, [r7, #12]
 8012390:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012394:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012398:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801239c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80123a0:	b29b      	uxth	r3, r3
 80123a2:	8013      	strh	r3, [r2, #0]
 80123a4:	e04b      	b.n	801243e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80123a6:	687a      	ldr	r2, [r7, #4]
 80123a8:	683b      	ldr	r3, [r7, #0]
 80123aa:	781b      	ldrb	r3, [r3, #0]
 80123ac:	009b      	lsls	r3, r3, #2
 80123ae:	4413      	add	r3, r2
 80123b0:	881b      	ldrh	r3, [r3, #0]
 80123b2:	82fb      	strh	r3, [r7, #22]
 80123b4:	8afb      	ldrh	r3, [r7, #22]
 80123b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d01b      	beq.n	80123f6 <USB_EPClearStall+0xfc>
 80123be:	687a      	ldr	r2, [r7, #4]
 80123c0:	683b      	ldr	r3, [r7, #0]
 80123c2:	781b      	ldrb	r3, [r3, #0]
 80123c4:	009b      	lsls	r3, r3, #2
 80123c6:	4413      	add	r3, r2
 80123c8:	881b      	ldrh	r3, [r3, #0]
 80123ca:	b29b      	uxth	r3, r3
 80123cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80123d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80123d4:	82bb      	strh	r3, [r7, #20]
 80123d6:	687a      	ldr	r2, [r7, #4]
 80123d8:	683b      	ldr	r3, [r7, #0]
 80123da:	781b      	ldrb	r3, [r3, #0]
 80123dc:	009b      	lsls	r3, r3, #2
 80123de:	441a      	add	r2, r3
 80123e0:	8abb      	ldrh	r3, [r7, #20]
 80123e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80123e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80123ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80123ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80123f2:	b29b      	uxth	r3, r3
 80123f4:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80123f6:	687a      	ldr	r2, [r7, #4]
 80123f8:	683b      	ldr	r3, [r7, #0]
 80123fa:	781b      	ldrb	r3, [r3, #0]
 80123fc:	009b      	lsls	r3, r3, #2
 80123fe:	4413      	add	r3, r2
 8012400:	881b      	ldrh	r3, [r3, #0]
 8012402:	b29b      	uxth	r3, r3
 8012404:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012408:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801240c:	827b      	strh	r3, [r7, #18]
 801240e:	8a7b      	ldrh	r3, [r7, #18]
 8012410:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012414:	827b      	strh	r3, [r7, #18]
 8012416:	8a7b      	ldrh	r3, [r7, #18]
 8012418:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801241c:	827b      	strh	r3, [r7, #18]
 801241e:	687a      	ldr	r2, [r7, #4]
 8012420:	683b      	ldr	r3, [r7, #0]
 8012422:	781b      	ldrb	r3, [r3, #0]
 8012424:	009b      	lsls	r3, r3, #2
 8012426:	441a      	add	r2, r3
 8012428:	8a7b      	ldrh	r3, [r7, #18]
 801242a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801242e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012432:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012436:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801243a:	b29b      	uxth	r3, r3
 801243c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801243e:	2300      	movs	r3, #0
}
 8012440:	4618      	mov	r0, r3
 8012442:	371c      	adds	r7, #28
 8012444:	46bd      	mov	sp, r7
 8012446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801244a:	4770      	bx	lr

0801244c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 801244c:	b480      	push	{r7}
 801244e:	b083      	sub	sp, #12
 8012450:	af00      	add	r7, sp, #0
 8012452:	6078      	str	r0, [r7, #4]
 8012454:	460b      	mov	r3, r1
 8012456:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8012458:	78fb      	ldrb	r3, [r7, #3]
 801245a:	2b00      	cmp	r3, #0
 801245c:	d103      	bne.n	8012466 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	2280      	movs	r2, #128	@ 0x80
 8012462:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8012466:	2300      	movs	r3, #0
}
 8012468:	4618      	mov	r0, r3
 801246a:	370c      	adds	r7, #12
 801246c:	46bd      	mov	sp, r7
 801246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012472:	4770      	bx	lr

08012474 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8012474:	b480      	push	{r7}
 8012476:	b083      	sub	sp, #12
 8012478:	af00      	add	r7, sp, #0
 801247a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8012482:	b29b      	uxth	r3, r3
 8012484:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012488:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801248c:	b29a      	uxth	r2, r3
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8012494:	2300      	movs	r3, #0
}
 8012496:	4618      	mov	r0, r3
 8012498:	370c      	adds	r7, #12
 801249a:	46bd      	mov	sp, r7
 801249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a0:	4770      	bx	lr

080124a2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80124a2:	b480      	push	{r7}
 80124a4:	b085      	sub	sp, #20
 80124a6:	af00      	add	r7, sp, #0
 80124a8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80124b0:	b29b      	uxth	r3, r3
 80124b2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80124b4:	68fb      	ldr	r3, [r7, #12]
}
 80124b6:	4618      	mov	r0, r3
 80124b8:	3714      	adds	r7, #20
 80124ba:	46bd      	mov	sp, r7
 80124bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124c0:	4770      	bx	lr

080124c2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80124c2:	b480      	push	{r7}
 80124c4:	b08b      	sub	sp, #44	@ 0x2c
 80124c6:	af00      	add	r7, sp, #0
 80124c8:	60f8      	str	r0, [r7, #12]
 80124ca:	60b9      	str	r1, [r7, #8]
 80124cc:	4611      	mov	r1, r2
 80124ce:	461a      	mov	r2, r3
 80124d0:	460b      	mov	r3, r1
 80124d2:	80fb      	strh	r3, [r7, #6]
 80124d4:	4613      	mov	r3, r2
 80124d6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80124d8:	88bb      	ldrh	r3, [r7, #4]
 80124da:	3301      	adds	r3, #1
 80124dc:	085b      	lsrs	r3, r3, #1
 80124de:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80124e4:	68bb      	ldr	r3, [r7, #8]
 80124e6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80124e8:	88fa      	ldrh	r2, [r7, #6]
 80124ea:	697b      	ldr	r3, [r7, #20]
 80124ec:	4413      	add	r3, r2
 80124ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80124f2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80124f4:	69bb      	ldr	r3, [r7, #24]
 80124f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80124f8:	e01c      	b.n	8012534 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 80124fa:	69fb      	ldr	r3, [r7, #28]
 80124fc:	781b      	ldrb	r3, [r3, #0]
 80124fe:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8012500:	69fb      	ldr	r3, [r7, #28]
 8012502:	3301      	adds	r3, #1
 8012504:	781b      	ldrb	r3, [r3, #0]
 8012506:	b21b      	sxth	r3, r3
 8012508:	021b      	lsls	r3, r3, #8
 801250a:	b21a      	sxth	r2, r3
 801250c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012510:	4313      	orrs	r3, r2
 8012512:	b21b      	sxth	r3, r3
 8012514:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8012516:	6a3b      	ldr	r3, [r7, #32]
 8012518:	8a7a      	ldrh	r2, [r7, #18]
 801251a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 801251c:	6a3b      	ldr	r3, [r7, #32]
 801251e:	3302      	adds	r3, #2
 8012520:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8012522:	69fb      	ldr	r3, [r7, #28]
 8012524:	3301      	adds	r3, #1
 8012526:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8012528:	69fb      	ldr	r3, [r7, #28]
 801252a:	3301      	adds	r3, #1
 801252c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801252e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012530:	3b01      	subs	r3, #1
 8012532:	627b      	str	r3, [r7, #36]	@ 0x24
 8012534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012536:	2b00      	cmp	r3, #0
 8012538:	d1df      	bne.n	80124fa <USB_WritePMA+0x38>
  }
}
 801253a:	bf00      	nop
 801253c:	bf00      	nop
 801253e:	372c      	adds	r7, #44	@ 0x2c
 8012540:	46bd      	mov	sp, r7
 8012542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012546:	4770      	bx	lr

08012548 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012548:	b480      	push	{r7}
 801254a:	b08b      	sub	sp, #44	@ 0x2c
 801254c:	af00      	add	r7, sp, #0
 801254e:	60f8      	str	r0, [r7, #12]
 8012550:	60b9      	str	r1, [r7, #8]
 8012552:	4611      	mov	r1, r2
 8012554:	461a      	mov	r2, r3
 8012556:	460b      	mov	r3, r1
 8012558:	80fb      	strh	r3, [r7, #6]
 801255a:	4613      	mov	r3, r2
 801255c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 801255e:	88bb      	ldrh	r3, [r7, #4]
 8012560:	085b      	lsrs	r3, r3, #1
 8012562:	b29b      	uxth	r3, r3
 8012564:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012566:	68fb      	ldr	r3, [r7, #12]
 8012568:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801256a:	68bb      	ldr	r3, [r7, #8]
 801256c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801256e:	88fa      	ldrh	r2, [r7, #6]
 8012570:	697b      	ldr	r3, [r7, #20]
 8012572:	4413      	add	r3, r2
 8012574:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012578:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 801257a:	69bb      	ldr	r3, [r7, #24]
 801257c:	627b      	str	r3, [r7, #36]	@ 0x24
 801257e:	e018      	b.n	80125b2 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8012580:	6a3b      	ldr	r3, [r7, #32]
 8012582:	881b      	ldrh	r3, [r3, #0]
 8012584:	b29b      	uxth	r3, r3
 8012586:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8012588:	6a3b      	ldr	r3, [r7, #32]
 801258a:	3302      	adds	r3, #2
 801258c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 801258e:	693b      	ldr	r3, [r7, #16]
 8012590:	b2da      	uxtb	r2, r3
 8012592:	69fb      	ldr	r3, [r7, #28]
 8012594:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012596:	69fb      	ldr	r3, [r7, #28]
 8012598:	3301      	adds	r3, #1
 801259a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 801259c:	693b      	ldr	r3, [r7, #16]
 801259e:	0a1b      	lsrs	r3, r3, #8
 80125a0:	b2da      	uxtb	r2, r3
 80125a2:	69fb      	ldr	r3, [r7, #28]
 80125a4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80125a6:	69fb      	ldr	r3, [r7, #28]
 80125a8:	3301      	adds	r3, #1
 80125aa:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80125ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125ae:	3b01      	subs	r3, #1
 80125b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80125b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d1e3      	bne.n	8012580 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80125b8:	88bb      	ldrh	r3, [r7, #4]
 80125ba:	f003 0301 	and.w	r3, r3, #1
 80125be:	b29b      	uxth	r3, r3
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d007      	beq.n	80125d4 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80125c4:	6a3b      	ldr	r3, [r7, #32]
 80125c6:	881b      	ldrh	r3, [r3, #0]
 80125c8:	b29b      	uxth	r3, r3
 80125ca:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80125cc:	693b      	ldr	r3, [r7, #16]
 80125ce:	b2da      	uxtb	r2, r3
 80125d0:	69fb      	ldr	r3, [r7, #28]
 80125d2:	701a      	strb	r2, [r3, #0]
  }
}
 80125d4:	bf00      	nop
 80125d6:	372c      	adds	r7, #44	@ 0x2c
 80125d8:	46bd      	mov	sp, r7
 80125da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125de:	4770      	bx	lr

080125e0 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 80125e0:	b580      	push	{r7, lr}
 80125e2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 80125e4:	4907      	ldr	r1, [pc, #28]	@ (8012604 <MX_FATFS_Init+0x24>)
 80125e6:	4808      	ldr	r0, [pc, #32]	@ (8012608 <MX_FATFS_Init+0x28>)
 80125e8:	f004 fc44 	bl	8016e74 <FATFS_LinkDriver>
 80125ec:	4603      	mov	r3, r0
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	d002      	beq.n	80125f8 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 80125f2:	f04f 33ff 	mov.w	r3, #4294967295
 80125f6:	e003      	b.n	8012600 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 80125f8:	4b04      	ldr	r3, [pc, #16]	@ (801260c <MX_FATFS_Init+0x2c>)
 80125fa:	2201      	movs	r2, #1
 80125fc:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 80125fe:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8012600:	4618      	mov	r0, r3
 8012602:	bd80      	pop	{r7, pc}
 8012604:	20002984 	.word	0x20002984
 8012608:	20000014 	.word	0x20000014
 801260c:	20002988 	.word	0x20002988

08012610 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8012610:	b480      	push	{r7}
 8012612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8012614:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8012616:	4618      	mov	r0, r3
 8012618:	46bd      	mov	sp, r7
 801261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801261e:	4770      	bx	lr

08012620 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8012620:	b580      	push	{r7, lr}
 8012622:	b082      	sub	sp, #8
 8012624:	af00      	add	r7, sp, #0
 8012626:	4603      	mov	r3, r0
 8012628:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 801262a:	79fb      	ldrb	r3, [r7, #7]
 801262c:	4618      	mov	r0, r3
 801262e:	f7f5 f9bf 	bl	80079b0 <USER_SPI_initialize>
 8012632:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8012634:	4618      	mov	r0, r3
 8012636:	3708      	adds	r7, #8
 8012638:	46bd      	mov	sp, r7
 801263a:	bd80      	pop	{r7, pc}

0801263c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 801263c:	b580      	push	{r7, lr}
 801263e:	b082      	sub	sp, #8
 8012640:	af00      	add	r7, sp, #0
 8012642:	4603      	mov	r3, r0
 8012644:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 8012646:	79fb      	ldrb	r3, [r7, #7]
 8012648:	4618      	mov	r0, r3
 801264a:	f7f5 fa9d 	bl	8007b88 <USER_SPI_status>
 801264e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8012650:	4618      	mov	r0, r3
 8012652:	3708      	adds	r7, #8
 8012654:	46bd      	mov	sp, r7
 8012656:	bd80      	pop	{r7, pc}

08012658 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8012658:	b580      	push	{r7, lr}
 801265a:	b084      	sub	sp, #16
 801265c:	af00      	add	r7, sp, #0
 801265e:	60b9      	str	r1, [r7, #8]
 8012660:	607a      	str	r2, [r7, #4]
 8012662:	603b      	str	r3, [r7, #0]
 8012664:	4603      	mov	r3, r0
 8012666:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8012668:	7bf8      	ldrb	r0, [r7, #15]
 801266a:	683b      	ldr	r3, [r7, #0]
 801266c:	687a      	ldr	r2, [r7, #4]
 801266e:	68b9      	ldr	r1, [r7, #8]
 8012670:	f7f5 faa0 	bl	8007bb4 <USER_SPI_read>
 8012674:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8012676:	4618      	mov	r0, r3
 8012678:	3710      	adds	r7, #16
 801267a:	46bd      	mov	sp, r7
 801267c:	bd80      	pop	{r7, pc}

0801267e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 801267e:	b580      	push	{r7, lr}
 8012680:	b084      	sub	sp, #16
 8012682:	af00      	add	r7, sp, #0
 8012684:	60b9      	str	r1, [r7, #8]
 8012686:	607a      	str	r2, [r7, #4]
 8012688:	603b      	str	r3, [r7, #0]
 801268a:	4603      	mov	r3, r0
 801268c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 801268e:	7bf8      	ldrb	r0, [r7, #15]
 8012690:	683b      	ldr	r3, [r7, #0]
 8012692:	687a      	ldr	r2, [r7, #4]
 8012694:	68b9      	ldr	r1, [r7, #8]
 8012696:	f7f5 faf3 	bl	8007c80 <USER_SPI_write>
 801269a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 801269c:	4618      	mov	r0, r3
 801269e:	3710      	adds	r7, #16
 80126a0:	46bd      	mov	sp, r7
 80126a2:	bd80      	pop	{r7, pc}

080126a4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80126a4:	b580      	push	{r7, lr}
 80126a6:	b082      	sub	sp, #8
 80126a8:	af00      	add	r7, sp, #0
 80126aa:	4603      	mov	r3, r0
 80126ac:	603a      	str	r2, [r7, #0]
 80126ae:	71fb      	strb	r3, [r7, #7]
 80126b0:	460b      	mov	r3, r1
 80126b2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 80126b4:	79b9      	ldrb	r1, [r7, #6]
 80126b6:	79fb      	ldrb	r3, [r7, #7]
 80126b8:	683a      	ldr	r2, [r7, #0]
 80126ba:	4618      	mov	r0, r3
 80126bc:	f7f5 fb5c 	bl	8007d78 <USER_SPI_ioctl>
 80126c0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80126c2:	4618      	mov	r0, r3
 80126c4:	3708      	adds	r7, #8
 80126c6:	46bd      	mov	sp, r7
 80126c8:	bd80      	pop	{r7, pc}

080126ca <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80126ca:	b580      	push	{r7, lr}
 80126cc:	b084      	sub	sp, #16
 80126ce:	af00      	add	r7, sp, #0
 80126d0:	6078      	str	r0, [r7, #4]
 80126d2:	460b      	mov	r3, r1
 80126d4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80126d6:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80126da:	f005 f961 	bl	80179a0 <USBD_static_malloc>
 80126de:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80126e0:	68fb      	ldr	r3, [r7, #12]
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d105      	bne.n	80126f2 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	2200      	movs	r2, #0
 80126ea:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 80126ee:	2302      	movs	r3, #2
 80126f0:	e066      	b.n	80127c0 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	68fa      	ldr	r2, [r7, #12]
 80126f6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	7c1b      	ldrb	r3, [r3, #16]
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d119      	bne.n	8012736 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012702:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012706:	2202      	movs	r2, #2
 8012708:	2181      	movs	r1, #129	@ 0x81
 801270a:	6878      	ldr	r0, [r7, #4]
 801270c:	f004 ffef 	bl	80176ee <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	2201      	movs	r2, #1
 8012714:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012716:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801271a:	2202      	movs	r2, #2
 801271c:	2101      	movs	r1, #1
 801271e:	6878      	ldr	r0, [r7, #4]
 8012720:	f004 ffe5 	bl	80176ee <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	2201      	movs	r2, #1
 8012728:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	2210      	movs	r2, #16
 8012730:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8012734:	e016      	b.n	8012764 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012736:	2340      	movs	r3, #64	@ 0x40
 8012738:	2202      	movs	r2, #2
 801273a:	2181      	movs	r1, #129	@ 0x81
 801273c:	6878      	ldr	r0, [r7, #4]
 801273e:	f004 ffd6 	bl	80176ee <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	2201      	movs	r2, #1
 8012746:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012748:	2340      	movs	r3, #64	@ 0x40
 801274a:	2202      	movs	r2, #2
 801274c:	2101      	movs	r1, #1
 801274e:	6878      	ldr	r0, [r7, #4]
 8012750:	f004 ffcd 	bl	80176ee <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	2201      	movs	r2, #1
 8012758:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	2210      	movs	r2, #16
 8012760:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012764:	2308      	movs	r3, #8
 8012766:	2203      	movs	r2, #3
 8012768:	2182      	movs	r1, #130	@ 0x82
 801276a:	6878      	ldr	r0, [r7, #4]
 801276c:	f004 ffbf 	bl	80176ee <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	2201      	movs	r2, #1
 8012774:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8012782:	68fb      	ldr	r3, [r7, #12]
 8012784:	2200      	movs	r2, #0
 8012786:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	2200      	movs	r2, #0
 801278e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	7c1b      	ldrb	r3, [r3, #16]
 8012796:	2b00      	cmp	r3, #0
 8012798:	d109      	bne.n	80127ae <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801279a:	68fb      	ldr	r3, [r7, #12]
 801279c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80127a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80127a4:	2101      	movs	r1, #1
 80127a6:	6878      	ldr	r0, [r7, #4]
 80127a8:	f005 f890 	bl	80178cc <USBD_LL_PrepareReceive>
 80127ac:	e007      	b.n	80127be <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80127ae:	68fb      	ldr	r3, [r7, #12]
 80127b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80127b4:	2340      	movs	r3, #64	@ 0x40
 80127b6:	2101      	movs	r1, #1
 80127b8:	6878      	ldr	r0, [r7, #4]
 80127ba:	f005 f887 	bl	80178cc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80127be:	2300      	movs	r3, #0
}
 80127c0:	4618      	mov	r0, r3
 80127c2:	3710      	adds	r7, #16
 80127c4:	46bd      	mov	sp, r7
 80127c6:	bd80      	pop	{r7, pc}

080127c8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80127c8:	b580      	push	{r7, lr}
 80127ca:	b082      	sub	sp, #8
 80127cc:	af00      	add	r7, sp, #0
 80127ce:	6078      	str	r0, [r7, #4]
 80127d0:	460b      	mov	r3, r1
 80127d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80127d4:	2181      	movs	r1, #129	@ 0x81
 80127d6:	6878      	ldr	r0, [r7, #4]
 80127d8:	f004 ffaf 	bl	801773a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	2200      	movs	r2, #0
 80127e0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80127e2:	2101      	movs	r1, #1
 80127e4:	6878      	ldr	r0, [r7, #4]
 80127e6:	f004 ffa8 	bl	801773a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	2200      	movs	r2, #0
 80127ee:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80127f2:	2182      	movs	r1, #130	@ 0x82
 80127f4:	6878      	ldr	r0, [r7, #4]
 80127f6:	f004 ffa0 	bl	801773a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	2200      	movs	r2, #0
 80127fe:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	2200      	movs	r2, #0
 8012806:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012810:	2b00      	cmp	r3, #0
 8012812:	d00e      	beq.n	8012832 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801281a:	685b      	ldr	r3, [r3, #4]
 801281c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012824:	4618      	mov	r0, r3
 8012826:	f005 f8c9 	bl	80179bc <USBD_static_free>
    pdev->pClassData = NULL;
 801282a:	687b      	ldr	r3, [r7, #4]
 801282c:	2200      	movs	r2, #0
 801282e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8012832:	2300      	movs	r3, #0
}
 8012834:	4618      	mov	r0, r3
 8012836:	3708      	adds	r7, #8
 8012838:	46bd      	mov	sp, r7
 801283a:	bd80      	pop	{r7, pc}

0801283c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801283c:	b580      	push	{r7, lr}
 801283e:	b086      	sub	sp, #24
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
 8012844:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801284c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801284e:	2300      	movs	r3, #0
 8012850:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8012852:	2300      	movs	r3, #0
 8012854:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8012856:	2300      	movs	r3, #0
 8012858:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801285a:	693b      	ldr	r3, [r7, #16]
 801285c:	2b00      	cmp	r3, #0
 801285e:	d101      	bne.n	8012864 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8012860:	2303      	movs	r3, #3
 8012862:	e0af      	b.n	80129c4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012864:	683b      	ldr	r3, [r7, #0]
 8012866:	781b      	ldrb	r3, [r3, #0]
 8012868:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801286c:	2b00      	cmp	r3, #0
 801286e:	d03f      	beq.n	80128f0 <USBD_CDC_Setup+0xb4>
 8012870:	2b20      	cmp	r3, #32
 8012872:	f040 809f 	bne.w	80129b4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8012876:	683b      	ldr	r3, [r7, #0]
 8012878:	88db      	ldrh	r3, [r3, #6]
 801287a:	2b00      	cmp	r3, #0
 801287c:	d02e      	beq.n	80128dc <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801287e:	683b      	ldr	r3, [r7, #0]
 8012880:	781b      	ldrb	r3, [r3, #0]
 8012882:	b25b      	sxtb	r3, r3
 8012884:	2b00      	cmp	r3, #0
 8012886:	da16      	bge.n	80128b6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801288e:	689b      	ldr	r3, [r3, #8]
 8012890:	683a      	ldr	r2, [r7, #0]
 8012892:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8012894:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012896:	683a      	ldr	r2, [r7, #0]
 8012898:	88d2      	ldrh	r2, [r2, #6]
 801289a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801289c:	683b      	ldr	r3, [r7, #0]
 801289e:	88db      	ldrh	r3, [r3, #6]
 80128a0:	2b07      	cmp	r3, #7
 80128a2:	bf28      	it	cs
 80128a4:	2307      	movcs	r3, #7
 80128a6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80128a8:	693b      	ldr	r3, [r7, #16]
 80128aa:	89fa      	ldrh	r2, [r7, #14]
 80128ac:	4619      	mov	r1, r3
 80128ae:	6878      	ldr	r0, [r7, #4]
 80128b0:	f001 facf 	bl	8013e52 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80128b4:	e085      	b.n	80129c2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80128b6:	683b      	ldr	r3, [r7, #0]
 80128b8:	785a      	ldrb	r2, [r3, #1]
 80128ba:	693b      	ldr	r3, [r7, #16]
 80128bc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80128c0:	683b      	ldr	r3, [r7, #0]
 80128c2:	88db      	ldrh	r3, [r3, #6]
 80128c4:	b2da      	uxtb	r2, r3
 80128c6:	693b      	ldr	r3, [r7, #16]
 80128c8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80128cc:	6939      	ldr	r1, [r7, #16]
 80128ce:	683b      	ldr	r3, [r7, #0]
 80128d0:	88db      	ldrh	r3, [r3, #6]
 80128d2:	461a      	mov	r2, r3
 80128d4:	6878      	ldr	r0, [r7, #4]
 80128d6:	f001 fae8 	bl	8013eaa <USBD_CtlPrepareRx>
      break;
 80128da:	e072      	b.n	80129c2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80128e2:	689b      	ldr	r3, [r3, #8]
 80128e4:	683a      	ldr	r2, [r7, #0]
 80128e6:	7850      	ldrb	r0, [r2, #1]
 80128e8:	2200      	movs	r2, #0
 80128ea:	6839      	ldr	r1, [r7, #0]
 80128ec:	4798      	blx	r3
      break;
 80128ee:	e068      	b.n	80129c2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80128f0:	683b      	ldr	r3, [r7, #0]
 80128f2:	785b      	ldrb	r3, [r3, #1]
 80128f4:	2b0b      	cmp	r3, #11
 80128f6:	d852      	bhi.n	801299e <USBD_CDC_Setup+0x162>
 80128f8:	a201      	add	r2, pc, #4	@ (adr r2, 8012900 <USBD_CDC_Setup+0xc4>)
 80128fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80128fe:	bf00      	nop
 8012900:	08012931 	.word	0x08012931
 8012904:	080129ad 	.word	0x080129ad
 8012908:	0801299f 	.word	0x0801299f
 801290c:	0801299f 	.word	0x0801299f
 8012910:	0801299f 	.word	0x0801299f
 8012914:	0801299f 	.word	0x0801299f
 8012918:	0801299f 	.word	0x0801299f
 801291c:	0801299f 	.word	0x0801299f
 8012920:	0801299f 	.word	0x0801299f
 8012924:	0801299f 	.word	0x0801299f
 8012928:	0801295b 	.word	0x0801295b
 801292c:	08012985 	.word	0x08012985
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012936:	b2db      	uxtb	r3, r3
 8012938:	2b03      	cmp	r3, #3
 801293a:	d107      	bne.n	801294c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801293c:	f107 030a 	add.w	r3, r7, #10
 8012940:	2202      	movs	r2, #2
 8012942:	4619      	mov	r1, r3
 8012944:	6878      	ldr	r0, [r7, #4]
 8012946:	f001 fa84 	bl	8013e52 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801294a:	e032      	b.n	80129b2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801294c:	6839      	ldr	r1, [r7, #0]
 801294e:	6878      	ldr	r0, [r7, #4]
 8012950:	f001 fa0e 	bl	8013d70 <USBD_CtlError>
            ret = USBD_FAIL;
 8012954:	2303      	movs	r3, #3
 8012956:	75fb      	strb	r3, [r7, #23]
          break;
 8012958:	e02b      	b.n	80129b2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012960:	b2db      	uxtb	r3, r3
 8012962:	2b03      	cmp	r3, #3
 8012964:	d107      	bne.n	8012976 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8012966:	f107 030d 	add.w	r3, r7, #13
 801296a:	2201      	movs	r2, #1
 801296c:	4619      	mov	r1, r3
 801296e:	6878      	ldr	r0, [r7, #4]
 8012970:	f001 fa6f 	bl	8013e52 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012974:	e01d      	b.n	80129b2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8012976:	6839      	ldr	r1, [r7, #0]
 8012978:	6878      	ldr	r0, [r7, #4]
 801297a:	f001 f9f9 	bl	8013d70 <USBD_CtlError>
            ret = USBD_FAIL;
 801297e:	2303      	movs	r3, #3
 8012980:	75fb      	strb	r3, [r7, #23]
          break;
 8012982:	e016      	b.n	80129b2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801298a:	b2db      	uxtb	r3, r3
 801298c:	2b03      	cmp	r3, #3
 801298e:	d00f      	beq.n	80129b0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8012990:	6839      	ldr	r1, [r7, #0]
 8012992:	6878      	ldr	r0, [r7, #4]
 8012994:	f001 f9ec 	bl	8013d70 <USBD_CtlError>
            ret = USBD_FAIL;
 8012998:	2303      	movs	r3, #3
 801299a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801299c:	e008      	b.n	80129b0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801299e:	6839      	ldr	r1, [r7, #0]
 80129a0:	6878      	ldr	r0, [r7, #4]
 80129a2:	f001 f9e5 	bl	8013d70 <USBD_CtlError>
          ret = USBD_FAIL;
 80129a6:	2303      	movs	r3, #3
 80129a8:	75fb      	strb	r3, [r7, #23]
          break;
 80129aa:	e002      	b.n	80129b2 <USBD_CDC_Setup+0x176>
          break;
 80129ac:	bf00      	nop
 80129ae:	e008      	b.n	80129c2 <USBD_CDC_Setup+0x186>
          break;
 80129b0:	bf00      	nop
      }
      break;
 80129b2:	e006      	b.n	80129c2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80129b4:	6839      	ldr	r1, [r7, #0]
 80129b6:	6878      	ldr	r0, [r7, #4]
 80129b8:	f001 f9da 	bl	8013d70 <USBD_CtlError>
      ret = USBD_FAIL;
 80129bc:	2303      	movs	r3, #3
 80129be:	75fb      	strb	r3, [r7, #23]
      break;
 80129c0:	bf00      	nop
  }

  return (uint8_t)ret;
 80129c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80129c4:	4618      	mov	r0, r3
 80129c6:	3718      	adds	r7, #24
 80129c8:	46bd      	mov	sp, r7
 80129ca:	bd80      	pop	{r7, pc}

080129cc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80129cc:	b580      	push	{r7, lr}
 80129ce:	b084      	sub	sp, #16
 80129d0:	af00      	add	r7, sp, #0
 80129d2:	6078      	str	r0, [r7, #4]
 80129d4:	460b      	mov	r3, r1
 80129d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80129de:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d101      	bne.n	80129ee <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80129ea:	2303      	movs	r3, #3
 80129ec:	e04f      	b.n	8012a8e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80129f4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80129f6:	78fa      	ldrb	r2, [r7, #3]
 80129f8:	6879      	ldr	r1, [r7, #4]
 80129fa:	4613      	mov	r3, r2
 80129fc:	009b      	lsls	r3, r3, #2
 80129fe:	4413      	add	r3, r2
 8012a00:	009b      	lsls	r3, r3, #2
 8012a02:	440b      	add	r3, r1
 8012a04:	3318      	adds	r3, #24
 8012a06:	681b      	ldr	r3, [r3, #0]
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d029      	beq.n	8012a60 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8012a0c:	78fa      	ldrb	r2, [r7, #3]
 8012a0e:	6879      	ldr	r1, [r7, #4]
 8012a10:	4613      	mov	r3, r2
 8012a12:	009b      	lsls	r3, r3, #2
 8012a14:	4413      	add	r3, r2
 8012a16:	009b      	lsls	r3, r3, #2
 8012a18:	440b      	add	r3, r1
 8012a1a:	3318      	adds	r3, #24
 8012a1c:	681a      	ldr	r2, [r3, #0]
 8012a1e:	78f9      	ldrb	r1, [r7, #3]
 8012a20:	68f8      	ldr	r0, [r7, #12]
 8012a22:	460b      	mov	r3, r1
 8012a24:	009b      	lsls	r3, r3, #2
 8012a26:	440b      	add	r3, r1
 8012a28:	00db      	lsls	r3, r3, #3
 8012a2a:	4403      	add	r3, r0
 8012a2c:	3320      	adds	r3, #32
 8012a2e:	681b      	ldr	r3, [r3, #0]
 8012a30:	fbb2 f1f3 	udiv	r1, r2, r3
 8012a34:	fb01 f303 	mul.w	r3, r1, r3
 8012a38:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d110      	bne.n	8012a60 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8012a3e:	78fa      	ldrb	r2, [r7, #3]
 8012a40:	6879      	ldr	r1, [r7, #4]
 8012a42:	4613      	mov	r3, r2
 8012a44:	009b      	lsls	r3, r3, #2
 8012a46:	4413      	add	r3, r2
 8012a48:	009b      	lsls	r3, r3, #2
 8012a4a:	440b      	add	r3, r1
 8012a4c:	3318      	adds	r3, #24
 8012a4e:	2200      	movs	r2, #0
 8012a50:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8012a52:	78f9      	ldrb	r1, [r7, #3]
 8012a54:	2300      	movs	r3, #0
 8012a56:	2200      	movs	r2, #0
 8012a58:	6878      	ldr	r0, [r7, #4]
 8012a5a:	f004 ff16 	bl	801788a <USBD_LL_Transmit>
 8012a5e:	e015      	b.n	8012a8c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8012a60:	68bb      	ldr	r3, [r7, #8]
 8012a62:	2200      	movs	r2, #0
 8012a64:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012a6e:	691b      	ldr	r3, [r3, #16]
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d00b      	beq.n	8012a8c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012a7a:	691b      	ldr	r3, [r3, #16]
 8012a7c:	68ba      	ldr	r2, [r7, #8]
 8012a7e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8012a82:	68ba      	ldr	r2, [r7, #8]
 8012a84:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8012a88:	78fa      	ldrb	r2, [r7, #3]
 8012a8a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8012a8c:	2300      	movs	r3, #0
}
 8012a8e:	4618      	mov	r0, r3
 8012a90:	3710      	adds	r7, #16
 8012a92:	46bd      	mov	sp, r7
 8012a94:	bd80      	pop	{r7, pc}

08012a96 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012a96:	b580      	push	{r7, lr}
 8012a98:	b084      	sub	sp, #16
 8012a9a:	af00      	add	r7, sp, #0
 8012a9c:	6078      	str	r0, [r7, #4]
 8012a9e:	460b      	mov	r3, r1
 8012aa0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012aa8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d101      	bne.n	8012ab8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012ab4:	2303      	movs	r3, #3
 8012ab6:	e015      	b.n	8012ae4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8012ab8:	78fb      	ldrb	r3, [r7, #3]
 8012aba:	4619      	mov	r1, r3
 8012abc:	6878      	ldr	r0, [r7, #4]
 8012abe:	f004 ff26 	bl	801790e <USBD_LL_GetRxDataSize>
 8012ac2:	4602      	mov	r2, r0
 8012ac4:	68fb      	ldr	r3, [r7, #12]
 8012ac6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012ad0:	68db      	ldr	r3, [r3, #12]
 8012ad2:	68fa      	ldr	r2, [r7, #12]
 8012ad4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8012ad8:	68fa      	ldr	r2, [r7, #12]
 8012ada:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8012ade:	4611      	mov	r1, r2
 8012ae0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8012ae2:	2300      	movs	r3, #0
}
 8012ae4:	4618      	mov	r0, r3
 8012ae6:	3710      	adds	r7, #16
 8012ae8:	46bd      	mov	sp, r7
 8012aea:	bd80      	pop	{r7, pc}

08012aec <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8012aec:	b580      	push	{r7, lr}
 8012aee:	b084      	sub	sp, #16
 8012af0:	af00      	add	r7, sp, #0
 8012af2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012afa:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012afc:	68fb      	ldr	r3, [r7, #12]
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d101      	bne.n	8012b06 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8012b02:	2303      	movs	r3, #3
 8012b04:	e01a      	b.n	8012b3c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d014      	beq.n	8012b3a <USBD_CDC_EP0_RxReady+0x4e>
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8012b16:	2bff      	cmp	r3, #255	@ 0xff
 8012b18:	d00f      	beq.n	8012b3a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012b20:	689b      	ldr	r3, [r3, #8]
 8012b22:	68fa      	ldr	r2, [r7, #12]
 8012b24:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8012b28:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8012b2a:	68fa      	ldr	r2, [r7, #12]
 8012b2c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012b30:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8012b32:	68fb      	ldr	r3, [r7, #12]
 8012b34:	22ff      	movs	r2, #255	@ 0xff
 8012b36:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8012b3a:	2300      	movs	r3, #0
}
 8012b3c:	4618      	mov	r0, r3
 8012b3e:	3710      	adds	r7, #16
 8012b40:	46bd      	mov	sp, r7
 8012b42:	bd80      	pop	{r7, pc}

08012b44 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012b44:	b480      	push	{r7}
 8012b46:	b083      	sub	sp, #12
 8012b48:	af00      	add	r7, sp, #0
 8012b4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	2243      	movs	r2, #67	@ 0x43
 8012b50:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8012b52:	4b03      	ldr	r3, [pc, #12]	@ (8012b60 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8012b54:	4618      	mov	r0, r3
 8012b56:	370c      	adds	r7, #12
 8012b58:	46bd      	mov	sp, r7
 8012b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b5e:	4770      	bx	lr
 8012b60:	200000b0 	.word	0x200000b0

08012b64 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012b64:	b480      	push	{r7}
 8012b66:	b083      	sub	sp, #12
 8012b68:	af00      	add	r7, sp, #0
 8012b6a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	2243      	movs	r2, #67	@ 0x43
 8012b70:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8012b72:	4b03      	ldr	r3, [pc, #12]	@ (8012b80 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8012b74:	4618      	mov	r0, r3
 8012b76:	370c      	adds	r7, #12
 8012b78:	46bd      	mov	sp, r7
 8012b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b7e:	4770      	bx	lr
 8012b80:	2000006c 	.word	0x2000006c

08012b84 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012b84:	b480      	push	{r7}
 8012b86:	b083      	sub	sp, #12
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	2243      	movs	r2, #67	@ 0x43
 8012b90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8012b92:	4b03      	ldr	r3, [pc, #12]	@ (8012ba0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8012b94:	4618      	mov	r0, r3
 8012b96:	370c      	adds	r7, #12
 8012b98:	46bd      	mov	sp, r7
 8012b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b9e:	4770      	bx	lr
 8012ba0:	200000f4 	.word	0x200000f4

08012ba4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012ba4:	b480      	push	{r7}
 8012ba6:	b083      	sub	sp, #12
 8012ba8:	af00      	add	r7, sp, #0
 8012baa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	220a      	movs	r2, #10
 8012bb0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8012bb2:	4b03      	ldr	r3, [pc, #12]	@ (8012bc0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012bb4:	4618      	mov	r0, r3
 8012bb6:	370c      	adds	r7, #12
 8012bb8:	46bd      	mov	sp, r7
 8012bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bbe:	4770      	bx	lr
 8012bc0:	20000028 	.word	0x20000028

08012bc4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012bc4:	b480      	push	{r7}
 8012bc6:	b083      	sub	sp, #12
 8012bc8:	af00      	add	r7, sp, #0
 8012bca:	6078      	str	r0, [r7, #4]
 8012bcc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8012bce:	683b      	ldr	r3, [r7, #0]
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d101      	bne.n	8012bd8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8012bd4:	2303      	movs	r3, #3
 8012bd6:	e004      	b.n	8012be2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	683a      	ldr	r2, [r7, #0]
 8012bdc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8012be0:	2300      	movs	r3, #0
}
 8012be2:	4618      	mov	r0, r3
 8012be4:	370c      	adds	r7, #12
 8012be6:	46bd      	mov	sp, r7
 8012be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bec:	4770      	bx	lr

08012bee <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8012bee:	b480      	push	{r7}
 8012bf0:	b087      	sub	sp, #28
 8012bf2:	af00      	add	r7, sp, #0
 8012bf4:	60f8      	str	r0, [r7, #12]
 8012bf6:	60b9      	str	r1, [r7, #8]
 8012bf8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012bfa:	68fb      	ldr	r3, [r7, #12]
 8012bfc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012c00:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8012c02:	697b      	ldr	r3, [r7, #20]
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d101      	bne.n	8012c0c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012c08:	2303      	movs	r3, #3
 8012c0a:	e008      	b.n	8012c1e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8012c0c:	697b      	ldr	r3, [r7, #20]
 8012c0e:	68ba      	ldr	r2, [r7, #8]
 8012c10:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8012c14:	697b      	ldr	r3, [r7, #20]
 8012c16:	687a      	ldr	r2, [r7, #4]
 8012c18:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8012c1c:	2300      	movs	r3, #0
}
 8012c1e:	4618      	mov	r0, r3
 8012c20:	371c      	adds	r7, #28
 8012c22:	46bd      	mov	sp, r7
 8012c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c28:	4770      	bx	lr

08012c2a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8012c2a:	b480      	push	{r7}
 8012c2c:	b085      	sub	sp, #20
 8012c2e:	af00      	add	r7, sp, #0
 8012c30:	6078      	str	r0, [r7, #4]
 8012c32:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012c3a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012c3c:	68fb      	ldr	r3, [r7, #12]
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d101      	bne.n	8012c46 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8012c42:	2303      	movs	r3, #3
 8012c44:	e004      	b.n	8012c50 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8012c46:	68fb      	ldr	r3, [r7, #12]
 8012c48:	683a      	ldr	r2, [r7, #0]
 8012c4a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8012c4e:	2300      	movs	r3, #0
}
 8012c50:	4618      	mov	r0, r3
 8012c52:	3714      	adds	r7, #20
 8012c54:	46bd      	mov	sp, r7
 8012c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c5a:	4770      	bx	lr

08012c5c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8012c5c:	b580      	push	{r7, lr}
 8012c5e:	b084      	sub	sp, #16
 8012c60:	af00      	add	r7, sp, #0
 8012c62:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012c6a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8012c6c:	2301      	movs	r3, #1
 8012c6e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d101      	bne.n	8012c7e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012c7a:	2303      	movs	r3, #3
 8012c7c:	e01a      	b.n	8012cb4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8012c7e:	68bb      	ldr	r3, [r7, #8]
 8012c80:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d114      	bne.n	8012cb2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8012c88:	68bb      	ldr	r3, [r7, #8]
 8012c8a:	2201      	movs	r2, #1
 8012c8c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8012c90:	68bb      	ldr	r3, [r7, #8]
 8012c92:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8012c9a:	68bb      	ldr	r3, [r7, #8]
 8012c9c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8012ca0:	68bb      	ldr	r3, [r7, #8]
 8012ca2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8012ca6:	2181      	movs	r1, #129	@ 0x81
 8012ca8:	6878      	ldr	r0, [r7, #4]
 8012caa:	f004 fdee 	bl	801788a <USBD_LL_Transmit>

    ret = USBD_OK;
 8012cae:	2300      	movs	r3, #0
 8012cb0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8012cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8012cb4:	4618      	mov	r0, r3
 8012cb6:	3710      	adds	r7, #16
 8012cb8:	46bd      	mov	sp, r7
 8012cba:	bd80      	pop	{r7, pc}

08012cbc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012cbc:	b580      	push	{r7, lr}
 8012cbe:	b084      	sub	sp, #16
 8012cc0:	af00      	add	r7, sp, #0
 8012cc2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012cca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d101      	bne.n	8012cda <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012cd6:	2303      	movs	r3, #3
 8012cd8:	e016      	b.n	8012d08 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	7c1b      	ldrb	r3, [r3, #16]
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d109      	bne.n	8012cf6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012ce2:	68fb      	ldr	r3, [r7, #12]
 8012ce4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012ce8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012cec:	2101      	movs	r1, #1
 8012cee:	6878      	ldr	r0, [r7, #4]
 8012cf0:	f004 fdec 	bl	80178cc <USBD_LL_PrepareReceive>
 8012cf4:	e007      	b.n	8012d06 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012cfc:	2340      	movs	r3, #64	@ 0x40
 8012cfe:	2101      	movs	r1, #1
 8012d00:	6878      	ldr	r0, [r7, #4]
 8012d02:	f004 fde3 	bl	80178cc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012d06:	2300      	movs	r3, #0
}
 8012d08:	4618      	mov	r0, r3
 8012d0a:	3710      	adds	r7, #16
 8012d0c:	46bd      	mov	sp, r7
 8012d0e:	bd80      	pop	{r7, pc}

08012d10 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012d10:	b580      	push	{r7, lr}
 8012d12:	b086      	sub	sp, #24
 8012d14:	af00      	add	r7, sp, #0
 8012d16:	60f8      	str	r0, [r7, #12]
 8012d18:	60b9      	str	r1, [r7, #8]
 8012d1a:	4613      	mov	r3, r2
 8012d1c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d101      	bne.n	8012d28 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8012d24:	2303      	movs	r3, #3
 8012d26:	e01f      	b.n	8012d68 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8012d28:	68fb      	ldr	r3, [r7, #12]
 8012d2a:	2200      	movs	r2, #0
 8012d2c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	2200      	movs	r2, #0
 8012d34:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8012d38:	68fb      	ldr	r3, [r7, #12]
 8012d3a:	2200      	movs	r2, #0
 8012d3c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012d40:	68bb      	ldr	r3, [r7, #8]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d003      	beq.n	8012d4e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	68ba      	ldr	r2, [r7, #8]
 8012d4a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	2201      	movs	r2, #1
 8012d52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	79fa      	ldrb	r2, [r7, #7]
 8012d5a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012d5c:	68f8      	ldr	r0, [r7, #12]
 8012d5e:	f004 fc4b 	bl	80175f8 <USBD_LL_Init>
 8012d62:	4603      	mov	r3, r0
 8012d64:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d68:	4618      	mov	r0, r3
 8012d6a:	3718      	adds	r7, #24
 8012d6c:	46bd      	mov	sp, r7
 8012d6e:	bd80      	pop	{r7, pc}

08012d70 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012d70:	b580      	push	{r7, lr}
 8012d72:	b084      	sub	sp, #16
 8012d74:	af00      	add	r7, sp, #0
 8012d76:	6078      	str	r0, [r7, #4]
 8012d78:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012d7a:	2300      	movs	r3, #0
 8012d7c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8012d7e:	683b      	ldr	r3, [r7, #0]
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d101      	bne.n	8012d88 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8012d84:	2303      	movs	r3, #3
 8012d86:	e016      	b.n	8012db6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	683a      	ldr	r2, [r7, #0]
 8012d8c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	d00b      	beq.n	8012db4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012da4:	f107 020e 	add.w	r2, r7, #14
 8012da8:	4610      	mov	r0, r2
 8012daa:	4798      	blx	r3
 8012dac:	4602      	mov	r2, r0
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8012db4:	2300      	movs	r3, #0
}
 8012db6:	4618      	mov	r0, r3
 8012db8:	3710      	adds	r7, #16
 8012dba:	46bd      	mov	sp, r7
 8012dbc:	bd80      	pop	{r7, pc}

08012dbe <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8012dbe:	b580      	push	{r7, lr}
 8012dc0:	b082      	sub	sp, #8
 8012dc2:	af00      	add	r7, sp, #0
 8012dc4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8012dc6:	6878      	ldr	r0, [r7, #4]
 8012dc8:	f004 fc76 	bl	80176b8 <USBD_LL_Start>
 8012dcc:	4603      	mov	r3, r0
}
 8012dce:	4618      	mov	r0, r3
 8012dd0:	3708      	adds	r7, #8
 8012dd2:	46bd      	mov	sp, r7
 8012dd4:	bd80      	pop	{r7, pc}

08012dd6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8012dd6:	b480      	push	{r7}
 8012dd8:	b083      	sub	sp, #12
 8012dda:	af00      	add	r7, sp, #0
 8012ddc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012dde:	2300      	movs	r3, #0
}
 8012de0:	4618      	mov	r0, r3
 8012de2:	370c      	adds	r7, #12
 8012de4:	46bd      	mov	sp, r7
 8012de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dea:	4770      	bx	lr

08012dec <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012dec:	b580      	push	{r7, lr}
 8012dee:	b084      	sub	sp, #16
 8012df0:	af00      	add	r7, sp, #0
 8012df2:	6078      	str	r0, [r7, #4]
 8012df4:	460b      	mov	r3, r1
 8012df6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8012df8:	2303      	movs	r3, #3
 8012dfa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d009      	beq.n	8012e1a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e0c:	681b      	ldr	r3, [r3, #0]
 8012e0e:	78fa      	ldrb	r2, [r7, #3]
 8012e10:	4611      	mov	r1, r2
 8012e12:	6878      	ldr	r0, [r7, #4]
 8012e14:	4798      	blx	r3
 8012e16:	4603      	mov	r3, r0
 8012e18:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8012e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e1c:	4618      	mov	r0, r3
 8012e1e:	3710      	adds	r7, #16
 8012e20:	46bd      	mov	sp, r7
 8012e22:	bd80      	pop	{r7, pc}

08012e24 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012e24:	b580      	push	{r7, lr}
 8012e26:	b082      	sub	sp, #8
 8012e28:	af00      	add	r7, sp, #0
 8012e2a:	6078      	str	r0, [r7, #4]
 8012e2c:	460b      	mov	r3, r1
 8012e2e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8012e30:	687b      	ldr	r3, [r7, #4]
 8012e32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d007      	beq.n	8012e4a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e40:	685b      	ldr	r3, [r3, #4]
 8012e42:	78fa      	ldrb	r2, [r7, #3]
 8012e44:	4611      	mov	r1, r2
 8012e46:	6878      	ldr	r0, [r7, #4]
 8012e48:	4798      	blx	r3
  }

  return USBD_OK;
 8012e4a:	2300      	movs	r3, #0
}
 8012e4c:	4618      	mov	r0, r3
 8012e4e:	3708      	adds	r7, #8
 8012e50:	46bd      	mov	sp, r7
 8012e52:	bd80      	pop	{r7, pc}

08012e54 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012e54:	b580      	push	{r7, lr}
 8012e56:	b084      	sub	sp, #16
 8012e58:	af00      	add	r7, sp, #0
 8012e5a:	6078      	str	r0, [r7, #4]
 8012e5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012e64:	6839      	ldr	r1, [r7, #0]
 8012e66:	4618      	mov	r0, r3
 8012e68:	f000 ff48 	bl	8013cfc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	2201      	movs	r2, #1
 8012e70:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8012e7a:	461a      	mov	r2, r3
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012e88:	f003 031f 	and.w	r3, r3, #31
 8012e8c:	2b02      	cmp	r3, #2
 8012e8e:	d01a      	beq.n	8012ec6 <USBD_LL_SetupStage+0x72>
 8012e90:	2b02      	cmp	r3, #2
 8012e92:	d822      	bhi.n	8012eda <USBD_LL_SetupStage+0x86>
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d002      	beq.n	8012e9e <USBD_LL_SetupStage+0x4a>
 8012e98:	2b01      	cmp	r3, #1
 8012e9a:	d00a      	beq.n	8012eb2 <USBD_LL_SetupStage+0x5e>
 8012e9c:	e01d      	b.n	8012eda <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012ea4:	4619      	mov	r1, r3
 8012ea6:	6878      	ldr	r0, [r7, #4]
 8012ea8:	f000 f9f0 	bl	801328c <USBD_StdDevReq>
 8012eac:	4603      	mov	r3, r0
 8012eae:	73fb      	strb	r3, [r7, #15]
      break;
 8012eb0:	e020      	b.n	8012ef4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012eb8:	4619      	mov	r1, r3
 8012eba:	6878      	ldr	r0, [r7, #4]
 8012ebc:	f000 fa54 	bl	8013368 <USBD_StdItfReq>
 8012ec0:	4603      	mov	r3, r0
 8012ec2:	73fb      	strb	r3, [r7, #15]
      break;
 8012ec4:	e016      	b.n	8012ef4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012ecc:	4619      	mov	r1, r3
 8012ece:	6878      	ldr	r0, [r7, #4]
 8012ed0:	f000 fa93 	bl	80133fa <USBD_StdEPReq>
 8012ed4:	4603      	mov	r3, r0
 8012ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8012ed8:	e00c      	b.n	8012ef4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012ee0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012ee4:	b2db      	uxtb	r3, r3
 8012ee6:	4619      	mov	r1, r3
 8012ee8:	6878      	ldr	r0, [r7, #4]
 8012eea:	f004 fc45 	bl	8017778 <USBD_LL_StallEP>
 8012eee:	4603      	mov	r3, r0
 8012ef0:	73fb      	strb	r3, [r7, #15]
      break;
 8012ef2:	bf00      	nop
  }

  return ret;
 8012ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ef6:	4618      	mov	r0, r3
 8012ef8:	3710      	adds	r7, #16
 8012efa:	46bd      	mov	sp, r7
 8012efc:	bd80      	pop	{r7, pc}

08012efe <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012efe:	b580      	push	{r7, lr}
 8012f00:	b086      	sub	sp, #24
 8012f02:	af00      	add	r7, sp, #0
 8012f04:	60f8      	str	r0, [r7, #12]
 8012f06:	460b      	mov	r3, r1
 8012f08:	607a      	str	r2, [r7, #4]
 8012f0a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8012f0c:	7afb      	ldrb	r3, [r7, #11]
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d138      	bne.n	8012f84 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8012f12:	68fb      	ldr	r3, [r7, #12]
 8012f14:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012f18:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012f1a:	68fb      	ldr	r3, [r7, #12]
 8012f1c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012f20:	2b03      	cmp	r3, #3
 8012f22:	d14a      	bne.n	8012fba <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8012f24:	693b      	ldr	r3, [r7, #16]
 8012f26:	689a      	ldr	r2, [r3, #8]
 8012f28:	693b      	ldr	r3, [r7, #16]
 8012f2a:	68db      	ldr	r3, [r3, #12]
 8012f2c:	429a      	cmp	r2, r3
 8012f2e:	d913      	bls.n	8012f58 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012f30:	693b      	ldr	r3, [r7, #16]
 8012f32:	689a      	ldr	r2, [r3, #8]
 8012f34:	693b      	ldr	r3, [r7, #16]
 8012f36:	68db      	ldr	r3, [r3, #12]
 8012f38:	1ad2      	subs	r2, r2, r3
 8012f3a:	693b      	ldr	r3, [r7, #16]
 8012f3c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012f3e:	693b      	ldr	r3, [r7, #16]
 8012f40:	68da      	ldr	r2, [r3, #12]
 8012f42:	693b      	ldr	r3, [r7, #16]
 8012f44:	689b      	ldr	r3, [r3, #8]
 8012f46:	4293      	cmp	r3, r2
 8012f48:	bf28      	it	cs
 8012f4a:	4613      	movcs	r3, r2
 8012f4c:	461a      	mov	r2, r3
 8012f4e:	6879      	ldr	r1, [r7, #4]
 8012f50:	68f8      	ldr	r0, [r7, #12]
 8012f52:	f000 ffc7 	bl	8013ee4 <USBD_CtlContinueRx>
 8012f56:	e030      	b.n	8012fba <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f5e:	b2db      	uxtb	r3, r3
 8012f60:	2b03      	cmp	r3, #3
 8012f62:	d10b      	bne.n	8012f7c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8012f64:	68fb      	ldr	r3, [r7, #12]
 8012f66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012f6a:	691b      	ldr	r3, [r3, #16]
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d005      	beq.n	8012f7c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012f76:	691b      	ldr	r3, [r3, #16]
 8012f78:	68f8      	ldr	r0, [r7, #12]
 8012f7a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012f7c:	68f8      	ldr	r0, [r7, #12]
 8012f7e:	f000 ffc2 	bl	8013f06 <USBD_CtlSendStatus>
 8012f82:	e01a      	b.n	8012fba <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012f84:	68fb      	ldr	r3, [r7, #12]
 8012f86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f8a:	b2db      	uxtb	r3, r3
 8012f8c:	2b03      	cmp	r3, #3
 8012f8e:	d114      	bne.n	8012fba <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012f96:	699b      	ldr	r3, [r3, #24]
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d00e      	beq.n	8012fba <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8012f9c:	68fb      	ldr	r3, [r7, #12]
 8012f9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012fa2:	699b      	ldr	r3, [r3, #24]
 8012fa4:	7afa      	ldrb	r2, [r7, #11]
 8012fa6:	4611      	mov	r1, r2
 8012fa8:	68f8      	ldr	r0, [r7, #12]
 8012faa:	4798      	blx	r3
 8012fac:	4603      	mov	r3, r0
 8012fae:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8012fb0:	7dfb      	ldrb	r3, [r7, #23]
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d001      	beq.n	8012fba <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8012fb6:	7dfb      	ldrb	r3, [r7, #23]
 8012fb8:	e000      	b.n	8012fbc <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8012fba:	2300      	movs	r3, #0
}
 8012fbc:	4618      	mov	r0, r3
 8012fbe:	3718      	adds	r7, #24
 8012fc0:	46bd      	mov	sp, r7
 8012fc2:	bd80      	pop	{r7, pc}

08012fc4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012fc4:	b580      	push	{r7, lr}
 8012fc6:	b086      	sub	sp, #24
 8012fc8:	af00      	add	r7, sp, #0
 8012fca:	60f8      	str	r0, [r7, #12]
 8012fcc:	460b      	mov	r3, r1
 8012fce:	607a      	str	r2, [r7, #4]
 8012fd0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8012fd2:	7afb      	ldrb	r3, [r7, #11]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d16b      	bne.n	80130b0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	3314      	adds	r3, #20
 8012fdc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012fe4:	2b02      	cmp	r3, #2
 8012fe6:	d156      	bne.n	8013096 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8012fe8:	693b      	ldr	r3, [r7, #16]
 8012fea:	689a      	ldr	r2, [r3, #8]
 8012fec:	693b      	ldr	r3, [r7, #16]
 8012fee:	68db      	ldr	r3, [r3, #12]
 8012ff0:	429a      	cmp	r2, r3
 8012ff2:	d914      	bls.n	801301e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012ff4:	693b      	ldr	r3, [r7, #16]
 8012ff6:	689a      	ldr	r2, [r3, #8]
 8012ff8:	693b      	ldr	r3, [r7, #16]
 8012ffa:	68db      	ldr	r3, [r3, #12]
 8012ffc:	1ad2      	subs	r2, r2, r3
 8012ffe:	693b      	ldr	r3, [r7, #16]
 8013000:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8013002:	693b      	ldr	r3, [r7, #16]
 8013004:	689b      	ldr	r3, [r3, #8]
 8013006:	461a      	mov	r2, r3
 8013008:	6879      	ldr	r1, [r7, #4]
 801300a:	68f8      	ldr	r0, [r7, #12]
 801300c:	f000 ff3c 	bl	8013e88 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013010:	2300      	movs	r3, #0
 8013012:	2200      	movs	r2, #0
 8013014:	2100      	movs	r1, #0
 8013016:	68f8      	ldr	r0, [r7, #12]
 8013018:	f004 fc58 	bl	80178cc <USBD_LL_PrepareReceive>
 801301c:	e03b      	b.n	8013096 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801301e:	693b      	ldr	r3, [r7, #16]
 8013020:	68da      	ldr	r2, [r3, #12]
 8013022:	693b      	ldr	r3, [r7, #16]
 8013024:	689b      	ldr	r3, [r3, #8]
 8013026:	429a      	cmp	r2, r3
 8013028:	d11c      	bne.n	8013064 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801302a:	693b      	ldr	r3, [r7, #16]
 801302c:	685a      	ldr	r2, [r3, #4]
 801302e:	693b      	ldr	r3, [r7, #16]
 8013030:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8013032:	429a      	cmp	r2, r3
 8013034:	d316      	bcc.n	8013064 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8013036:	693b      	ldr	r3, [r7, #16]
 8013038:	685a      	ldr	r2, [r3, #4]
 801303a:	68fb      	ldr	r3, [r7, #12]
 801303c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013040:	429a      	cmp	r2, r3
 8013042:	d20f      	bcs.n	8013064 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013044:	2200      	movs	r2, #0
 8013046:	2100      	movs	r1, #0
 8013048:	68f8      	ldr	r0, [r7, #12]
 801304a:	f000 ff1d 	bl	8013e88 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	2200      	movs	r2, #0
 8013052:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013056:	2300      	movs	r3, #0
 8013058:	2200      	movs	r2, #0
 801305a:	2100      	movs	r1, #0
 801305c:	68f8      	ldr	r0, [r7, #12]
 801305e:	f004 fc35 	bl	80178cc <USBD_LL_PrepareReceive>
 8013062:	e018      	b.n	8013096 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013064:	68fb      	ldr	r3, [r7, #12]
 8013066:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801306a:	b2db      	uxtb	r3, r3
 801306c:	2b03      	cmp	r3, #3
 801306e:	d10b      	bne.n	8013088 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8013070:	68fb      	ldr	r3, [r7, #12]
 8013072:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013076:	68db      	ldr	r3, [r3, #12]
 8013078:	2b00      	cmp	r3, #0
 801307a:	d005      	beq.n	8013088 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 801307c:	68fb      	ldr	r3, [r7, #12]
 801307e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013082:	68db      	ldr	r3, [r3, #12]
 8013084:	68f8      	ldr	r0, [r7, #12]
 8013086:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8013088:	2180      	movs	r1, #128	@ 0x80
 801308a:	68f8      	ldr	r0, [r7, #12]
 801308c:	f004 fb74 	bl	8017778 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8013090:	68f8      	ldr	r0, [r7, #12]
 8013092:	f000 ff4b 	bl	8013f2c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8013096:	68fb      	ldr	r3, [r7, #12]
 8013098:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801309c:	2b01      	cmp	r3, #1
 801309e:	d122      	bne.n	80130e6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80130a0:	68f8      	ldr	r0, [r7, #12]
 80130a2:	f7ff fe98 	bl	8012dd6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80130a6:	68fb      	ldr	r3, [r7, #12]
 80130a8:	2200      	movs	r2, #0
 80130aa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80130ae:	e01a      	b.n	80130e6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80130b0:	68fb      	ldr	r3, [r7, #12]
 80130b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80130b6:	b2db      	uxtb	r3, r3
 80130b8:	2b03      	cmp	r3, #3
 80130ba:	d114      	bne.n	80130e6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80130c2:	695b      	ldr	r3, [r3, #20]
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d00e      	beq.n	80130e6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80130ce:	695b      	ldr	r3, [r3, #20]
 80130d0:	7afa      	ldrb	r2, [r7, #11]
 80130d2:	4611      	mov	r1, r2
 80130d4:	68f8      	ldr	r0, [r7, #12]
 80130d6:	4798      	blx	r3
 80130d8:	4603      	mov	r3, r0
 80130da:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80130dc:	7dfb      	ldrb	r3, [r7, #23]
 80130de:	2b00      	cmp	r3, #0
 80130e0:	d001      	beq.n	80130e6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80130e2:	7dfb      	ldrb	r3, [r7, #23]
 80130e4:	e000      	b.n	80130e8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80130e6:	2300      	movs	r3, #0
}
 80130e8:	4618      	mov	r0, r3
 80130ea:	3718      	adds	r7, #24
 80130ec:	46bd      	mov	sp, r7
 80130ee:	bd80      	pop	{r7, pc}

080130f0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80130f0:	b580      	push	{r7, lr}
 80130f2:	b082      	sub	sp, #8
 80130f4:	af00      	add	r7, sp, #0
 80130f6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	2201      	movs	r2, #1
 80130fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	2200      	movs	r2, #0
 8013104:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	2200      	movs	r2, #0
 801310c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	2200      	movs	r2, #0
 8013112:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801311c:	2b00      	cmp	r3, #0
 801311e:	d101      	bne.n	8013124 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8013120:	2303      	movs	r3, #3
 8013122:	e02f      	b.n	8013184 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801312a:	2b00      	cmp	r3, #0
 801312c:	d00f      	beq.n	801314e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013134:	685b      	ldr	r3, [r3, #4]
 8013136:	2b00      	cmp	r3, #0
 8013138:	d009      	beq.n	801314e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013140:	685b      	ldr	r3, [r3, #4]
 8013142:	687a      	ldr	r2, [r7, #4]
 8013144:	6852      	ldr	r2, [r2, #4]
 8013146:	b2d2      	uxtb	r2, r2
 8013148:	4611      	mov	r1, r2
 801314a:	6878      	ldr	r0, [r7, #4]
 801314c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801314e:	2340      	movs	r3, #64	@ 0x40
 8013150:	2200      	movs	r2, #0
 8013152:	2100      	movs	r1, #0
 8013154:	6878      	ldr	r0, [r7, #4]
 8013156:	f004 faca 	bl	80176ee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	2201      	movs	r2, #1
 801315e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	2240      	movs	r2, #64	@ 0x40
 8013166:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801316a:	2340      	movs	r3, #64	@ 0x40
 801316c:	2200      	movs	r2, #0
 801316e:	2180      	movs	r1, #128	@ 0x80
 8013170:	6878      	ldr	r0, [r7, #4]
 8013172:	f004 fabc 	bl	80176ee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8013176:	687b      	ldr	r3, [r7, #4]
 8013178:	2201      	movs	r2, #1
 801317a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	2240      	movs	r2, #64	@ 0x40
 8013180:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8013182:	2300      	movs	r3, #0
}
 8013184:	4618      	mov	r0, r3
 8013186:	3708      	adds	r7, #8
 8013188:	46bd      	mov	sp, r7
 801318a:	bd80      	pop	{r7, pc}

0801318c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801318c:	b480      	push	{r7}
 801318e:	b083      	sub	sp, #12
 8013190:	af00      	add	r7, sp, #0
 8013192:	6078      	str	r0, [r7, #4]
 8013194:	460b      	mov	r3, r1
 8013196:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	78fa      	ldrb	r2, [r7, #3]
 801319c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801319e:	2300      	movs	r3, #0
}
 80131a0:	4618      	mov	r0, r3
 80131a2:	370c      	adds	r7, #12
 80131a4:	46bd      	mov	sp, r7
 80131a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131aa:	4770      	bx	lr

080131ac <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80131ac:	b480      	push	{r7}
 80131ae:	b083      	sub	sp, #12
 80131b0:	af00      	add	r7, sp, #0
 80131b2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80131ba:	b2da      	uxtb	r2, r3
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	2204      	movs	r2, #4
 80131c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80131ca:	2300      	movs	r3, #0
}
 80131cc:	4618      	mov	r0, r3
 80131ce:	370c      	adds	r7, #12
 80131d0:	46bd      	mov	sp, r7
 80131d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131d6:	4770      	bx	lr

080131d8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80131d8:	b480      	push	{r7}
 80131da:	b083      	sub	sp, #12
 80131dc:	af00      	add	r7, sp, #0
 80131de:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80131e6:	b2db      	uxtb	r3, r3
 80131e8:	2b04      	cmp	r3, #4
 80131ea:	d106      	bne.n	80131fa <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80131f2:	b2da      	uxtb	r2, r3
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80131fa:	2300      	movs	r3, #0
}
 80131fc:	4618      	mov	r0, r3
 80131fe:	370c      	adds	r7, #12
 8013200:	46bd      	mov	sp, r7
 8013202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013206:	4770      	bx	lr

08013208 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013208:	b580      	push	{r7, lr}
 801320a:	b082      	sub	sp, #8
 801320c:	af00      	add	r7, sp, #0
 801320e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013216:	2b00      	cmp	r3, #0
 8013218:	d101      	bne.n	801321e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 801321a:	2303      	movs	r3, #3
 801321c:	e012      	b.n	8013244 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013224:	b2db      	uxtb	r3, r3
 8013226:	2b03      	cmp	r3, #3
 8013228:	d10b      	bne.n	8013242 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013230:	69db      	ldr	r3, [r3, #28]
 8013232:	2b00      	cmp	r3, #0
 8013234:	d005      	beq.n	8013242 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801323c:	69db      	ldr	r3, [r3, #28]
 801323e:	6878      	ldr	r0, [r7, #4]
 8013240:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013242:	2300      	movs	r3, #0
}
 8013244:	4618      	mov	r0, r3
 8013246:	3708      	adds	r7, #8
 8013248:	46bd      	mov	sp, r7
 801324a:	bd80      	pop	{r7, pc}

0801324c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801324c:	b480      	push	{r7}
 801324e:	b087      	sub	sp, #28
 8013250:	af00      	add	r7, sp, #0
 8013252:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013258:	697b      	ldr	r3, [r7, #20]
 801325a:	781b      	ldrb	r3, [r3, #0]
 801325c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801325e:	697b      	ldr	r3, [r7, #20]
 8013260:	3301      	adds	r3, #1
 8013262:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013264:	697b      	ldr	r3, [r7, #20]
 8013266:	781b      	ldrb	r3, [r3, #0]
 8013268:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801326a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801326e:	021b      	lsls	r3, r3, #8
 8013270:	b21a      	sxth	r2, r3
 8013272:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013276:	4313      	orrs	r3, r2
 8013278:	b21b      	sxth	r3, r3
 801327a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801327c:	89fb      	ldrh	r3, [r7, #14]
}
 801327e:	4618      	mov	r0, r3
 8013280:	371c      	adds	r7, #28
 8013282:	46bd      	mov	sp, r7
 8013284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013288:	4770      	bx	lr
	...

0801328c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801328c:	b580      	push	{r7, lr}
 801328e:	b084      	sub	sp, #16
 8013290:	af00      	add	r7, sp, #0
 8013292:	6078      	str	r0, [r7, #4]
 8013294:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013296:	2300      	movs	r3, #0
 8013298:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801329a:	683b      	ldr	r3, [r7, #0]
 801329c:	781b      	ldrb	r3, [r3, #0]
 801329e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80132a2:	2b40      	cmp	r3, #64	@ 0x40
 80132a4:	d005      	beq.n	80132b2 <USBD_StdDevReq+0x26>
 80132a6:	2b40      	cmp	r3, #64	@ 0x40
 80132a8:	d853      	bhi.n	8013352 <USBD_StdDevReq+0xc6>
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d00b      	beq.n	80132c6 <USBD_StdDevReq+0x3a>
 80132ae:	2b20      	cmp	r3, #32
 80132b0:	d14f      	bne.n	8013352 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80132b8:	689b      	ldr	r3, [r3, #8]
 80132ba:	6839      	ldr	r1, [r7, #0]
 80132bc:	6878      	ldr	r0, [r7, #4]
 80132be:	4798      	blx	r3
 80132c0:	4603      	mov	r3, r0
 80132c2:	73fb      	strb	r3, [r7, #15]
      break;
 80132c4:	e04a      	b.n	801335c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80132c6:	683b      	ldr	r3, [r7, #0]
 80132c8:	785b      	ldrb	r3, [r3, #1]
 80132ca:	2b09      	cmp	r3, #9
 80132cc:	d83b      	bhi.n	8013346 <USBD_StdDevReq+0xba>
 80132ce:	a201      	add	r2, pc, #4	@ (adr r2, 80132d4 <USBD_StdDevReq+0x48>)
 80132d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132d4:	08013329 	.word	0x08013329
 80132d8:	0801333d 	.word	0x0801333d
 80132dc:	08013347 	.word	0x08013347
 80132e0:	08013333 	.word	0x08013333
 80132e4:	08013347 	.word	0x08013347
 80132e8:	08013307 	.word	0x08013307
 80132ec:	080132fd 	.word	0x080132fd
 80132f0:	08013347 	.word	0x08013347
 80132f4:	0801331f 	.word	0x0801331f
 80132f8:	08013311 	.word	0x08013311
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80132fc:	6839      	ldr	r1, [r7, #0]
 80132fe:	6878      	ldr	r0, [r7, #4]
 8013300:	f000 f9de 	bl	80136c0 <USBD_GetDescriptor>
          break;
 8013304:	e024      	b.n	8013350 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013306:	6839      	ldr	r1, [r7, #0]
 8013308:	6878      	ldr	r0, [r7, #4]
 801330a:	f000 fb6d 	bl	80139e8 <USBD_SetAddress>
          break;
 801330e:	e01f      	b.n	8013350 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013310:	6839      	ldr	r1, [r7, #0]
 8013312:	6878      	ldr	r0, [r7, #4]
 8013314:	f000 fbac 	bl	8013a70 <USBD_SetConfig>
 8013318:	4603      	mov	r3, r0
 801331a:	73fb      	strb	r3, [r7, #15]
          break;
 801331c:	e018      	b.n	8013350 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801331e:	6839      	ldr	r1, [r7, #0]
 8013320:	6878      	ldr	r0, [r7, #4]
 8013322:	f000 fc4b 	bl	8013bbc <USBD_GetConfig>
          break;
 8013326:	e013      	b.n	8013350 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013328:	6839      	ldr	r1, [r7, #0]
 801332a:	6878      	ldr	r0, [r7, #4]
 801332c:	f000 fc7c 	bl	8013c28 <USBD_GetStatus>
          break;
 8013330:	e00e      	b.n	8013350 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013332:	6839      	ldr	r1, [r7, #0]
 8013334:	6878      	ldr	r0, [r7, #4]
 8013336:	f000 fcab 	bl	8013c90 <USBD_SetFeature>
          break;
 801333a:	e009      	b.n	8013350 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801333c:	6839      	ldr	r1, [r7, #0]
 801333e:	6878      	ldr	r0, [r7, #4]
 8013340:	f000 fcba 	bl	8013cb8 <USBD_ClrFeature>
          break;
 8013344:	e004      	b.n	8013350 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8013346:	6839      	ldr	r1, [r7, #0]
 8013348:	6878      	ldr	r0, [r7, #4]
 801334a:	f000 fd11 	bl	8013d70 <USBD_CtlError>
          break;
 801334e:	bf00      	nop
      }
      break;
 8013350:	e004      	b.n	801335c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8013352:	6839      	ldr	r1, [r7, #0]
 8013354:	6878      	ldr	r0, [r7, #4]
 8013356:	f000 fd0b 	bl	8013d70 <USBD_CtlError>
      break;
 801335a:	bf00      	nop
  }

  return ret;
 801335c:	7bfb      	ldrb	r3, [r7, #15]
}
 801335e:	4618      	mov	r0, r3
 8013360:	3710      	adds	r7, #16
 8013362:	46bd      	mov	sp, r7
 8013364:	bd80      	pop	{r7, pc}
 8013366:	bf00      	nop

08013368 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013368:	b580      	push	{r7, lr}
 801336a:	b084      	sub	sp, #16
 801336c:	af00      	add	r7, sp, #0
 801336e:	6078      	str	r0, [r7, #4]
 8013370:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013372:	2300      	movs	r3, #0
 8013374:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013376:	683b      	ldr	r3, [r7, #0]
 8013378:	781b      	ldrb	r3, [r3, #0]
 801337a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801337e:	2b40      	cmp	r3, #64	@ 0x40
 8013380:	d005      	beq.n	801338e <USBD_StdItfReq+0x26>
 8013382:	2b40      	cmp	r3, #64	@ 0x40
 8013384:	d82f      	bhi.n	80133e6 <USBD_StdItfReq+0x7e>
 8013386:	2b00      	cmp	r3, #0
 8013388:	d001      	beq.n	801338e <USBD_StdItfReq+0x26>
 801338a:	2b20      	cmp	r3, #32
 801338c:	d12b      	bne.n	80133e6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013394:	b2db      	uxtb	r3, r3
 8013396:	3b01      	subs	r3, #1
 8013398:	2b02      	cmp	r3, #2
 801339a:	d81d      	bhi.n	80133d8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801339c:	683b      	ldr	r3, [r7, #0]
 801339e:	889b      	ldrh	r3, [r3, #4]
 80133a0:	b2db      	uxtb	r3, r3
 80133a2:	2b01      	cmp	r3, #1
 80133a4:	d813      	bhi.n	80133ce <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80133a6:	687b      	ldr	r3, [r7, #4]
 80133a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80133ac:	689b      	ldr	r3, [r3, #8]
 80133ae:	6839      	ldr	r1, [r7, #0]
 80133b0:	6878      	ldr	r0, [r7, #4]
 80133b2:	4798      	blx	r3
 80133b4:	4603      	mov	r3, r0
 80133b6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80133b8:	683b      	ldr	r3, [r7, #0]
 80133ba:	88db      	ldrh	r3, [r3, #6]
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d110      	bne.n	80133e2 <USBD_StdItfReq+0x7a>
 80133c0:	7bfb      	ldrb	r3, [r7, #15]
 80133c2:	2b00      	cmp	r3, #0
 80133c4:	d10d      	bne.n	80133e2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80133c6:	6878      	ldr	r0, [r7, #4]
 80133c8:	f000 fd9d 	bl	8013f06 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80133cc:	e009      	b.n	80133e2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80133ce:	6839      	ldr	r1, [r7, #0]
 80133d0:	6878      	ldr	r0, [r7, #4]
 80133d2:	f000 fccd 	bl	8013d70 <USBD_CtlError>
          break;
 80133d6:	e004      	b.n	80133e2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80133d8:	6839      	ldr	r1, [r7, #0]
 80133da:	6878      	ldr	r0, [r7, #4]
 80133dc:	f000 fcc8 	bl	8013d70 <USBD_CtlError>
          break;
 80133e0:	e000      	b.n	80133e4 <USBD_StdItfReq+0x7c>
          break;
 80133e2:	bf00      	nop
      }
      break;
 80133e4:	e004      	b.n	80133f0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80133e6:	6839      	ldr	r1, [r7, #0]
 80133e8:	6878      	ldr	r0, [r7, #4]
 80133ea:	f000 fcc1 	bl	8013d70 <USBD_CtlError>
      break;
 80133ee:	bf00      	nop
  }

  return ret;
 80133f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80133f2:	4618      	mov	r0, r3
 80133f4:	3710      	adds	r7, #16
 80133f6:	46bd      	mov	sp, r7
 80133f8:	bd80      	pop	{r7, pc}

080133fa <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80133fa:	b580      	push	{r7, lr}
 80133fc:	b084      	sub	sp, #16
 80133fe:	af00      	add	r7, sp, #0
 8013400:	6078      	str	r0, [r7, #4]
 8013402:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8013404:	2300      	movs	r3, #0
 8013406:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8013408:	683b      	ldr	r3, [r7, #0]
 801340a:	889b      	ldrh	r3, [r3, #4]
 801340c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801340e:	683b      	ldr	r3, [r7, #0]
 8013410:	781b      	ldrb	r3, [r3, #0]
 8013412:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013416:	2b40      	cmp	r3, #64	@ 0x40
 8013418:	d007      	beq.n	801342a <USBD_StdEPReq+0x30>
 801341a:	2b40      	cmp	r3, #64	@ 0x40
 801341c:	f200 8145 	bhi.w	80136aa <USBD_StdEPReq+0x2b0>
 8013420:	2b00      	cmp	r3, #0
 8013422:	d00c      	beq.n	801343e <USBD_StdEPReq+0x44>
 8013424:	2b20      	cmp	r3, #32
 8013426:	f040 8140 	bne.w	80136aa <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013430:	689b      	ldr	r3, [r3, #8]
 8013432:	6839      	ldr	r1, [r7, #0]
 8013434:	6878      	ldr	r0, [r7, #4]
 8013436:	4798      	blx	r3
 8013438:	4603      	mov	r3, r0
 801343a:	73fb      	strb	r3, [r7, #15]
      break;
 801343c:	e13a      	b.n	80136b4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801343e:	683b      	ldr	r3, [r7, #0]
 8013440:	785b      	ldrb	r3, [r3, #1]
 8013442:	2b03      	cmp	r3, #3
 8013444:	d007      	beq.n	8013456 <USBD_StdEPReq+0x5c>
 8013446:	2b03      	cmp	r3, #3
 8013448:	f300 8129 	bgt.w	801369e <USBD_StdEPReq+0x2a4>
 801344c:	2b00      	cmp	r3, #0
 801344e:	d07f      	beq.n	8013550 <USBD_StdEPReq+0x156>
 8013450:	2b01      	cmp	r3, #1
 8013452:	d03c      	beq.n	80134ce <USBD_StdEPReq+0xd4>
 8013454:	e123      	b.n	801369e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801345c:	b2db      	uxtb	r3, r3
 801345e:	2b02      	cmp	r3, #2
 8013460:	d002      	beq.n	8013468 <USBD_StdEPReq+0x6e>
 8013462:	2b03      	cmp	r3, #3
 8013464:	d016      	beq.n	8013494 <USBD_StdEPReq+0x9a>
 8013466:	e02c      	b.n	80134c2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013468:	7bbb      	ldrb	r3, [r7, #14]
 801346a:	2b00      	cmp	r3, #0
 801346c:	d00d      	beq.n	801348a <USBD_StdEPReq+0x90>
 801346e:	7bbb      	ldrb	r3, [r7, #14]
 8013470:	2b80      	cmp	r3, #128	@ 0x80
 8013472:	d00a      	beq.n	801348a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013474:	7bbb      	ldrb	r3, [r7, #14]
 8013476:	4619      	mov	r1, r3
 8013478:	6878      	ldr	r0, [r7, #4]
 801347a:	f004 f97d 	bl	8017778 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801347e:	2180      	movs	r1, #128	@ 0x80
 8013480:	6878      	ldr	r0, [r7, #4]
 8013482:	f004 f979 	bl	8017778 <USBD_LL_StallEP>
 8013486:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013488:	e020      	b.n	80134cc <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 801348a:	6839      	ldr	r1, [r7, #0]
 801348c:	6878      	ldr	r0, [r7, #4]
 801348e:	f000 fc6f 	bl	8013d70 <USBD_CtlError>
              break;
 8013492:	e01b      	b.n	80134cc <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013494:	683b      	ldr	r3, [r7, #0]
 8013496:	885b      	ldrh	r3, [r3, #2]
 8013498:	2b00      	cmp	r3, #0
 801349a:	d10e      	bne.n	80134ba <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801349c:	7bbb      	ldrb	r3, [r7, #14]
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d00b      	beq.n	80134ba <USBD_StdEPReq+0xc0>
 80134a2:	7bbb      	ldrb	r3, [r7, #14]
 80134a4:	2b80      	cmp	r3, #128	@ 0x80
 80134a6:	d008      	beq.n	80134ba <USBD_StdEPReq+0xc0>
 80134a8:	683b      	ldr	r3, [r7, #0]
 80134aa:	88db      	ldrh	r3, [r3, #6]
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d104      	bne.n	80134ba <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80134b0:	7bbb      	ldrb	r3, [r7, #14]
 80134b2:	4619      	mov	r1, r3
 80134b4:	6878      	ldr	r0, [r7, #4]
 80134b6:	f004 f95f 	bl	8017778 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80134ba:	6878      	ldr	r0, [r7, #4]
 80134bc:	f000 fd23 	bl	8013f06 <USBD_CtlSendStatus>

              break;
 80134c0:	e004      	b.n	80134cc <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80134c2:	6839      	ldr	r1, [r7, #0]
 80134c4:	6878      	ldr	r0, [r7, #4]
 80134c6:	f000 fc53 	bl	8013d70 <USBD_CtlError>
              break;
 80134ca:	bf00      	nop
          }
          break;
 80134cc:	e0ec      	b.n	80136a8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80134d4:	b2db      	uxtb	r3, r3
 80134d6:	2b02      	cmp	r3, #2
 80134d8:	d002      	beq.n	80134e0 <USBD_StdEPReq+0xe6>
 80134da:	2b03      	cmp	r3, #3
 80134dc:	d016      	beq.n	801350c <USBD_StdEPReq+0x112>
 80134de:	e030      	b.n	8013542 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80134e0:	7bbb      	ldrb	r3, [r7, #14]
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d00d      	beq.n	8013502 <USBD_StdEPReq+0x108>
 80134e6:	7bbb      	ldrb	r3, [r7, #14]
 80134e8:	2b80      	cmp	r3, #128	@ 0x80
 80134ea:	d00a      	beq.n	8013502 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80134ec:	7bbb      	ldrb	r3, [r7, #14]
 80134ee:	4619      	mov	r1, r3
 80134f0:	6878      	ldr	r0, [r7, #4]
 80134f2:	f004 f941 	bl	8017778 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80134f6:	2180      	movs	r1, #128	@ 0x80
 80134f8:	6878      	ldr	r0, [r7, #4]
 80134fa:	f004 f93d 	bl	8017778 <USBD_LL_StallEP>
 80134fe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013500:	e025      	b.n	801354e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8013502:	6839      	ldr	r1, [r7, #0]
 8013504:	6878      	ldr	r0, [r7, #4]
 8013506:	f000 fc33 	bl	8013d70 <USBD_CtlError>
              break;
 801350a:	e020      	b.n	801354e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801350c:	683b      	ldr	r3, [r7, #0]
 801350e:	885b      	ldrh	r3, [r3, #2]
 8013510:	2b00      	cmp	r3, #0
 8013512:	d11b      	bne.n	801354c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013514:	7bbb      	ldrb	r3, [r7, #14]
 8013516:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801351a:	2b00      	cmp	r3, #0
 801351c:	d004      	beq.n	8013528 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801351e:	7bbb      	ldrb	r3, [r7, #14]
 8013520:	4619      	mov	r1, r3
 8013522:	6878      	ldr	r0, [r7, #4]
 8013524:	f004 f947 	bl	80177b6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013528:	6878      	ldr	r0, [r7, #4]
 801352a:	f000 fcec 	bl	8013f06 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013534:	689b      	ldr	r3, [r3, #8]
 8013536:	6839      	ldr	r1, [r7, #0]
 8013538:	6878      	ldr	r0, [r7, #4]
 801353a:	4798      	blx	r3
 801353c:	4603      	mov	r3, r0
 801353e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8013540:	e004      	b.n	801354c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8013542:	6839      	ldr	r1, [r7, #0]
 8013544:	6878      	ldr	r0, [r7, #4]
 8013546:	f000 fc13 	bl	8013d70 <USBD_CtlError>
              break;
 801354a:	e000      	b.n	801354e <USBD_StdEPReq+0x154>
              break;
 801354c:	bf00      	nop
          }
          break;
 801354e:	e0ab      	b.n	80136a8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013556:	b2db      	uxtb	r3, r3
 8013558:	2b02      	cmp	r3, #2
 801355a:	d002      	beq.n	8013562 <USBD_StdEPReq+0x168>
 801355c:	2b03      	cmp	r3, #3
 801355e:	d032      	beq.n	80135c6 <USBD_StdEPReq+0x1cc>
 8013560:	e097      	b.n	8013692 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013562:	7bbb      	ldrb	r3, [r7, #14]
 8013564:	2b00      	cmp	r3, #0
 8013566:	d007      	beq.n	8013578 <USBD_StdEPReq+0x17e>
 8013568:	7bbb      	ldrb	r3, [r7, #14]
 801356a:	2b80      	cmp	r3, #128	@ 0x80
 801356c:	d004      	beq.n	8013578 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 801356e:	6839      	ldr	r1, [r7, #0]
 8013570:	6878      	ldr	r0, [r7, #4]
 8013572:	f000 fbfd 	bl	8013d70 <USBD_CtlError>
                break;
 8013576:	e091      	b.n	801369c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013578:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801357c:	2b00      	cmp	r3, #0
 801357e:	da0b      	bge.n	8013598 <USBD_StdEPReq+0x19e>
 8013580:	7bbb      	ldrb	r3, [r7, #14]
 8013582:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013586:	4613      	mov	r3, r2
 8013588:	009b      	lsls	r3, r3, #2
 801358a:	4413      	add	r3, r2
 801358c:	009b      	lsls	r3, r3, #2
 801358e:	3310      	adds	r3, #16
 8013590:	687a      	ldr	r2, [r7, #4]
 8013592:	4413      	add	r3, r2
 8013594:	3304      	adds	r3, #4
 8013596:	e00b      	b.n	80135b0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013598:	7bbb      	ldrb	r3, [r7, #14]
 801359a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801359e:	4613      	mov	r3, r2
 80135a0:	009b      	lsls	r3, r3, #2
 80135a2:	4413      	add	r3, r2
 80135a4:	009b      	lsls	r3, r3, #2
 80135a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80135aa:	687a      	ldr	r2, [r7, #4]
 80135ac:	4413      	add	r3, r2
 80135ae:	3304      	adds	r3, #4
 80135b0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80135b2:	68bb      	ldr	r3, [r7, #8]
 80135b4:	2200      	movs	r2, #0
 80135b6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80135b8:	68bb      	ldr	r3, [r7, #8]
 80135ba:	2202      	movs	r2, #2
 80135bc:	4619      	mov	r1, r3
 80135be:	6878      	ldr	r0, [r7, #4]
 80135c0:	f000 fc47 	bl	8013e52 <USBD_CtlSendData>
              break;
 80135c4:	e06a      	b.n	801369c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80135c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	da11      	bge.n	80135f2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80135ce:	7bbb      	ldrb	r3, [r7, #14]
 80135d0:	f003 020f 	and.w	r2, r3, #15
 80135d4:	6879      	ldr	r1, [r7, #4]
 80135d6:	4613      	mov	r3, r2
 80135d8:	009b      	lsls	r3, r3, #2
 80135da:	4413      	add	r3, r2
 80135dc:	009b      	lsls	r3, r3, #2
 80135de:	440b      	add	r3, r1
 80135e0:	3324      	adds	r3, #36	@ 0x24
 80135e2:	881b      	ldrh	r3, [r3, #0]
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	d117      	bne.n	8013618 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80135e8:	6839      	ldr	r1, [r7, #0]
 80135ea:	6878      	ldr	r0, [r7, #4]
 80135ec:	f000 fbc0 	bl	8013d70 <USBD_CtlError>
                  break;
 80135f0:	e054      	b.n	801369c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80135f2:	7bbb      	ldrb	r3, [r7, #14]
 80135f4:	f003 020f 	and.w	r2, r3, #15
 80135f8:	6879      	ldr	r1, [r7, #4]
 80135fa:	4613      	mov	r3, r2
 80135fc:	009b      	lsls	r3, r3, #2
 80135fe:	4413      	add	r3, r2
 8013600:	009b      	lsls	r3, r3, #2
 8013602:	440b      	add	r3, r1
 8013604:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013608:	881b      	ldrh	r3, [r3, #0]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d104      	bne.n	8013618 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801360e:	6839      	ldr	r1, [r7, #0]
 8013610:	6878      	ldr	r0, [r7, #4]
 8013612:	f000 fbad 	bl	8013d70 <USBD_CtlError>
                  break;
 8013616:	e041      	b.n	801369c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013618:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801361c:	2b00      	cmp	r3, #0
 801361e:	da0b      	bge.n	8013638 <USBD_StdEPReq+0x23e>
 8013620:	7bbb      	ldrb	r3, [r7, #14]
 8013622:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013626:	4613      	mov	r3, r2
 8013628:	009b      	lsls	r3, r3, #2
 801362a:	4413      	add	r3, r2
 801362c:	009b      	lsls	r3, r3, #2
 801362e:	3310      	adds	r3, #16
 8013630:	687a      	ldr	r2, [r7, #4]
 8013632:	4413      	add	r3, r2
 8013634:	3304      	adds	r3, #4
 8013636:	e00b      	b.n	8013650 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013638:	7bbb      	ldrb	r3, [r7, #14]
 801363a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801363e:	4613      	mov	r3, r2
 8013640:	009b      	lsls	r3, r3, #2
 8013642:	4413      	add	r3, r2
 8013644:	009b      	lsls	r3, r3, #2
 8013646:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801364a:	687a      	ldr	r2, [r7, #4]
 801364c:	4413      	add	r3, r2
 801364e:	3304      	adds	r3, #4
 8013650:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8013652:	7bbb      	ldrb	r3, [r7, #14]
 8013654:	2b00      	cmp	r3, #0
 8013656:	d002      	beq.n	801365e <USBD_StdEPReq+0x264>
 8013658:	7bbb      	ldrb	r3, [r7, #14]
 801365a:	2b80      	cmp	r3, #128	@ 0x80
 801365c:	d103      	bne.n	8013666 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 801365e:	68bb      	ldr	r3, [r7, #8]
 8013660:	2200      	movs	r2, #0
 8013662:	601a      	str	r2, [r3, #0]
 8013664:	e00e      	b.n	8013684 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013666:	7bbb      	ldrb	r3, [r7, #14]
 8013668:	4619      	mov	r1, r3
 801366a:	6878      	ldr	r0, [r7, #4]
 801366c:	f004 f8c2 	bl	80177f4 <USBD_LL_IsStallEP>
 8013670:	4603      	mov	r3, r0
 8013672:	2b00      	cmp	r3, #0
 8013674:	d003      	beq.n	801367e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8013676:	68bb      	ldr	r3, [r7, #8]
 8013678:	2201      	movs	r2, #1
 801367a:	601a      	str	r2, [r3, #0]
 801367c:	e002      	b.n	8013684 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 801367e:	68bb      	ldr	r3, [r7, #8]
 8013680:	2200      	movs	r2, #0
 8013682:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013684:	68bb      	ldr	r3, [r7, #8]
 8013686:	2202      	movs	r2, #2
 8013688:	4619      	mov	r1, r3
 801368a:	6878      	ldr	r0, [r7, #4]
 801368c:	f000 fbe1 	bl	8013e52 <USBD_CtlSendData>
              break;
 8013690:	e004      	b.n	801369c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8013692:	6839      	ldr	r1, [r7, #0]
 8013694:	6878      	ldr	r0, [r7, #4]
 8013696:	f000 fb6b 	bl	8013d70 <USBD_CtlError>
              break;
 801369a:	bf00      	nop
          }
          break;
 801369c:	e004      	b.n	80136a8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801369e:	6839      	ldr	r1, [r7, #0]
 80136a0:	6878      	ldr	r0, [r7, #4]
 80136a2:	f000 fb65 	bl	8013d70 <USBD_CtlError>
          break;
 80136a6:	bf00      	nop
      }
      break;
 80136a8:	e004      	b.n	80136b4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80136aa:	6839      	ldr	r1, [r7, #0]
 80136ac:	6878      	ldr	r0, [r7, #4]
 80136ae:	f000 fb5f 	bl	8013d70 <USBD_CtlError>
      break;
 80136b2:	bf00      	nop
  }

  return ret;
 80136b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80136b6:	4618      	mov	r0, r3
 80136b8:	3710      	adds	r7, #16
 80136ba:	46bd      	mov	sp, r7
 80136bc:	bd80      	pop	{r7, pc}
	...

080136c0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80136c0:	b580      	push	{r7, lr}
 80136c2:	b084      	sub	sp, #16
 80136c4:	af00      	add	r7, sp, #0
 80136c6:	6078      	str	r0, [r7, #4]
 80136c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80136ca:	2300      	movs	r3, #0
 80136cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80136ce:	2300      	movs	r3, #0
 80136d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80136d2:	2300      	movs	r3, #0
 80136d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80136d6:	683b      	ldr	r3, [r7, #0]
 80136d8:	885b      	ldrh	r3, [r3, #2]
 80136da:	0a1b      	lsrs	r3, r3, #8
 80136dc:	b29b      	uxth	r3, r3
 80136de:	3b01      	subs	r3, #1
 80136e0:	2b0e      	cmp	r3, #14
 80136e2:	f200 8152 	bhi.w	801398a <USBD_GetDescriptor+0x2ca>
 80136e6:	a201      	add	r2, pc, #4	@ (adr r2, 80136ec <USBD_GetDescriptor+0x2c>)
 80136e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80136ec:	0801375d 	.word	0x0801375d
 80136f0:	08013775 	.word	0x08013775
 80136f4:	080137b5 	.word	0x080137b5
 80136f8:	0801398b 	.word	0x0801398b
 80136fc:	0801398b 	.word	0x0801398b
 8013700:	0801392b 	.word	0x0801392b
 8013704:	08013957 	.word	0x08013957
 8013708:	0801398b 	.word	0x0801398b
 801370c:	0801398b 	.word	0x0801398b
 8013710:	0801398b 	.word	0x0801398b
 8013714:	0801398b 	.word	0x0801398b
 8013718:	0801398b 	.word	0x0801398b
 801371c:	0801398b 	.word	0x0801398b
 8013720:	0801398b 	.word	0x0801398b
 8013724:	08013729 	.word	0x08013729
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801372e:	69db      	ldr	r3, [r3, #28]
 8013730:	2b00      	cmp	r3, #0
 8013732:	d00b      	beq.n	801374c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801373a:	69db      	ldr	r3, [r3, #28]
 801373c:	687a      	ldr	r2, [r7, #4]
 801373e:	7c12      	ldrb	r2, [r2, #16]
 8013740:	f107 0108 	add.w	r1, r7, #8
 8013744:	4610      	mov	r0, r2
 8013746:	4798      	blx	r3
 8013748:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801374a:	e126      	b.n	801399a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801374c:	6839      	ldr	r1, [r7, #0]
 801374e:	6878      	ldr	r0, [r7, #4]
 8013750:	f000 fb0e 	bl	8013d70 <USBD_CtlError>
        err++;
 8013754:	7afb      	ldrb	r3, [r7, #11]
 8013756:	3301      	adds	r3, #1
 8013758:	72fb      	strb	r3, [r7, #11]
      break;
 801375a:	e11e      	b.n	801399a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013762:	681b      	ldr	r3, [r3, #0]
 8013764:	687a      	ldr	r2, [r7, #4]
 8013766:	7c12      	ldrb	r2, [r2, #16]
 8013768:	f107 0108 	add.w	r1, r7, #8
 801376c:	4610      	mov	r0, r2
 801376e:	4798      	blx	r3
 8013770:	60f8      	str	r0, [r7, #12]
      break;
 8013772:	e112      	b.n	801399a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	7c1b      	ldrb	r3, [r3, #16]
 8013778:	2b00      	cmp	r3, #0
 801377a:	d10d      	bne.n	8013798 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013784:	f107 0208 	add.w	r2, r7, #8
 8013788:	4610      	mov	r0, r2
 801378a:	4798      	blx	r3
 801378c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801378e:	68fb      	ldr	r3, [r7, #12]
 8013790:	3301      	adds	r3, #1
 8013792:	2202      	movs	r2, #2
 8013794:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8013796:	e100      	b.n	801399a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801379e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137a0:	f107 0208 	add.w	r2, r7, #8
 80137a4:	4610      	mov	r0, r2
 80137a6:	4798      	blx	r3
 80137a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80137aa:	68fb      	ldr	r3, [r7, #12]
 80137ac:	3301      	adds	r3, #1
 80137ae:	2202      	movs	r2, #2
 80137b0:	701a      	strb	r2, [r3, #0]
      break;
 80137b2:	e0f2      	b.n	801399a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80137b4:	683b      	ldr	r3, [r7, #0]
 80137b6:	885b      	ldrh	r3, [r3, #2]
 80137b8:	b2db      	uxtb	r3, r3
 80137ba:	2b05      	cmp	r3, #5
 80137bc:	f200 80ac 	bhi.w	8013918 <USBD_GetDescriptor+0x258>
 80137c0:	a201      	add	r2, pc, #4	@ (adr r2, 80137c8 <USBD_GetDescriptor+0x108>)
 80137c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80137c6:	bf00      	nop
 80137c8:	080137e1 	.word	0x080137e1
 80137cc:	08013815 	.word	0x08013815
 80137d0:	08013849 	.word	0x08013849
 80137d4:	0801387d 	.word	0x0801387d
 80137d8:	080138b1 	.word	0x080138b1
 80137dc:	080138e5 	.word	0x080138e5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137e6:	685b      	ldr	r3, [r3, #4]
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d00b      	beq.n	8013804 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137f2:	685b      	ldr	r3, [r3, #4]
 80137f4:	687a      	ldr	r2, [r7, #4]
 80137f6:	7c12      	ldrb	r2, [r2, #16]
 80137f8:	f107 0108 	add.w	r1, r7, #8
 80137fc:	4610      	mov	r0, r2
 80137fe:	4798      	blx	r3
 8013800:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013802:	e091      	b.n	8013928 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013804:	6839      	ldr	r1, [r7, #0]
 8013806:	6878      	ldr	r0, [r7, #4]
 8013808:	f000 fab2 	bl	8013d70 <USBD_CtlError>
            err++;
 801380c:	7afb      	ldrb	r3, [r7, #11]
 801380e:	3301      	adds	r3, #1
 8013810:	72fb      	strb	r3, [r7, #11]
          break;
 8013812:	e089      	b.n	8013928 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8013814:	687b      	ldr	r3, [r7, #4]
 8013816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801381a:	689b      	ldr	r3, [r3, #8]
 801381c:	2b00      	cmp	r3, #0
 801381e:	d00b      	beq.n	8013838 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013826:	689b      	ldr	r3, [r3, #8]
 8013828:	687a      	ldr	r2, [r7, #4]
 801382a:	7c12      	ldrb	r2, [r2, #16]
 801382c:	f107 0108 	add.w	r1, r7, #8
 8013830:	4610      	mov	r0, r2
 8013832:	4798      	blx	r3
 8013834:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013836:	e077      	b.n	8013928 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013838:	6839      	ldr	r1, [r7, #0]
 801383a:	6878      	ldr	r0, [r7, #4]
 801383c:	f000 fa98 	bl	8013d70 <USBD_CtlError>
            err++;
 8013840:	7afb      	ldrb	r3, [r7, #11]
 8013842:	3301      	adds	r3, #1
 8013844:	72fb      	strb	r3, [r7, #11]
          break;
 8013846:	e06f      	b.n	8013928 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801384e:	68db      	ldr	r3, [r3, #12]
 8013850:	2b00      	cmp	r3, #0
 8013852:	d00b      	beq.n	801386c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801385a:	68db      	ldr	r3, [r3, #12]
 801385c:	687a      	ldr	r2, [r7, #4]
 801385e:	7c12      	ldrb	r2, [r2, #16]
 8013860:	f107 0108 	add.w	r1, r7, #8
 8013864:	4610      	mov	r0, r2
 8013866:	4798      	blx	r3
 8013868:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801386a:	e05d      	b.n	8013928 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801386c:	6839      	ldr	r1, [r7, #0]
 801386e:	6878      	ldr	r0, [r7, #4]
 8013870:	f000 fa7e 	bl	8013d70 <USBD_CtlError>
            err++;
 8013874:	7afb      	ldrb	r3, [r7, #11]
 8013876:	3301      	adds	r3, #1
 8013878:	72fb      	strb	r3, [r7, #11]
          break;
 801387a:	e055      	b.n	8013928 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013882:	691b      	ldr	r3, [r3, #16]
 8013884:	2b00      	cmp	r3, #0
 8013886:	d00b      	beq.n	80138a0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801388e:	691b      	ldr	r3, [r3, #16]
 8013890:	687a      	ldr	r2, [r7, #4]
 8013892:	7c12      	ldrb	r2, [r2, #16]
 8013894:	f107 0108 	add.w	r1, r7, #8
 8013898:	4610      	mov	r0, r2
 801389a:	4798      	blx	r3
 801389c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801389e:	e043      	b.n	8013928 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80138a0:	6839      	ldr	r1, [r7, #0]
 80138a2:	6878      	ldr	r0, [r7, #4]
 80138a4:	f000 fa64 	bl	8013d70 <USBD_CtlError>
            err++;
 80138a8:	7afb      	ldrb	r3, [r7, #11]
 80138aa:	3301      	adds	r3, #1
 80138ac:	72fb      	strb	r3, [r7, #11]
          break;
 80138ae:	e03b      	b.n	8013928 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80138b6:	695b      	ldr	r3, [r3, #20]
 80138b8:	2b00      	cmp	r3, #0
 80138ba:	d00b      	beq.n	80138d4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80138c2:	695b      	ldr	r3, [r3, #20]
 80138c4:	687a      	ldr	r2, [r7, #4]
 80138c6:	7c12      	ldrb	r2, [r2, #16]
 80138c8:	f107 0108 	add.w	r1, r7, #8
 80138cc:	4610      	mov	r0, r2
 80138ce:	4798      	blx	r3
 80138d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80138d2:	e029      	b.n	8013928 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80138d4:	6839      	ldr	r1, [r7, #0]
 80138d6:	6878      	ldr	r0, [r7, #4]
 80138d8:	f000 fa4a 	bl	8013d70 <USBD_CtlError>
            err++;
 80138dc:	7afb      	ldrb	r3, [r7, #11]
 80138de:	3301      	adds	r3, #1
 80138e0:	72fb      	strb	r3, [r7, #11]
          break;
 80138e2:	e021      	b.n	8013928 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80138ea:	699b      	ldr	r3, [r3, #24]
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d00b      	beq.n	8013908 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80138f6:	699b      	ldr	r3, [r3, #24]
 80138f8:	687a      	ldr	r2, [r7, #4]
 80138fa:	7c12      	ldrb	r2, [r2, #16]
 80138fc:	f107 0108 	add.w	r1, r7, #8
 8013900:	4610      	mov	r0, r2
 8013902:	4798      	blx	r3
 8013904:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013906:	e00f      	b.n	8013928 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013908:	6839      	ldr	r1, [r7, #0]
 801390a:	6878      	ldr	r0, [r7, #4]
 801390c:	f000 fa30 	bl	8013d70 <USBD_CtlError>
            err++;
 8013910:	7afb      	ldrb	r3, [r7, #11]
 8013912:	3301      	adds	r3, #1
 8013914:	72fb      	strb	r3, [r7, #11]
          break;
 8013916:	e007      	b.n	8013928 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013918:	6839      	ldr	r1, [r7, #0]
 801391a:	6878      	ldr	r0, [r7, #4]
 801391c:	f000 fa28 	bl	8013d70 <USBD_CtlError>
          err++;
 8013920:	7afb      	ldrb	r3, [r7, #11]
 8013922:	3301      	adds	r3, #1
 8013924:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8013926:	bf00      	nop
      }
      break;
 8013928:	e037      	b.n	801399a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	7c1b      	ldrb	r3, [r3, #16]
 801392e:	2b00      	cmp	r3, #0
 8013930:	d109      	bne.n	8013946 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801393a:	f107 0208 	add.w	r2, r7, #8
 801393e:	4610      	mov	r0, r2
 8013940:	4798      	blx	r3
 8013942:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013944:	e029      	b.n	801399a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013946:	6839      	ldr	r1, [r7, #0]
 8013948:	6878      	ldr	r0, [r7, #4]
 801394a:	f000 fa11 	bl	8013d70 <USBD_CtlError>
        err++;
 801394e:	7afb      	ldrb	r3, [r7, #11]
 8013950:	3301      	adds	r3, #1
 8013952:	72fb      	strb	r3, [r7, #11]
      break;
 8013954:	e021      	b.n	801399a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	7c1b      	ldrb	r3, [r3, #16]
 801395a:	2b00      	cmp	r3, #0
 801395c:	d10d      	bne.n	801397a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013966:	f107 0208 	add.w	r2, r7, #8
 801396a:	4610      	mov	r0, r2
 801396c:	4798      	blx	r3
 801396e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013970:	68fb      	ldr	r3, [r7, #12]
 8013972:	3301      	adds	r3, #1
 8013974:	2207      	movs	r2, #7
 8013976:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013978:	e00f      	b.n	801399a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801397a:	6839      	ldr	r1, [r7, #0]
 801397c:	6878      	ldr	r0, [r7, #4]
 801397e:	f000 f9f7 	bl	8013d70 <USBD_CtlError>
        err++;
 8013982:	7afb      	ldrb	r3, [r7, #11]
 8013984:	3301      	adds	r3, #1
 8013986:	72fb      	strb	r3, [r7, #11]
      break;
 8013988:	e007      	b.n	801399a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801398a:	6839      	ldr	r1, [r7, #0]
 801398c:	6878      	ldr	r0, [r7, #4]
 801398e:	f000 f9ef 	bl	8013d70 <USBD_CtlError>
      err++;
 8013992:	7afb      	ldrb	r3, [r7, #11]
 8013994:	3301      	adds	r3, #1
 8013996:	72fb      	strb	r3, [r7, #11]
      break;
 8013998:	bf00      	nop
  }

  if (err != 0U)
 801399a:	7afb      	ldrb	r3, [r7, #11]
 801399c:	2b00      	cmp	r3, #0
 801399e:	d11e      	bne.n	80139de <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80139a0:	683b      	ldr	r3, [r7, #0]
 80139a2:	88db      	ldrh	r3, [r3, #6]
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d016      	beq.n	80139d6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80139a8:	893b      	ldrh	r3, [r7, #8]
 80139aa:	2b00      	cmp	r3, #0
 80139ac:	d00e      	beq.n	80139cc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80139ae:	683b      	ldr	r3, [r7, #0]
 80139b0:	88da      	ldrh	r2, [r3, #6]
 80139b2:	893b      	ldrh	r3, [r7, #8]
 80139b4:	4293      	cmp	r3, r2
 80139b6:	bf28      	it	cs
 80139b8:	4613      	movcs	r3, r2
 80139ba:	b29b      	uxth	r3, r3
 80139bc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80139be:	893b      	ldrh	r3, [r7, #8]
 80139c0:	461a      	mov	r2, r3
 80139c2:	68f9      	ldr	r1, [r7, #12]
 80139c4:	6878      	ldr	r0, [r7, #4]
 80139c6:	f000 fa44 	bl	8013e52 <USBD_CtlSendData>
 80139ca:	e009      	b.n	80139e0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80139cc:	6839      	ldr	r1, [r7, #0]
 80139ce:	6878      	ldr	r0, [r7, #4]
 80139d0:	f000 f9ce 	bl	8013d70 <USBD_CtlError>
 80139d4:	e004      	b.n	80139e0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80139d6:	6878      	ldr	r0, [r7, #4]
 80139d8:	f000 fa95 	bl	8013f06 <USBD_CtlSendStatus>
 80139dc:	e000      	b.n	80139e0 <USBD_GetDescriptor+0x320>
    return;
 80139de:	bf00      	nop
  }
}
 80139e0:	3710      	adds	r7, #16
 80139e2:	46bd      	mov	sp, r7
 80139e4:	bd80      	pop	{r7, pc}
 80139e6:	bf00      	nop

080139e8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80139e8:	b580      	push	{r7, lr}
 80139ea:	b084      	sub	sp, #16
 80139ec:	af00      	add	r7, sp, #0
 80139ee:	6078      	str	r0, [r7, #4]
 80139f0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80139f2:	683b      	ldr	r3, [r7, #0]
 80139f4:	889b      	ldrh	r3, [r3, #4]
 80139f6:	2b00      	cmp	r3, #0
 80139f8:	d131      	bne.n	8013a5e <USBD_SetAddress+0x76>
 80139fa:	683b      	ldr	r3, [r7, #0]
 80139fc:	88db      	ldrh	r3, [r3, #6]
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d12d      	bne.n	8013a5e <USBD_SetAddress+0x76>
 8013a02:	683b      	ldr	r3, [r7, #0]
 8013a04:	885b      	ldrh	r3, [r3, #2]
 8013a06:	2b7f      	cmp	r3, #127	@ 0x7f
 8013a08:	d829      	bhi.n	8013a5e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8013a0a:	683b      	ldr	r3, [r7, #0]
 8013a0c:	885b      	ldrh	r3, [r3, #2]
 8013a0e:	b2db      	uxtb	r3, r3
 8013a10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013a14:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013a1c:	b2db      	uxtb	r3, r3
 8013a1e:	2b03      	cmp	r3, #3
 8013a20:	d104      	bne.n	8013a2c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8013a22:	6839      	ldr	r1, [r7, #0]
 8013a24:	6878      	ldr	r0, [r7, #4]
 8013a26:	f000 f9a3 	bl	8013d70 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a2a:	e01d      	b.n	8013a68 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	7bfa      	ldrb	r2, [r7, #15]
 8013a30:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013a34:	7bfb      	ldrb	r3, [r7, #15]
 8013a36:	4619      	mov	r1, r3
 8013a38:	6878      	ldr	r0, [r7, #4]
 8013a3a:	f003 ff07 	bl	801784c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8013a3e:	6878      	ldr	r0, [r7, #4]
 8013a40:	f000 fa61 	bl	8013f06 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013a44:	7bfb      	ldrb	r3, [r7, #15]
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d004      	beq.n	8013a54 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	2202      	movs	r2, #2
 8013a4e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a52:	e009      	b.n	8013a68 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	2201      	movs	r2, #1
 8013a58:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a5c:	e004      	b.n	8013a68 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8013a5e:	6839      	ldr	r1, [r7, #0]
 8013a60:	6878      	ldr	r0, [r7, #4]
 8013a62:	f000 f985 	bl	8013d70 <USBD_CtlError>
  }
}
 8013a66:	bf00      	nop
 8013a68:	bf00      	nop
 8013a6a:	3710      	adds	r7, #16
 8013a6c:	46bd      	mov	sp, r7
 8013a6e:	bd80      	pop	{r7, pc}

08013a70 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013a70:	b580      	push	{r7, lr}
 8013a72:	b084      	sub	sp, #16
 8013a74:	af00      	add	r7, sp, #0
 8013a76:	6078      	str	r0, [r7, #4]
 8013a78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013a7a:	2300      	movs	r3, #0
 8013a7c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8013a7e:	683b      	ldr	r3, [r7, #0]
 8013a80:	885b      	ldrh	r3, [r3, #2]
 8013a82:	b2da      	uxtb	r2, r3
 8013a84:	4b4c      	ldr	r3, [pc, #304]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013a86:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013a88:	4b4b      	ldr	r3, [pc, #300]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013a8a:	781b      	ldrb	r3, [r3, #0]
 8013a8c:	2b01      	cmp	r3, #1
 8013a8e:	d905      	bls.n	8013a9c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8013a90:	6839      	ldr	r1, [r7, #0]
 8013a92:	6878      	ldr	r0, [r7, #4]
 8013a94:	f000 f96c 	bl	8013d70 <USBD_CtlError>
    return USBD_FAIL;
 8013a98:	2303      	movs	r3, #3
 8013a9a:	e088      	b.n	8013bae <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013aa2:	b2db      	uxtb	r3, r3
 8013aa4:	2b02      	cmp	r3, #2
 8013aa6:	d002      	beq.n	8013aae <USBD_SetConfig+0x3e>
 8013aa8:	2b03      	cmp	r3, #3
 8013aaa:	d025      	beq.n	8013af8 <USBD_SetConfig+0x88>
 8013aac:	e071      	b.n	8013b92 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8013aae:	4b42      	ldr	r3, [pc, #264]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013ab0:	781b      	ldrb	r3, [r3, #0]
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d01c      	beq.n	8013af0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8013ab6:	4b40      	ldr	r3, [pc, #256]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013ab8:	781b      	ldrb	r3, [r3, #0]
 8013aba:	461a      	mov	r2, r3
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013ac0:	4b3d      	ldr	r3, [pc, #244]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013ac2:	781b      	ldrb	r3, [r3, #0]
 8013ac4:	4619      	mov	r1, r3
 8013ac6:	6878      	ldr	r0, [r7, #4]
 8013ac8:	f7ff f990 	bl	8012dec <USBD_SetClassConfig>
 8013acc:	4603      	mov	r3, r0
 8013ace:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8013ad0:	7bfb      	ldrb	r3, [r7, #15]
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	d004      	beq.n	8013ae0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8013ad6:	6839      	ldr	r1, [r7, #0]
 8013ad8:	6878      	ldr	r0, [r7, #4]
 8013ada:	f000 f949 	bl	8013d70 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013ade:	e065      	b.n	8013bac <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013ae0:	6878      	ldr	r0, [r7, #4]
 8013ae2:	f000 fa10 	bl	8013f06 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	2203      	movs	r2, #3
 8013aea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013aee:	e05d      	b.n	8013bac <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013af0:	6878      	ldr	r0, [r7, #4]
 8013af2:	f000 fa08 	bl	8013f06 <USBD_CtlSendStatus>
      break;
 8013af6:	e059      	b.n	8013bac <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013af8:	4b2f      	ldr	r3, [pc, #188]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013afa:	781b      	ldrb	r3, [r3, #0]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d112      	bne.n	8013b26 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	2202      	movs	r2, #2
 8013b04:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8013b08:	4b2b      	ldr	r3, [pc, #172]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013b0a:	781b      	ldrb	r3, [r3, #0]
 8013b0c:	461a      	mov	r2, r3
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013b12:	4b29      	ldr	r3, [pc, #164]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013b14:	781b      	ldrb	r3, [r3, #0]
 8013b16:	4619      	mov	r1, r3
 8013b18:	6878      	ldr	r0, [r7, #4]
 8013b1a:	f7ff f983 	bl	8012e24 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013b1e:	6878      	ldr	r0, [r7, #4]
 8013b20:	f000 f9f1 	bl	8013f06 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013b24:	e042      	b.n	8013bac <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8013b26:	4b24      	ldr	r3, [pc, #144]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013b28:	781b      	ldrb	r3, [r3, #0]
 8013b2a:	461a      	mov	r2, r3
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	685b      	ldr	r3, [r3, #4]
 8013b30:	429a      	cmp	r2, r3
 8013b32:	d02a      	beq.n	8013b8a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	685b      	ldr	r3, [r3, #4]
 8013b38:	b2db      	uxtb	r3, r3
 8013b3a:	4619      	mov	r1, r3
 8013b3c:	6878      	ldr	r0, [r7, #4]
 8013b3e:	f7ff f971 	bl	8012e24 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013b42:	4b1d      	ldr	r3, [pc, #116]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013b44:	781b      	ldrb	r3, [r3, #0]
 8013b46:	461a      	mov	r2, r3
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013b4e:	781b      	ldrb	r3, [r3, #0]
 8013b50:	4619      	mov	r1, r3
 8013b52:	6878      	ldr	r0, [r7, #4]
 8013b54:	f7ff f94a 	bl	8012dec <USBD_SetClassConfig>
 8013b58:	4603      	mov	r3, r0
 8013b5a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013b5c:	7bfb      	ldrb	r3, [r7, #15]
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d00f      	beq.n	8013b82 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8013b62:	6839      	ldr	r1, [r7, #0]
 8013b64:	6878      	ldr	r0, [r7, #4]
 8013b66:	f000 f903 	bl	8013d70 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	685b      	ldr	r3, [r3, #4]
 8013b6e:	b2db      	uxtb	r3, r3
 8013b70:	4619      	mov	r1, r3
 8013b72:	6878      	ldr	r0, [r7, #4]
 8013b74:	f7ff f956 	bl	8012e24 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	2202      	movs	r2, #2
 8013b7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013b80:	e014      	b.n	8013bac <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013b82:	6878      	ldr	r0, [r7, #4]
 8013b84:	f000 f9bf 	bl	8013f06 <USBD_CtlSendStatus>
      break;
 8013b88:	e010      	b.n	8013bac <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013b8a:	6878      	ldr	r0, [r7, #4]
 8013b8c:	f000 f9bb 	bl	8013f06 <USBD_CtlSendStatus>
      break;
 8013b90:	e00c      	b.n	8013bac <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8013b92:	6839      	ldr	r1, [r7, #0]
 8013b94:	6878      	ldr	r0, [r7, #4]
 8013b96:	f000 f8eb 	bl	8013d70 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013b9a:	4b07      	ldr	r3, [pc, #28]	@ (8013bb8 <USBD_SetConfig+0x148>)
 8013b9c:	781b      	ldrb	r3, [r3, #0]
 8013b9e:	4619      	mov	r1, r3
 8013ba0:	6878      	ldr	r0, [r7, #4]
 8013ba2:	f7ff f93f 	bl	8012e24 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8013ba6:	2303      	movs	r3, #3
 8013ba8:	73fb      	strb	r3, [r7, #15]
      break;
 8013baa:	bf00      	nop
  }

  return ret;
 8013bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8013bae:	4618      	mov	r0, r3
 8013bb0:	3710      	adds	r7, #16
 8013bb2:	46bd      	mov	sp, r7
 8013bb4:	bd80      	pop	{r7, pc}
 8013bb6:	bf00      	nop
 8013bb8:	20002989 	.word	0x20002989

08013bbc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013bbc:	b580      	push	{r7, lr}
 8013bbe:	b082      	sub	sp, #8
 8013bc0:	af00      	add	r7, sp, #0
 8013bc2:	6078      	str	r0, [r7, #4]
 8013bc4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8013bc6:	683b      	ldr	r3, [r7, #0]
 8013bc8:	88db      	ldrh	r3, [r3, #6]
 8013bca:	2b01      	cmp	r3, #1
 8013bcc:	d004      	beq.n	8013bd8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8013bce:	6839      	ldr	r1, [r7, #0]
 8013bd0:	6878      	ldr	r0, [r7, #4]
 8013bd2:	f000 f8cd 	bl	8013d70 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8013bd6:	e023      	b.n	8013c20 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013bde:	b2db      	uxtb	r3, r3
 8013be0:	2b02      	cmp	r3, #2
 8013be2:	dc02      	bgt.n	8013bea <USBD_GetConfig+0x2e>
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	dc03      	bgt.n	8013bf0 <USBD_GetConfig+0x34>
 8013be8:	e015      	b.n	8013c16 <USBD_GetConfig+0x5a>
 8013bea:	2b03      	cmp	r3, #3
 8013bec:	d00b      	beq.n	8013c06 <USBD_GetConfig+0x4a>
 8013bee:	e012      	b.n	8013c16 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	2200      	movs	r2, #0
 8013bf4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	3308      	adds	r3, #8
 8013bfa:	2201      	movs	r2, #1
 8013bfc:	4619      	mov	r1, r3
 8013bfe:	6878      	ldr	r0, [r7, #4]
 8013c00:	f000 f927 	bl	8013e52 <USBD_CtlSendData>
        break;
 8013c04:	e00c      	b.n	8013c20 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	3304      	adds	r3, #4
 8013c0a:	2201      	movs	r2, #1
 8013c0c:	4619      	mov	r1, r3
 8013c0e:	6878      	ldr	r0, [r7, #4]
 8013c10:	f000 f91f 	bl	8013e52 <USBD_CtlSendData>
        break;
 8013c14:	e004      	b.n	8013c20 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8013c16:	6839      	ldr	r1, [r7, #0]
 8013c18:	6878      	ldr	r0, [r7, #4]
 8013c1a:	f000 f8a9 	bl	8013d70 <USBD_CtlError>
        break;
 8013c1e:	bf00      	nop
}
 8013c20:	bf00      	nop
 8013c22:	3708      	adds	r7, #8
 8013c24:	46bd      	mov	sp, r7
 8013c26:	bd80      	pop	{r7, pc}

08013c28 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c28:	b580      	push	{r7, lr}
 8013c2a:	b082      	sub	sp, #8
 8013c2c:	af00      	add	r7, sp, #0
 8013c2e:	6078      	str	r0, [r7, #4]
 8013c30:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c38:	b2db      	uxtb	r3, r3
 8013c3a:	3b01      	subs	r3, #1
 8013c3c:	2b02      	cmp	r3, #2
 8013c3e:	d81e      	bhi.n	8013c7e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013c40:	683b      	ldr	r3, [r7, #0]
 8013c42:	88db      	ldrh	r3, [r3, #6]
 8013c44:	2b02      	cmp	r3, #2
 8013c46:	d004      	beq.n	8013c52 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013c48:	6839      	ldr	r1, [r7, #0]
 8013c4a:	6878      	ldr	r0, [r7, #4]
 8013c4c:	f000 f890 	bl	8013d70 <USBD_CtlError>
        break;
 8013c50:	e01a      	b.n	8013c88 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	2201      	movs	r2, #1
 8013c56:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013c5e:	2b00      	cmp	r3, #0
 8013c60:	d005      	beq.n	8013c6e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013c62:	687b      	ldr	r3, [r7, #4]
 8013c64:	68db      	ldr	r3, [r3, #12]
 8013c66:	f043 0202 	orr.w	r2, r3, #2
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	330c      	adds	r3, #12
 8013c72:	2202      	movs	r2, #2
 8013c74:	4619      	mov	r1, r3
 8013c76:	6878      	ldr	r0, [r7, #4]
 8013c78:	f000 f8eb 	bl	8013e52 <USBD_CtlSendData>
      break;
 8013c7c:	e004      	b.n	8013c88 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013c7e:	6839      	ldr	r1, [r7, #0]
 8013c80:	6878      	ldr	r0, [r7, #4]
 8013c82:	f000 f875 	bl	8013d70 <USBD_CtlError>
      break;
 8013c86:	bf00      	nop
  }
}
 8013c88:	bf00      	nop
 8013c8a:	3708      	adds	r7, #8
 8013c8c:	46bd      	mov	sp, r7
 8013c8e:	bd80      	pop	{r7, pc}

08013c90 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c90:	b580      	push	{r7, lr}
 8013c92:	b082      	sub	sp, #8
 8013c94:	af00      	add	r7, sp, #0
 8013c96:	6078      	str	r0, [r7, #4]
 8013c98:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013c9a:	683b      	ldr	r3, [r7, #0]
 8013c9c:	885b      	ldrh	r3, [r3, #2]
 8013c9e:	2b01      	cmp	r3, #1
 8013ca0:	d106      	bne.n	8013cb0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	2201      	movs	r2, #1
 8013ca6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013caa:	6878      	ldr	r0, [r7, #4]
 8013cac:	f000 f92b 	bl	8013f06 <USBD_CtlSendStatus>
  }
}
 8013cb0:	bf00      	nop
 8013cb2:	3708      	adds	r7, #8
 8013cb4:	46bd      	mov	sp, r7
 8013cb6:	bd80      	pop	{r7, pc}

08013cb8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013cb8:	b580      	push	{r7, lr}
 8013cba:	b082      	sub	sp, #8
 8013cbc:	af00      	add	r7, sp, #0
 8013cbe:	6078      	str	r0, [r7, #4]
 8013cc0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013cc8:	b2db      	uxtb	r3, r3
 8013cca:	3b01      	subs	r3, #1
 8013ccc:	2b02      	cmp	r3, #2
 8013cce:	d80b      	bhi.n	8013ce8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013cd0:	683b      	ldr	r3, [r7, #0]
 8013cd2:	885b      	ldrh	r3, [r3, #2]
 8013cd4:	2b01      	cmp	r3, #1
 8013cd6:	d10c      	bne.n	8013cf2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	2200      	movs	r2, #0
 8013cdc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8013ce0:	6878      	ldr	r0, [r7, #4]
 8013ce2:	f000 f910 	bl	8013f06 <USBD_CtlSendStatus>
      }
      break;
 8013ce6:	e004      	b.n	8013cf2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8013ce8:	6839      	ldr	r1, [r7, #0]
 8013cea:	6878      	ldr	r0, [r7, #4]
 8013cec:	f000 f840 	bl	8013d70 <USBD_CtlError>
      break;
 8013cf0:	e000      	b.n	8013cf4 <USBD_ClrFeature+0x3c>
      break;
 8013cf2:	bf00      	nop
  }
}
 8013cf4:	bf00      	nop
 8013cf6:	3708      	adds	r7, #8
 8013cf8:	46bd      	mov	sp, r7
 8013cfa:	bd80      	pop	{r7, pc}

08013cfc <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8013cfc:	b580      	push	{r7, lr}
 8013cfe:	b084      	sub	sp, #16
 8013d00:	af00      	add	r7, sp, #0
 8013d02:	6078      	str	r0, [r7, #4]
 8013d04:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013d06:	683b      	ldr	r3, [r7, #0]
 8013d08:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8013d0a:	68fb      	ldr	r3, [r7, #12]
 8013d0c:	781a      	ldrb	r2, [r3, #0]
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013d12:	68fb      	ldr	r3, [r7, #12]
 8013d14:	3301      	adds	r3, #1
 8013d16:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8013d18:	68fb      	ldr	r3, [r7, #12]
 8013d1a:	781a      	ldrb	r2, [r3, #0]
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013d20:	68fb      	ldr	r3, [r7, #12]
 8013d22:	3301      	adds	r3, #1
 8013d24:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013d26:	68f8      	ldr	r0, [r7, #12]
 8013d28:	f7ff fa90 	bl	801324c <SWAPBYTE>
 8013d2c:	4603      	mov	r3, r0
 8013d2e:	461a      	mov	r2, r3
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013d34:	68fb      	ldr	r3, [r7, #12]
 8013d36:	3301      	adds	r3, #1
 8013d38:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013d3a:	68fb      	ldr	r3, [r7, #12]
 8013d3c:	3301      	adds	r3, #1
 8013d3e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013d40:	68f8      	ldr	r0, [r7, #12]
 8013d42:	f7ff fa83 	bl	801324c <SWAPBYTE>
 8013d46:	4603      	mov	r3, r0
 8013d48:	461a      	mov	r2, r3
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013d4e:	68fb      	ldr	r3, [r7, #12]
 8013d50:	3301      	adds	r3, #1
 8013d52:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	3301      	adds	r3, #1
 8013d58:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013d5a:	68f8      	ldr	r0, [r7, #12]
 8013d5c:	f7ff fa76 	bl	801324c <SWAPBYTE>
 8013d60:	4603      	mov	r3, r0
 8013d62:	461a      	mov	r2, r3
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	80da      	strh	r2, [r3, #6]
}
 8013d68:	bf00      	nop
 8013d6a:	3710      	adds	r7, #16
 8013d6c:	46bd      	mov	sp, r7
 8013d6e:	bd80      	pop	{r7, pc}

08013d70 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013d70:	b580      	push	{r7, lr}
 8013d72:	b082      	sub	sp, #8
 8013d74:	af00      	add	r7, sp, #0
 8013d76:	6078      	str	r0, [r7, #4]
 8013d78:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013d7a:	2180      	movs	r1, #128	@ 0x80
 8013d7c:	6878      	ldr	r0, [r7, #4]
 8013d7e:	f003 fcfb 	bl	8017778 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013d82:	2100      	movs	r1, #0
 8013d84:	6878      	ldr	r0, [r7, #4]
 8013d86:	f003 fcf7 	bl	8017778 <USBD_LL_StallEP>
}
 8013d8a:	bf00      	nop
 8013d8c:	3708      	adds	r7, #8
 8013d8e:	46bd      	mov	sp, r7
 8013d90:	bd80      	pop	{r7, pc}

08013d92 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013d92:	b580      	push	{r7, lr}
 8013d94:	b086      	sub	sp, #24
 8013d96:	af00      	add	r7, sp, #0
 8013d98:	60f8      	str	r0, [r7, #12]
 8013d9a:	60b9      	str	r1, [r7, #8]
 8013d9c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013d9e:	2300      	movs	r3, #0
 8013da0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013da2:	68fb      	ldr	r3, [r7, #12]
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d036      	beq.n	8013e16 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8013dac:	6938      	ldr	r0, [r7, #16]
 8013dae:	f000 f836 	bl	8013e1e <USBD_GetLen>
 8013db2:	4603      	mov	r3, r0
 8013db4:	3301      	adds	r3, #1
 8013db6:	b29b      	uxth	r3, r3
 8013db8:	005b      	lsls	r3, r3, #1
 8013dba:	b29a      	uxth	r2, r3
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8013dc0:	7dfb      	ldrb	r3, [r7, #23]
 8013dc2:	68ba      	ldr	r2, [r7, #8]
 8013dc4:	4413      	add	r3, r2
 8013dc6:	687a      	ldr	r2, [r7, #4]
 8013dc8:	7812      	ldrb	r2, [r2, #0]
 8013dca:	701a      	strb	r2, [r3, #0]
  idx++;
 8013dcc:	7dfb      	ldrb	r3, [r7, #23]
 8013dce:	3301      	adds	r3, #1
 8013dd0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8013dd2:	7dfb      	ldrb	r3, [r7, #23]
 8013dd4:	68ba      	ldr	r2, [r7, #8]
 8013dd6:	4413      	add	r3, r2
 8013dd8:	2203      	movs	r2, #3
 8013dda:	701a      	strb	r2, [r3, #0]
  idx++;
 8013ddc:	7dfb      	ldrb	r3, [r7, #23]
 8013dde:	3301      	adds	r3, #1
 8013de0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8013de2:	e013      	b.n	8013e0c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8013de4:	7dfb      	ldrb	r3, [r7, #23]
 8013de6:	68ba      	ldr	r2, [r7, #8]
 8013de8:	4413      	add	r3, r2
 8013dea:	693a      	ldr	r2, [r7, #16]
 8013dec:	7812      	ldrb	r2, [r2, #0]
 8013dee:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8013df0:	693b      	ldr	r3, [r7, #16]
 8013df2:	3301      	adds	r3, #1
 8013df4:	613b      	str	r3, [r7, #16]
    idx++;
 8013df6:	7dfb      	ldrb	r3, [r7, #23]
 8013df8:	3301      	adds	r3, #1
 8013dfa:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013dfc:	7dfb      	ldrb	r3, [r7, #23]
 8013dfe:	68ba      	ldr	r2, [r7, #8]
 8013e00:	4413      	add	r3, r2
 8013e02:	2200      	movs	r2, #0
 8013e04:	701a      	strb	r2, [r3, #0]
    idx++;
 8013e06:	7dfb      	ldrb	r3, [r7, #23]
 8013e08:	3301      	adds	r3, #1
 8013e0a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013e0c:	693b      	ldr	r3, [r7, #16]
 8013e0e:	781b      	ldrb	r3, [r3, #0]
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	d1e7      	bne.n	8013de4 <USBD_GetString+0x52>
 8013e14:	e000      	b.n	8013e18 <USBD_GetString+0x86>
    return;
 8013e16:	bf00      	nop
  }
}
 8013e18:	3718      	adds	r7, #24
 8013e1a:	46bd      	mov	sp, r7
 8013e1c:	bd80      	pop	{r7, pc}

08013e1e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013e1e:	b480      	push	{r7}
 8013e20:	b085      	sub	sp, #20
 8013e22:	af00      	add	r7, sp, #0
 8013e24:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013e26:	2300      	movs	r3, #0
 8013e28:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013e2e:	e005      	b.n	8013e3c <USBD_GetLen+0x1e>
  {
    len++;
 8013e30:	7bfb      	ldrb	r3, [r7, #15]
 8013e32:	3301      	adds	r3, #1
 8013e34:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013e36:	68bb      	ldr	r3, [r7, #8]
 8013e38:	3301      	adds	r3, #1
 8013e3a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013e3c:	68bb      	ldr	r3, [r7, #8]
 8013e3e:	781b      	ldrb	r3, [r3, #0]
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d1f5      	bne.n	8013e30 <USBD_GetLen+0x12>
  }

  return len;
 8013e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e46:	4618      	mov	r0, r3
 8013e48:	3714      	adds	r7, #20
 8013e4a:	46bd      	mov	sp, r7
 8013e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e50:	4770      	bx	lr

08013e52 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013e52:	b580      	push	{r7, lr}
 8013e54:	b084      	sub	sp, #16
 8013e56:	af00      	add	r7, sp, #0
 8013e58:	60f8      	str	r0, [r7, #12]
 8013e5a:	60b9      	str	r1, [r7, #8]
 8013e5c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013e5e:	68fb      	ldr	r3, [r7, #12]
 8013e60:	2202      	movs	r2, #2
 8013e62:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013e66:	68fb      	ldr	r3, [r7, #12]
 8013e68:	687a      	ldr	r2, [r7, #4]
 8013e6a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013e6c:	68fb      	ldr	r3, [r7, #12]
 8013e6e:	687a      	ldr	r2, [r7, #4]
 8013e70:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	68ba      	ldr	r2, [r7, #8]
 8013e76:	2100      	movs	r1, #0
 8013e78:	68f8      	ldr	r0, [r7, #12]
 8013e7a:	f003 fd06 	bl	801788a <USBD_LL_Transmit>

  return USBD_OK;
 8013e7e:	2300      	movs	r3, #0
}
 8013e80:	4618      	mov	r0, r3
 8013e82:	3710      	adds	r7, #16
 8013e84:	46bd      	mov	sp, r7
 8013e86:	bd80      	pop	{r7, pc}

08013e88 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013e88:	b580      	push	{r7, lr}
 8013e8a:	b084      	sub	sp, #16
 8013e8c:	af00      	add	r7, sp, #0
 8013e8e:	60f8      	str	r0, [r7, #12]
 8013e90:	60b9      	str	r1, [r7, #8]
 8013e92:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	68ba      	ldr	r2, [r7, #8]
 8013e98:	2100      	movs	r1, #0
 8013e9a:	68f8      	ldr	r0, [r7, #12]
 8013e9c:	f003 fcf5 	bl	801788a <USBD_LL_Transmit>

  return USBD_OK;
 8013ea0:	2300      	movs	r3, #0
}
 8013ea2:	4618      	mov	r0, r3
 8013ea4:	3710      	adds	r7, #16
 8013ea6:	46bd      	mov	sp, r7
 8013ea8:	bd80      	pop	{r7, pc}

08013eaa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8013eaa:	b580      	push	{r7, lr}
 8013eac:	b084      	sub	sp, #16
 8013eae:	af00      	add	r7, sp, #0
 8013eb0:	60f8      	str	r0, [r7, #12]
 8013eb2:	60b9      	str	r1, [r7, #8]
 8013eb4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013eb6:	68fb      	ldr	r3, [r7, #12]
 8013eb8:	2203      	movs	r2, #3
 8013eba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8013ebe:	68fb      	ldr	r3, [r7, #12]
 8013ec0:	687a      	ldr	r2, [r7, #4]
 8013ec2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8013ec6:	68fb      	ldr	r3, [r7, #12]
 8013ec8:	687a      	ldr	r2, [r7, #4]
 8013eca:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	68ba      	ldr	r2, [r7, #8]
 8013ed2:	2100      	movs	r1, #0
 8013ed4:	68f8      	ldr	r0, [r7, #12]
 8013ed6:	f003 fcf9 	bl	80178cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013eda:	2300      	movs	r3, #0
}
 8013edc:	4618      	mov	r0, r3
 8013ede:	3710      	adds	r7, #16
 8013ee0:	46bd      	mov	sp, r7
 8013ee2:	bd80      	pop	{r7, pc}

08013ee4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013ee4:	b580      	push	{r7, lr}
 8013ee6:	b084      	sub	sp, #16
 8013ee8:	af00      	add	r7, sp, #0
 8013eea:	60f8      	str	r0, [r7, #12]
 8013eec:	60b9      	str	r1, [r7, #8]
 8013eee:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	68ba      	ldr	r2, [r7, #8]
 8013ef4:	2100      	movs	r1, #0
 8013ef6:	68f8      	ldr	r0, [r7, #12]
 8013ef8:	f003 fce8 	bl	80178cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013efc:	2300      	movs	r3, #0
}
 8013efe:	4618      	mov	r0, r3
 8013f00:	3710      	adds	r7, #16
 8013f02:	46bd      	mov	sp, r7
 8013f04:	bd80      	pop	{r7, pc}

08013f06 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013f06:	b580      	push	{r7, lr}
 8013f08:	b082      	sub	sp, #8
 8013f0a:	af00      	add	r7, sp, #0
 8013f0c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	2204      	movs	r2, #4
 8013f12:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013f16:	2300      	movs	r3, #0
 8013f18:	2200      	movs	r2, #0
 8013f1a:	2100      	movs	r1, #0
 8013f1c:	6878      	ldr	r0, [r7, #4]
 8013f1e:	f003 fcb4 	bl	801788a <USBD_LL_Transmit>

  return USBD_OK;
 8013f22:	2300      	movs	r3, #0
}
 8013f24:	4618      	mov	r0, r3
 8013f26:	3708      	adds	r7, #8
 8013f28:	46bd      	mov	sp, r7
 8013f2a:	bd80      	pop	{r7, pc}

08013f2c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013f2c:	b580      	push	{r7, lr}
 8013f2e:	b082      	sub	sp, #8
 8013f30:	af00      	add	r7, sp, #0
 8013f32:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	2205      	movs	r2, #5
 8013f38:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013f3c:	2300      	movs	r3, #0
 8013f3e:	2200      	movs	r2, #0
 8013f40:	2100      	movs	r1, #0
 8013f42:	6878      	ldr	r0, [r7, #4]
 8013f44:	f003 fcc2 	bl	80178cc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013f48:	2300      	movs	r3, #0
}
 8013f4a:	4618      	mov	r0, r3
 8013f4c:	3708      	adds	r7, #8
 8013f4e:	46bd      	mov	sp, r7
 8013f50:	bd80      	pop	{r7, pc}
	...

08013f54 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8013f54:	b580      	push	{r7, lr}
 8013f56:	b084      	sub	sp, #16
 8013f58:	af00      	add	r7, sp, #0
 8013f5a:	4603      	mov	r3, r0
 8013f5c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8013f5e:	79fb      	ldrb	r3, [r7, #7]
 8013f60:	4a08      	ldr	r2, [pc, #32]	@ (8013f84 <disk_status+0x30>)
 8013f62:	009b      	lsls	r3, r3, #2
 8013f64:	4413      	add	r3, r2
 8013f66:	685b      	ldr	r3, [r3, #4]
 8013f68:	685b      	ldr	r3, [r3, #4]
 8013f6a:	79fa      	ldrb	r2, [r7, #7]
 8013f6c:	4905      	ldr	r1, [pc, #20]	@ (8013f84 <disk_status+0x30>)
 8013f6e:	440a      	add	r2, r1
 8013f70:	7a12      	ldrb	r2, [r2, #8]
 8013f72:	4610      	mov	r0, r2
 8013f74:	4798      	blx	r3
 8013f76:	4603      	mov	r3, r0
 8013f78:	73fb      	strb	r3, [r7, #15]
  return stat;
 8013f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f7c:	4618      	mov	r0, r3
 8013f7e:	3710      	adds	r7, #16
 8013f80:	46bd      	mov	sp, r7
 8013f82:	bd80      	pop	{r7, pc}
 8013f84:	20002bb4 	.word	0x20002bb4

08013f88 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8013f88:	b580      	push	{r7, lr}
 8013f8a:	b084      	sub	sp, #16
 8013f8c:	af00      	add	r7, sp, #0
 8013f8e:	4603      	mov	r3, r0
 8013f90:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8013f92:	2300      	movs	r3, #0
 8013f94:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8013f96:	79fb      	ldrb	r3, [r7, #7]
 8013f98:	4a0d      	ldr	r2, [pc, #52]	@ (8013fd0 <disk_initialize+0x48>)
 8013f9a:	5cd3      	ldrb	r3, [r2, r3]
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	d111      	bne.n	8013fc4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8013fa0:	79fb      	ldrb	r3, [r7, #7]
 8013fa2:	4a0b      	ldr	r2, [pc, #44]	@ (8013fd0 <disk_initialize+0x48>)
 8013fa4:	2101      	movs	r1, #1
 8013fa6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8013fa8:	79fb      	ldrb	r3, [r7, #7]
 8013faa:	4a09      	ldr	r2, [pc, #36]	@ (8013fd0 <disk_initialize+0x48>)
 8013fac:	009b      	lsls	r3, r3, #2
 8013fae:	4413      	add	r3, r2
 8013fb0:	685b      	ldr	r3, [r3, #4]
 8013fb2:	681b      	ldr	r3, [r3, #0]
 8013fb4:	79fa      	ldrb	r2, [r7, #7]
 8013fb6:	4906      	ldr	r1, [pc, #24]	@ (8013fd0 <disk_initialize+0x48>)
 8013fb8:	440a      	add	r2, r1
 8013fba:	7a12      	ldrb	r2, [r2, #8]
 8013fbc:	4610      	mov	r0, r2
 8013fbe:	4798      	blx	r3
 8013fc0:	4603      	mov	r3, r0
 8013fc2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8013fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8013fc6:	4618      	mov	r0, r3
 8013fc8:	3710      	adds	r7, #16
 8013fca:	46bd      	mov	sp, r7
 8013fcc:	bd80      	pop	{r7, pc}
 8013fce:	bf00      	nop
 8013fd0:	20002bb4 	.word	0x20002bb4

08013fd4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8013fd4:	b590      	push	{r4, r7, lr}
 8013fd6:	b087      	sub	sp, #28
 8013fd8:	af00      	add	r7, sp, #0
 8013fda:	60b9      	str	r1, [r7, #8]
 8013fdc:	607a      	str	r2, [r7, #4]
 8013fde:	603b      	str	r3, [r7, #0]
 8013fe0:	4603      	mov	r3, r0
 8013fe2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8013fe4:	7bfb      	ldrb	r3, [r7, #15]
 8013fe6:	4a0a      	ldr	r2, [pc, #40]	@ (8014010 <disk_read+0x3c>)
 8013fe8:	009b      	lsls	r3, r3, #2
 8013fea:	4413      	add	r3, r2
 8013fec:	685b      	ldr	r3, [r3, #4]
 8013fee:	689c      	ldr	r4, [r3, #8]
 8013ff0:	7bfb      	ldrb	r3, [r7, #15]
 8013ff2:	4a07      	ldr	r2, [pc, #28]	@ (8014010 <disk_read+0x3c>)
 8013ff4:	4413      	add	r3, r2
 8013ff6:	7a18      	ldrb	r0, [r3, #8]
 8013ff8:	683b      	ldr	r3, [r7, #0]
 8013ffa:	687a      	ldr	r2, [r7, #4]
 8013ffc:	68b9      	ldr	r1, [r7, #8]
 8013ffe:	47a0      	blx	r4
 8014000:	4603      	mov	r3, r0
 8014002:	75fb      	strb	r3, [r7, #23]
  return res;
 8014004:	7dfb      	ldrb	r3, [r7, #23]
}
 8014006:	4618      	mov	r0, r3
 8014008:	371c      	adds	r7, #28
 801400a:	46bd      	mov	sp, r7
 801400c:	bd90      	pop	{r4, r7, pc}
 801400e:	bf00      	nop
 8014010:	20002bb4 	.word	0x20002bb4

08014014 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8014014:	b590      	push	{r4, r7, lr}
 8014016:	b087      	sub	sp, #28
 8014018:	af00      	add	r7, sp, #0
 801401a:	60b9      	str	r1, [r7, #8]
 801401c:	607a      	str	r2, [r7, #4]
 801401e:	603b      	str	r3, [r7, #0]
 8014020:	4603      	mov	r3, r0
 8014022:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8014024:	7bfb      	ldrb	r3, [r7, #15]
 8014026:	4a0a      	ldr	r2, [pc, #40]	@ (8014050 <disk_write+0x3c>)
 8014028:	009b      	lsls	r3, r3, #2
 801402a:	4413      	add	r3, r2
 801402c:	685b      	ldr	r3, [r3, #4]
 801402e:	68dc      	ldr	r4, [r3, #12]
 8014030:	7bfb      	ldrb	r3, [r7, #15]
 8014032:	4a07      	ldr	r2, [pc, #28]	@ (8014050 <disk_write+0x3c>)
 8014034:	4413      	add	r3, r2
 8014036:	7a18      	ldrb	r0, [r3, #8]
 8014038:	683b      	ldr	r3, [r7, #0]
 801403a:	687a      	ldr	r2, [r7, #4]
 801403c:	68b9      	ldr	r1, [r7, #8]
 801403e:	47a0      	blx	r4
 8014040:	4603      	mov	r3, r0
 8014042:	75fb      	strb	r3, [r7, #23]
  return res;
 8014044:	7dfb      	ldrb	r3, [r7, #23]
}
 8014046:	4618      	mov	r0, r3
 8014048:	371c      	adds	r7, #28
 801404a:	46bd      	mov	sp, r7
 801404c:	bd90      	pop	{r4, r7, pc}
 801404e:	bf00      	nop
 8014050:	20002bb4 	.word	0x20002bb4

08014054 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8014054:	b580      	push	{r7, lr}
 8014056:	b084      	sub	sp, #16
 8014058:	af00      	add	r7, sp, #0
 801405a:	4603      	mov	r3, r0
 801405c:	603a      	str	r2, [r7, #0]
 801405e:	71fb      	strb	r3, [r7, #7]
 8014060:	460b      	mov	r3, r1
 8014062:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8014064:	79fb      	ldrb	r3, [r7, #7]
 8014066:	4a09      	ldr	r2, [pc, #36]	@ (801408c <disk_ioctl+0x38>)
 8014068:	009b      	lsls	r3, r3, #2
 801406a:	4413      	add	r3, r2
 801406c:	685b      	ldr	r3, [r3, #4]
 801406e:	691b      	ldr	r3, [r3, #16]
 8014070:	79fa      	ldrb	r2, [r7, #7]
 8014072:	4906      	ldr	r1, [pc, #24]	@ (801408c <disk_ioctl+0x38>)
 8014074:	440a      	add	r2, r1
 8014076:	7a10      	ldrb	r0, [r2, #8]
 8014078:	79b9      	ldrb	r1, [r7, #6]
 801407a:	683a      	ldr	r2, [r7, #0]
 801407c:	4798      	blx	r3
 801407e:	4603      	mov	r3, r0
 8014080:	73fb      	strb	r3, [r7, #15]
  return res;
 8014082:	7bfb      	ldrb	r3, [r7, #15]
}
 8014084:	4618      	mov	r0, r3
 8014086:	3710      	adds	r7, #16
 8014088:	46bd      	mov	sp, r7
 801408a:	bd80      	pop	{r7, pc}
 801408c:	20002bb4 	.word	0x20002bb4

08014090 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8014090:	b480      	push	{r7}
 8014092:	b085      	sub	sp, #20
 8014094:	af00      	add	r7, sp, #0
 8014096:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	3301      	adds	r3, #1
 801409c:	781b      	ldrb	r3, [r3, #0]
 801409e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80140a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80140a4:	021b      	lsls	r3, r3, #8
 80140a6:	b21a      	sxth	r2, r3
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	781b      	ldrb	r3, [r3, #0]
 80140ac:	b21b      	sxth	r3, r3
 80140ae:	4313      	orrs	r3, r2
 80140b0:	b21b      	sxth	r3, r3
 80140b2:	81fb      	strh	r3, [r7, #14]
	return rv;
 80140b4:	89fb      	ldrh	r3, [r7, #14]
}
 80140b6:	4618      	mov	r0, r3
 80140b8:	3714      	adds	r7, #20
 80140ba:	46bd      	mov	sp, r7
 80140bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140c0:	4770      	bx	lr

080140c2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80140c2:	b480      	push	{r7}
 80140c4:	b085      	sub	sp, #20
 80140c6:	af00      	add	r7, sp, #0
 80140c8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	3303      	adds	r3, #3
 80140ce:	781b      	ldrb	r3, [r3, #0]
 80140d0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80140d2:	68fb      	ldr	r3, [r7, #12]
 80140d4:	021b      	lsls	r3, r3, #8
 80140d6:	687a      	ldr	r2, [r7, #4]
 80140d8:	3202      	adds	r2, #2
 80140da:	7812      	ldrb	r2, [r2, #0]
 80140dc:	4313      	orrs	r3, r2
 80140de:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80140e0:	68fb      	ldr	r3, [r7, #12]
 80140e2:	021b      	lsls	r3, r3, #8
 80140e4:	687a      	ldr	r2, [r7, #4]
 80140e6:	3201      	adds	r2, #1
 80140e8:	7812      	ldrb	r2, [r2, #0]
 80140ea:	4313      	orrs	r3, r2
 80140ec:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80140ee:	68fb      	ldr	r3, [r7, #12]
 80140f0:	021b      	lsls	r3, r3, #8
 80140f2:	687a      	ldr	r2, [r7, #4]
 80140f4:	7812      	ldrb	r2, [r2, #0]
 80140f6:	4313      	orrs	r3, r2
 80140f8:	60fb      	str	r3, [r7, #12]
	return rv;
 80140fa:	68fb      	ldr	r3, [r7, #12]
}
 80140fc:	4618      	mov	r0, r3
 80140fe:	3714      	adds	r7, #20
 8014100:	46bd      	mov	sp, r7
 8014102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014106:	4770      	bx	lr

08014108 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8014108:	b480      	push	{r7}
 801410a:	b083      	sub	sp, #12
 801410c:	af00      	add	r7, sp, #0
 801410e:	6078      	str	r0, [r7, #4]
 8014110:	460b      	mov	r3, r1
 8014112:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	1c5a      	adds	r2, r3, #1
 8014118:	607a      	str	r2, [r7, #4]
 801411a:	887a      	ldrh	r2, [r7, #2]
 801411c:	b2d2      	uxtb	r2, r2
 801411e:	701a      	strb	r2, [r3, #0]
 8014120:	887b      	ldrh	r3, [r7, #2]
 8014122:	0a1b      	lsrs	r3, r3, #8
 8014124:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	1c5a      	adds	r2, r3, #1
 801412a:	607a      	str	r2, [r7, #4]
 801412c:	887a      	ldrh	r2, [r7, #2]
 801412e:	b2d2      	uxtb	r2, r2
 8014130:	701a      	strb	r2, [r3, #0]
}
 8014132:	bf00      	nop
 8014134:	370c      	adds	r7, #12
 8014136:	46bd      	mov	sp, r7
 8014138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801413c:	4770      	bx	lr

0801413e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801413e:	b480      	push	{r7}
 8014140:	b083      	sub	sp, #12
 8014142:	af00      	add	r7, sp, #0
 8014144:	6078      	str	r0, [r7, #4]
 8014146:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	1c5a      	adds	r2, r3, #1
 801414c:	607a      	str	r2, [r7, #4]
 801414e:	683a      	ldr	r2, [r7, #0]
 8014150:	b2d2      	uxtb	r2, r2
 8014152:	701a      	strb	r2, [r3, #0]
 8014154:	683b      	ldr	r3, [r7, #0]
 8014156:	0a1b      	lsrs	r3, r3, #8
 8014158:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	1c5a      	adds	r2, r3, #1
 801415e:	607a      	str	r2, [r7, #4]
 8014160:	683a      	ldr	r2, [r7, #0]
 8014162:	b2d2      	uxtb	r2, r2
 8014164:	701a      	strb	r2, [r3, #0]
 8014166:	683b      	ldr	r3, [r7, #0]
 8014168:	0a1b      	lsrs	r3, r3, #8
 801416a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	1c5a      	adds	r2, r3, #1
 8014170:	607a      	str	r2, [r7, #4]
 8014172:	683a      	ldr	r2, [r7, #0]
 8014174:	b2d2      	uxtb	r2, r2
 8014176:	701a      	strb	r2, [r3, #0]
 8014178:	683b      	ldr	r3, [r7, #0]
 801417a:	0a1b      	lsrs	r3, r3, #8
 801417c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	1c5a      	adds	r2, r3, #1
 8014182:	607a      	str	r2, [r7, #4]
 8014184:	683a      	ldr	r2, [r7, #0]
 8014186:	b2d2      	uxtb	r2, r2
 8014188:	701a      	strb	r2, [r3, #0]
}
 801418a:	bf00      	nop
 801418c:	370c      	adds	r7, #12
 801418e:	46bd      	mov	sp, r7
 8014190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014194:	4770      	bx	lr

08014196 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8014196:	b480      	push	{r7}
 8014198:	b087      	sub	sp, #28
 801419a:	af00      	add	r7, sp, #0
 801419c:	60f8      	str	r0, [r7, #12]
 801419e:	60b9      	str	r1, [r7, #8]
 80141a0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80141a2:	68fb      	ldr	r3, [r7, #12]
 80141a4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80141a6:	68bb      	ldr	r3, [r7, #8]
 80141a8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d00d      	beq.n	80141cc <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80141b0:	693a      	ldr	r2, [r7, #16]
 80141b2:	1c53      	adds	r3, r2, #1
 80141b4:	613b      	str	r3, [r7, #16]
 80141b6:	697b      	ldr	r3, [r7, #20]
 80141b8:	1c59      	adds	r1, r3, #1
 80141ba:	6179      	str	r1, [r7, #20]
 80141bc:	7812      	ldrb	r2, [r2, #0]
 80141be:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	3b01      	subs	r3, #1
 80141c4:	607b      	str	r3, [r7, #4]
 80141c6:	687b      	ldr	r3, [r7, #4]
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d1f1      	bne.n	80141b0 <mem_cpy+0x1a>
	}
}
 80141cc:	bf00      	nop
 80141ce:	371c      	adds	r7, #28
 80141d0:	46bd      	mov	sp, r7
 80141d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141d6:	4770      	bx	lr

080141d8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80141d8:	b480      	push	{r7}
 80141da:	b087      	sub	sp, #28
 80141dc:	af00      	add	r7, sp, #0
 80141de:	60f8      	str	r0, [r7, #12]
 80141e0:	60b9      	str	r1, [r7, #8]
 80141e2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80141e4:	68fb      	ldr	r3, [r7, #12]
 80141e6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80141e8:	697b      	ldr	r3, [r7, #20]
 80141ea:	1c5a      	adds	r2, r3, #1
 80141ec:	617a      	str	r2, [r7, #20]
 80141ee:	68ba      	ldr	r2, [r7, #8]
 80141f0:	b2d2      	uxtb	r2, r2
 80141f2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	3b01      	subs	r3, #1
 80141f8:	607b      	str	r3, [r7, #4]
 80141fa:	687b      	ldr	r3, [r7, #4]
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d1f3      	bne.n	80141e8 <mem_set+0x10>
}
 8014200:	bf00      	nop
 8014202:	bf00      	nop
 8014204:	371c      	adds	r7, #28
 8014206:	46bd      	mov	sp, r7
 8014208:	f85d 7b04 	ldr.w	r7, [sp], #4
 801420c:	4770      	bx	lr

0801420e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801420e:	b480      	push	{r7}
 8014210:	b089      	sub	sp, #36	@ 0x24
 8014212:	af00      	add	r7, sp, #0
 8014214:	60f8      	str	r0, [r7, #12]
 8014216:	60b9      	str	r1, [r7, #8]
 8014218:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801421a:	68fb      	ldr	r3, [r7, #12]
 801421c:	61fb      	str	r3, [r7, #28]
 801421e:	68bb      	ldr	r3, [r7, #8]
 8014220:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8014222:	2300      	movs	r3, #0
 8014224:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8014226:	69fb      	ldr	r3, [r7, #28]
 8014228:	1c5a      	adds	r2, r3, #1
 801422a:	61fa      	str	r2, [r7, #28]
 801422c:	781b      	ldrb	r3, [r3, #0]
 801422e:	4619      	mov	r1, r3
 8014230:	69bb      	ldr	r3, [r7, #24]
 8014232:	1c5a      	adds	r2, r3, #1
 8014234:	61ba      	str	r2, [r7, #24]
 8014236:	781b      	ldrb	r3, [r3, #0]
 8014238:	1acb      	subs	r3, r1, r3
 801423a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	3b01      	subs	r3, #1
 8014240:	607b      	str	r3, [r7, #4]
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	2b00      	cmp	r3, #0
 8014246:	d002      	beq.n	801424e <mem_cmp+0x40>
 8014248:	697b      	ldr	r3, [r7, #20]
 801424a:	2b00      	cmp	r3, #0
 801424c:	d0eb      	beq.n	8014226 <mem_cmp+0x18>

	return r;
 801424e:	697b      	ldr	r3, [r7, #20]
}
 8014250:	4618      	mov	r0, r3
 8014252:	3724      	adds	r7, #36	@ 0x24
 8014254:	46bd      	mov	sp, r7
 8014256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801425a:	4770      	bx	lr

0801425c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801425c:	b480      	push	{r7}
 801425e:	b083      	sub	sp, #12
 8014260:	af00      	add	r7, sp, #0
 8014262:	6078      	str	r0, [r7, #4]
 8014264:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8014266:	e002      	b.n	801426e <chk_chr+0x12>
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	3301      	adds	r3, #1
 801426c:	607b      	str	r3, [r7, #4]
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	781b      	ldrb	r3, [r3, #0]
 8014272:	2b00      	cmp	r3, #0
 8014274:	d005      	beq.n	8014282 <chk_chr+0x26>
 8014276:	687b      	ldr	r3, [r7, #4]
 8014278:	781b      	ldrb	r3, [r3, #0]
 801427a:	461a      	mov	r2, r3
 801427c:	683b      	ldr	r3, [r7, #0]
 801427e:	4293      	cmp	r3, r2
 8014280:	d1f2      	bne.n	8014268 <chk_chr+0xc>
	return *str;
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	781b      	ldrb	r3, [r3, #0]
}
 8014286:	4618      	mov	r0, r3
 8014288:	370c      	adds	r7, #12
 801428a:	46bd      	mov	sp, r7
 801428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014290:	4770      	bx	lr
	...

08014294 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014294:	b480      	push	{r7}
 8014296:	b085      	sub	sp, #20
 8014298:	af00      	add	r7, sp, #0
 801429a:	6078      	str	r0, [r7, #4]
 801429c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801429e:	2300      	movs	r3, #0
 80142a0:	60bb      	str	r3, [r7, #8]
 80142a2:	68bb      	ldr	r3, [r7, #8]
 80142a4:	60fb      	str	r3, [r7, #12]
 80142a6:	e029      	b.n	80142fc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80142a8:	4a27      	ldr	r2, [pc, #156]	@ (8014348 <chk_lock+0xb4>)
 80142aa:	68fb      	ldr	r3, [r7, #12]
 80142ac:	011b      	lsls	r3, r3, #4
 80142ae:	4413      	add	r3, r2
 80142b0:	681b      	ldr	r3, [r3, #0]
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d01d      	beq.n	80142f2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80142b6:	4a24      	ldr	r2, [pc, #144]	@ (8014348 <chk_lock+0xb4>)
 80142b8:	68fb      	ldr	r3, [r7, #12]
 80142ba:	011b      	lsls	r3, r3, #4
 80142bc:	4413      	add	r3, r2
 80142be:	681a      	ldr	r2, [r3, #0]
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	429a      	cmp	r2, r3
 80142c6:	d116      	bne.n	80142f6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80142c8:	4a1f      	ldr	r2, [pc, #124]	@ (8014348 <chk_lock+0xb4>)
 80142ca:	68fb      	ldr	r3, [r7, #12]
 80142cc:	011b      	lsls	r3, r3, #4
 80142ce:	4413      	add	r3, r2
 80142d0:	3304      	adds	r3, #4
 80142d2:	681a      	ldr	r2, [r3, #0]
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80142d8:	429a      	cmp	r2, r3
 80142da:	d10c      	bne.n	80142f6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80142dc:	4a1a      	ldr	r2, [pc, #104]	@ (8014348 <chk_lock+0xb4>)
 80142de:	68fb      	ldr	r3, [r7, #12]
 80142e0:	011b      	lsls	r3, r3, #4
 80142e2:	4413      	add	r3, r2
 80142e4:	3308      	adds	r3, #8
 80142e6:	681a      	ldr	r2, [r3, #0]
 80142e8:	687b      	ldr	r3, [r7, #4]
 80142ea:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80142ec:	429a      	cmp	r2, r3
 80142ee:	d102      	bne.n	80142f6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80142f0:	e007      	b.n	8014302 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80142f2:	2301      	movs	r3, #1
 80142f4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80142f6:	68fb      	ldr	r3, [r7, #12]
 80142f8:	3301      	adds	r3, #1
 80142fa:	60fb      	str	r3, [r7, #12]
 80142fc:	68fb      	ldr	r3, [r7, #12]
 80142fe:	2b01      	cmp	r3, #1
 8014300:	d9d2      	bls.n	80142a8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8014302:	68fb      	ldr	r3, [r7, #12]
 8014304:	2b02      	cmp	r3, #2
 8014306:	d109      	bne.n	801431c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8014308:	68bb      	ldr	r3, [r7, #8]
 801430a:	2b00      	cmp	r3, #0
 801430c:	d102      	bne.n	8014314 <chk_lock+0x80>
 801430e:	683b      	ldr	r3, [r7, #0]
 8014310:	2b02      	cmp	r3, #2
 8014312:	d101      	bne.n	8014318 <chk_lock+0x84>
 8014314:	2300      	movs	r3, #0
 8014316:	e010      	b.n	801433a <chk_lock+0xa6>
 8014318:	2312      	movs	r3, #18
 801431a:	e00e      	b.n	801433a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 801431c:	683b      	ldr	r3, [r7, #0]
 801431e:	2b00      	cmp	r3, #0
 8014320:	d108      	bne.n	8014334 <chk_lock+0xa0>
 8014322:	4a09      	ldr	r2, [pc, #36]	@ (8014348 <chk_lock+0xb4>)
 8014324:	68fb      	ldr	r3, [r7, #12]
 8014326:	011b      	lsls	r3, r3, #4
 8014328:	4413      	add	r3, r2
 801432a:	330c      	adds	r3, #12
 801432c:	881b      	ldrh	r3, [r3, #0]
 801432e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014332:	d101      	bne.n	8014338 <chk_lock+0xa4>
 8014334:	2310      	movs	r3, #16
 8014336:	e000      	b.n	801433a <chk_lock+0xa6>
 8014338:	2300      	movs	r3, #0
}
 801433a:	4618      	mov	r0, r3
 801433c:	3714      	adds	r7, #20
 801433e:	46bd      	mov	sp, r7
 8014340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014344:	4770      	bx	lr
 8014346:	bf00      	nop
 8014348:	20002994 	.word	0x20002994

0801434c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 801434c:	b480      	push	{r7}
 801434e:	b083      	sub	sp, #12
 8014350:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014352:	2300      	movs	r3, #0
 8014354:	607b      	str	r3, [r7, #4]
 8014356:	e002      	b.n	801435e <enq_lock+0x12>
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	3301      	adds	r3, #1
 801435c:	607b      	str	r3, [r7, #4]
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	2b01      	cmp	r3, #1
 8014362:	d806      	bhi.n	8014372 <enq_lock+0x26>
 8014364:	4a09      	ldr	r2, [pc, #36]	@ (801438c <enq_lock+0x40>)
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	011b      	lsls	r3, r3, #4
 801436a:	4413      	add	r3, r2
 801436c:	681b      	ldr	r3, [r3, #0]
 801436e:	2b00      	cmp	r3, #0
 8014370:	d1f2      	bne.n	8014358 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	2b02      	cmp	r3, #2
 8014376:	bf14      	ite	ne
 8014378:	2301      	movne	r3, #1
 801437a:	2300      	moveq	r3, #0
 801437c:	b2db      	uxtb	r3, r3
}
 801437e:	4618      	mov	r0, r3
 8014380:	370c      	adds	r7, #12
 8014382:	46bd      	mov	sp, r7
 8014384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014388:	4770      	bx	lr
 801438a:	bf00      	nop
 801438c:	20002994 	.word	0x20002994

08014390 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014390:	b480      	push	{r7}
 8014392:	b085      	sub	sp, #20
 8014394:	af00      	add	r7, sp, #0
 8014396:	6078      	str	r0, [r7, #4]
 8014398:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801439a:	2300      	movs	r3, #0
 801439c:	60fb      	str	r3, [r7, #12]
 801439e:	e01f      	b.n	80143e0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80143a0:	4a41      	ldr	r2, [pc, #260]	@ (80144a8 <inc_lock+0x118>)
 80143a2:	68fb      	ldr	r3, [r7, #12]
 80143a4:	011b      	lsls	r3, r3, #4
 80143a6:	4413      	add	r3, r2
 80143a8:	681a      	ldr	r2, [r3, #0]
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	681b      	ldr	r3, [r3, #0]
 80143ae:	429a      	cmp	r2, r3
 80143b0:	d113      	bne.n	80143da <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80143b2:	4a3d      	ldr	r2, [pc, #244]	@ (80144a8 <inc_lock+0x118>)
 80143b4:	68fb      	ldr	r3, [r7, #12]
 80143b6:	011b      	lsls	r3, r3, #4
 80143b8:	4413      	add	r3, r2
 80143ba:	3304      	adds	r3, #4
 80143bc:	681a      	ldr	r2, [r3, #0]
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80143c2:	429a      	cmp	r2, r3
 80143c4:	d109      	bne.n	80143da <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80143c6:	4a38      	ldr	r2, [pc, #224]	@ (80144a8 <inc_lock+0x118>)
 80143c8:	68fb      	ldr	r3, [r7, #12]
 80143ca:	011b      	lsls	r3, r3, #4
 80143cc:	4413      	add	r3, r2
 80143ce:	3308      	adds	r3, #8
 80143d0:	681a      	ldr	r2, [r3, #0]
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80143d6:	429a      	cmp	r2, r3
 80143d8:	d006      	beq.n	80143e8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80143da:	68fb      	ldr	r3, [r7, #12]
 80143dc:	3301      	adds	r3, #1
 80143de:	60fb      	str	r3, [r7, #12]
 80143e0:	68fb      	ldr	r3, [r7, #12]
 80143e2:	2b01      	cmp	r3, #1
 80143e4:	d9dc      	bls.n	80143a0 <inc_lock+0x10>
 80143e6:	e000      	b.n	80143ea <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80143e8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80143ea:	68fb      	ldr	r3, [r7, #12]
 80143ec:	2b02      	cmp	r3, #2
 80143ee:	d132      	bne.n	8014456 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80143f0:	2300      	movs	r3, #0
 80143f2:	60fb      	str	r3, [r7, #12]
 80143f4:	e002      	b.n	80143fc <inc_lock+0x6c>
 80143f6:	68fb      	ldr	r3, [r7, #12]
 80143f8:	3301      	adds	r3, #1
 80143fa:	60fb      	str	r3, [r7, #12]
 80143fc:	68fb      	ldr	r3, [r7, #12]
 80143fe:	2b01      	cmp	r3, #1
 8014400:	d806      	bhi.n	8014410 <inc_lock+0x80>
 8014402:	4a29      	ldr	r2, [pc, #164]	@ (80144a8 <inc_lock+0x118>)
 8014404:	68fb      	ldr	r3, [r7, #12]
 8014406:	011b      	lsls	r3, r3, #4
 8014408:	4413      	add	r3, r2
 801440a:	681b      	ldr	r3, [r3, #0]
 801440c:	2b00      	cmp	r3, #0
 801440e:	d1f2      	bne.n	80143f6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8014410:	68fb      	ldr	r3, [r7, #12]
 8014412:	2b02      	cmp	r3, #2
 8014414:	d101      	bne.n	801441a <inc_lock+0x8a>
 8014416:	2300      	movs	r3, #0
 8014418:	e040      	b.n	801449c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801441a:	687b      	ldr	r3, [r7, #4]
 801441c:	681a      	ldr	r2, [r3, #0]
 801441e:	4922      	ldr	r1, [pc, #136]	@ (80144a8 <inc_lock+0x118>)
 8014420:	68fb      	ldr	r3, [r7, #12]
 8014422:	011b      	lsls	r3, r3, #4
 8014424:	440b      	add	r3, r1
 8014426:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	689a      	ldr	r2, [r3, #8]
 801442c:	491e      	ldr	r1, [pc, #120]	@ (80144a8 <inc_lock+0x118>)
 801442e:	68fb      	ldr	r3, [r7, #12]
 8014430:	011b      	lsls	r3, r3, #4
 8014432:	440b      	add	r3, r1
 8014434:	3304      	adds	r3, #4
 8014436:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	695a      	ldr	r2, [r3, #20]
 801443c:	491a      	ldr	r1, [pc, #104]	@ (80144a8 <inc_lock+0x118>)
 801443e:	68fb      	ldr	r3, [r7, #12]
 8014440:	011b      	lsls	r3, r3, #4
 8014442:	440b      	add	r3, r1
 8014444:	3308      	adds	r3, #8
 8014446:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8014448:	4a17      	ldr	r2, [pc, #92]	@ (80144a8 <inc_lock+0x118>)
 801444a:	68fb      	ldr	r3, [r7, #12]
 801444c:	011b      	lsls	r3, r3, #4
 801444e:	4413      	add	r3, r2
 8014450:	330c      	adds	r3, #12
 8014452:	2200      	movs	r2, #0
 8014454:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8014456:	683b      	ldr	r3, [r7, #0]
 8014458:	2b00      	cmp	r3, #0
 801445a:	d009      	beq.n	8014470 <inc_lock+0xe0>
 801445c:	4a12      	ldr	r2, [pc, #72]	@ (80144a8 <inc_lock+0x118>)
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	011b      	lsls	r3, r3, #4
 8014462:	4413      	add	r3, r2
 8014464:	330c      	adds	r3, #12
 8014466:	881b      	ldrh	r3, [r3, #0]
 8014468:	2b00      	cmp	r3, #0
 801446a:	d001      	beq.n	8014470 <inc_lock+0xe0>
 801446c:	2300      	movs	r3, #0
 801446e:	e015      	b.n	801449c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8014470:	683b      	ldr	r3, [r7, #0]
 8014472:	2b00      	cmp	r3, #0
 8014474:	d108      	bne.n	8014488 <inc_lock+0xf8>
 8014476:	4a0c      	ldr	r2, [pc, #48]	@ (80144a8 <inc_lock+0x118>)
 8014478:	68fb      	ldr	r3, [r7, #12]
 801447a:	011b      	lsls	r3, r3, #4
 801447c:	4413      	add	r3, r2
 801447e:	330c      	adds	r3, #12
 8014480:	881b      	ldrh	r3, [r3, #0]
 8014482:	3301      	adds	r3, #1
 8014484:	b29a      	uxth	r2, r3
 8014486:	e001      	b.n	801448c <inc_lock+0xfc>
 8014488:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801448c:	4906      	ldr	r1, [pc, #24]	@ (80144a8 <inc_lock+0x118>)
 801448e:	68fb      	ldr	r3, [r7, #12]
 8014490:	011b      	lsls	r3, r3, #4
 8014492:	440b      	add	r3, r1
 8014494:	330c      	adds	r3, #12
 8014496:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8014498:	68fb      	ldr	r3, [r7, #12]
 801449a:	3301      	adds	r3, #1
}
 801449c:	4618      	mov	r0, r3
 801449e:	3714      	adds	r7, #20
 80144a0:	46bd      	mov	sp, r7
 80144a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144a6:	4770      	bx	lr
 80144a8:	20002994 	.word	0x20002994

080144ac <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80144ac:	b480      	push	{r7}
 80144ae:	b085      	sub	sp, #20
 80144b0:	af00      	add	r7, sp, #0
 80144b2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	3b01      	subs	r3, #1
 80144b8:	607b      	str	r3, [r7, #4]
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	2b01      	cmp	r3, #1
 80144be:	d825      	bhi.n	801450c <dec_lock+0x60>
		n = Files[i].ctr;
 80144c0:	4a17      	ldr	r2, [pc, #92]	@ (8014520 <dec_lock+0x74>)
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	011b      	lsls	r3, r3, #4
 80144c6:	4413      	add	r3, r2
 80144c8:	330c      	adds	r3, #12
 80144ca:	881b      	ldrh	r3, [r3, #0]
 80144cc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80144ce:	89fb      	ldrh	r3, [r7, #14]
 80144d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80144d4:	d101      	bne.n	80144da <dec_lock+0x2e>
 80144d6:	2300      	movs	r3, #0
 80144d8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80144da:	89fb      	ldrh	r3, [r7, #14]
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d002      	beq.n	80144e6 <dec_lock+0x3a>
 80144e0:	89fb      	ldrh	r3, [r7, #14]
 80144e2:	3b01      	subs	r3, #1
 80144e4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80144e6:	4a0e      	ldr	r2, [pc, #56]	@ (8014520 <dec_lock+0x74>)
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	011b      	lsls	r3, r3, #4
 80144ec:	4413      	add	r3, r2
 80144ee:	330c      	adds	r3, #12
 80144f0:	89fa      	ldrh	r2, [r7, #14]
 80144f2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80144f4:	89fb      	ldrh	r3, [r7, #14]
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d105      	bne.n	8014506 <dec_lock+0x5a>
 80144fa:	4a09      	ldr	r2, [pc, #36]	@ (8014520 <dec_lock+0x74>)
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	011b      	lsls	r3, r3, #4
 8014500:	4413      	add	r3, r2
 8014502:	2200      	movs	r2, #0
 8014504:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8014506:	2300      	movs	r3, #0
 8014508:	737b      	strb	r3, [r7, #13]
 801450a:	e001      	b.n	8014510 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 801450c:	2302      	movs	r3, #2
 801450e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8014510:	7b7b      	ldrb	r3, [r7, #13]
}
 8014512:	4618      	mov	r0, r3
 8014514:	3714      	adds	r7, #20
 8014516:	46bd      	mov	sp, r7
 8014518:	f85d 7b04 	ldr.w	r7, [sp], #4
 801451c:	4770      	bx	lr
 801451e:	bf00      	nop
 8014520:	20002994 	.word	0x20002994

08014524 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8014524:	b480      	push	{r7}
 8014526:	b085      	sub	sp, #20
 8014528:	af00      	add	r7, sp, #0
 801452a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 801452c:	2300      	movs	r3, #0
 801452e:	60fb      	str	r3, [r7, #12]
 8014530:	e010      	b.n	8014554 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8014532:	4a0d      	ldr	r2, [pc, #52]	@ (8014568 <clear_lock+0x44>)
 8014534:	68fb      	ldr	r3, [r7, #12]
 8014536:	011b      	lsls	r3, r3, #4
 8014538:	4413      	add	r3, r2
 801453a:	681b      	ldr	r3, [r3, #0]
 801453c:	687a      	ldr	r2, [r7, #4]
 801453e:	429a      	cmp	r2, r3
 8014540:	d105      	bne.n	801454e <clear_lock+0x2a>
 8014542:	4a09      	ldr	r2, [pc, #36]	@ (8014568 <clear_lock+0x44>)
 8014544:	68fb      	ldr	r3, [r7, #12]
 8014546:	011b      	lsls	r3, r3, #4
 8014548:	4413      	add	r3, r2
 801454a:	2200      	movs	r2, #0
 801454c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801454e:	68fb      	ldr	r3, [r7, #12]
 8014550:	3301      	adds	r3, #1
 8014552:	60fb      	str	r3, [r7, #12]
 8014554:	68fb      	ldr	r3, [r7, #12]
 8014556:	2b01      	cmp	r3, #1
 8014558:	d9eb      	bls.n	8014532 <clear_lock+0xe>
	}
}
 801455a:	bf00      	nop
 801455c:	bf00      	nop
 801455e:	3714      	adds	r7, #20
 8014560:	46bd      	mov	sp, r7
 8014562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014566:	4770      	bx	lr
 8014568:	20002994 	.word	0x20002994

0801456c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801456c:	b580      	push	{r7, lr}
 801456e:	b086      	sub	sp, #24
 8014570:	af00      	add	r7, sp, #0
 8014572:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8014574:	2300      	movs	r3, #0
 8014576:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	78db      	ldrb	r3, [r3, #3]
 801457c:	2b00      	cmp	r3, #0
 801457e:	d034      	beq.n	80145ea <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014584:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	7858      	ldrb	r0, [r3, #1]
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014590:	2301      	movs	r3, #1
 8014592:	697a      	ldr	r2, [r7, #20]
 8014594:	f7ff fd3e 	bl	8014014 <disk_write>
 8014598:	4603      	mov	r3, r0
 801459a:	2b00      	cmp	r3, #0
 801459c:	d002      	beq.n	80145a4 <sync_window+0x38>
			res = FR_DISK_ERR;
 801459e:	2301      	movs	r3, #1
 80145a0:	73fb      	strb	r3, [r7, #15]
 80145a2:	e022      	b.n	80145ea <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	2200      	movs	r2, #0
 80145a8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80145ae:	697a      	ldr	r2, [r7, #20]
 80145b0:	1ad2      	subs	r2, r2, r3
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	69db      	ldr	r3, [r3, #28]
 80145b6:	429a      	cmp	r2, r3
 80145b8:	d217      	bcs.n	80145ea <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	789b      	ldrb	r3, [r3, #2]
 80145be:	613b      	str	r3, [r7, #16]
 80145c0:	e010      	b.n	80145e4 <sync_window+0x78>
					wsect += fs->fsize;
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	69db      	ldr	r3, [r3, #28]
 80145c6:	697a      	ldr	r2, [r7, #20]
 80145c8:	4413      	add	r3, r2
 80145ca:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	7858      	ldrb	r0, [r3, #1]
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80145d6:	2301      	movs	r3, #1
 80145d8:	697a      	ldr	r2, [r7, #20]
 80145da:	f7ff fd1b 	bl	8014014 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80145de:	693b      	ldr	r3, [r7, #16]
 80145e0:	3b01      	subs	r3, #1
 80145e2:	613b      	str	r3, [r7, #16]
 80145e4:	693b      	ldr	r3, [r7, #16]
 80145e6:	2b01      	cmp	r3, #1
 80145e8:	d8eb      	bhi.n	80145c2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80145ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80145ec:	4618      	mov	r0, r3
 80145ee:	3718      	adds	r7, #24
 80145f0:	46bd      	mov	sp, r7
 80145f2:	bd80      	pop	{r7, pc}

080145f4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80145f4:	b580      	push	{r7, lr}
 80145f6:	b084      	sub	sp, #16
 80145f8:	af00      	add	r7, sp, #0
 80145fa:	6078      	str	r0, [r7, #4]
 80145fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80145fe:	2300      	movs	r3, #0
 8014600:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014606:	683a      	ldr	r2, [r7, #0]
 8014608:	429a      	cmp	r2, r3
 801460a:	d01b      	beq.n	8014644 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 801460c:	6878      	ldr	r0, [r7, #4]
 801460e:	f7ff ffad 	bl	801456c <sync_window>
 8014612:	4603      	mov	r3, r0
 8014614:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8014616:	7bfb      	ldrb	r3, [r7, #15]
 8014618:	2b00      	cmp	r3, #0
 801461a:	d113      	bne.n	8014644 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	7858      	ldrb	r0, [r3, #1]
 8014620:	687b      	ldr	r3, [r7, #4]
 8014622:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014626:	2301      	movs	r3, #1
 8014628:	683a      	ldr	r2, [r7, #0]
 801462a:	f7ff fcd3 	bl	8013fd4 <disk_read>
 801462e:	4603      	mov	r3, r0
 8014630:	2b00      	cmp	r3, #0
 8014632:	d004      	beq.n	801463e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8014634:	f04f 33ff 	mov.w	r3, #4294967295
 8014638:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801463a:	2301      	movs	r3, #1
 801463c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	683a      	ldr	r2, [r7, #0]
 8014642:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8014644:	7bfb      	ldrb	r3, [r7, #15]
}
 8014646:	4618      	mov	r0, r3
 8014648:	3710      	adds	r7, #16
 801464a:	46bd      	mov	sp, r7
 801464c:	bd80      	pop	{r7, pc}
	...

08014650 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8014650:	b580      	push	{r7, lr}
 8014652:	b084      	sub	sp, #16
 8014654:	af00      	add	r7, sp, #0
 8014656:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8014658:	6878      	ldr	r0, [r7, #4]
 801465a:	f7ff ff87 	bl	801456c <sync_window>
 801465e:	4603      	mov	r3, r0
 8014660:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8014662:	7bfb      	ldrb	r3, [r7, #15]
 8014664:	2b00      	cmp	r3, #0
 8014666:	d158      	bne.n	801471a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	781b      	ldrb	r3, [r3, #0]
 801466c:	2b03      	cmp	r3, #3
 801466e:	d148      	bne.n	8014702 <sync_fs+0xb2>
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	791b      	ldrb	r3, [r3, #4]
 8014674:	2b01      	cmp	r3, #1
 8014676:	d144      	bne.n	8014702 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	3334      	adds	r3, #52	@ 0x34
 801467c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014680:	2100      	movs	r1, #0
 8014682:	4618      	mov	r0, r3
 8014684:	f7ff fda8 	bl	80141d8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	3334      	adds	r3, #52	@ 0x34
 801468c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014690:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014694:	4618      	mov	r0, r3
 8014696:	f7ff fd37 	bl	8014108 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	3334      	adds	r3, #52	@ 0x34
 801469e:	4921      	ldr	r1, [pc, #132]	@ (8014724 <sync_fs+0xd4>)
 80146a0:	4618      	mov	r0, r3
 80146a2:	f7ff fd4c 	bl	801413e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80146a6:	687b      	ldr	r3, [r7, #4]
 80146a8:	3334      	adds	r3, #52	@ 0x34
 80146aa:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80146ae:	491e      	ldr	r1, [pc, #120]	@ (8014728 <sync_fs+0xd8>)
 80146b0:	4618      	mov	r0, r3
 80146b2:	f7ff fd44 	bl	801413e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80146b6:	687b      	ldr	r3, [r7, #4]
 80146b8:	3334      	adds	r3, #52	@ 0x34
 80146ba:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80146be:	687b      	ldr	r3, [r7, #4]
 80146c0:	695b      	ldr	r3, [r3, #20]
 80146c2:	4619      	mov	r1, r3
 80146c4:	4610      	mov	r0, r2
 80146c6:	f7ff fd3a 	bl	801413e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	3334      	adds	r3, #52	@ 0x34
 80146ce:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	691b      	ldr	r3, [r3, #16]
 80146d6:	4619      	mov	r1, r3
 80146d8:	4610      	mov	r0, r2
 80146da:	f7ff fd30 	bl	801413e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	6a1b      	ldr	r3, [r3, #32]
 80146e2:	1c5a      	adds	r2, r3, #1
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	7858      	ldrb	r0, [r3, #1]
 80146ec:	687b      	ldr	r3, [r7, #4]
 80146ee:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80146f2:	687b      	ldr	r3, [r7, #4]
 80146f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80146f6:	2301      	movs	r3, #1
 80146f8:	f7ff fc8c 	bl	8014014 <disk_write>
			fs->fsi_flag = 0;
 80146fc:	687b      	ldr	r3, [r7, #4]
 80146fe:	2200      	movs	r2, #0
 8014700:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8014702:	687b      	ldr	r3, [r7, #4]
 8014704:	785b      	ldrb	r3, [r3, #1]
 8014706:	2200      	movs	r2, #0
 8014708:	2100      	movs	r1, #0
 801470a:	4618      	mov	r0, r3
 801470c:	f7ff fca2 	bl	8014054 <disk_ioctl>
 8014710:	4603      	mov	r3, r0
 8014712:	2b00      	cmp	r3, #0
 8014714:	d001      	beq.n	801471a <sync_fs+0xca>
 8014716:	2301      	movs	r3, #1
 8014718:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801471a:	7bfb      	ldrb	r3, [r7, #15]
}
 801471c:	4618      	mov	r0, r3
 801471e:	3710      	adds	r7, #16
 8014720:	46bd      	mov	sp, r7
 8014722:	bd80      	pop	{r7, pc}
 8014724:	41615252 	.word	0x41615252
 8014728:	61417272 	.word	0x61417272

0801472c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 801472c:	b480      	push	{r7}
 801472e:	b083      	sub	sp, #12
 8014730:	af00      	add	r7, sp, #0
 8014732:	6078      	str	r0, [r7, #4]
 8014734:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8014736:	683b      	ldr	r3, [r7, #0]
 8014738:	3b02      	subs	r3, #2
 801473a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	699b      	ldr	r3, [r3, #24]
 8014740:	3b02      	subs	r3, #2
 8014742:	683a      	ldr	r2, [r7, #0]
 8014744:	429a      	cmp	r2, r3
 8014746:	d301      	bcc.n	801474c <clust2sect+0x20>
 8014748:	2300      	movs	r3, #0
 801474a:	e008      	b.n	801475e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	895b      	ldrh	r3, [r3, #10]
 8014750:	461a      	mov	r2, r3
 8014752:	683b      	ldr	r3, [r7, #0]
 8014754:	fb03 f202 	mul.w	r2, r3, r2
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801475c:	4413      	add	r3, r2
}
 801475e:	4618      	mov	r0, r3
 8014760:	370c      	adds	r7, #12
 8014762:	46bd      	mov	sp, r7
 8014764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014768:	4770      	bx	lr

0801476a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801476a:	b580      	push	{r7, lr}
 801476c:	b086      	sub	sp, #24
 801476e:	af00      	add	r7, sp, #0
 8014770:	6078      	str	r0, [r7, #4]
 8014772:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8014774:	687b      	ldr	r3, [r7, #4]
 8014776:	681b      	ldr	r3, [r3, #0]
 8014778:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 801477a:	683b      	ldr	r3, [r7, #0]
 801477c:	2b01      	cmp	r3, #1
 801477e:	d904      	bls.n	801478a <get_fat+0x20>
 8014780:	693b      	ldr	r3, [r7, #16]
 8014782:	699b      	ldr	r3, [r3, #24]
 8014784:	683a      	ldr	r2, [r7, #0]
 8014786:	429a      	cmp	r2, r3
 8014788:	d302      	bcc.n	8014790 <get_fat+0x26>
		val = 1;	/* Internal error */
 801478a:	2301      	movs	r3, #1
 801478c:	617b      	str	r3, [r7, #20]
 801478e:	e08e      	b.n	80148ae <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8014790:	f04f 33ff 	mov.w	r3, #4294967295
 8014794:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8014796:	693b      	ldr	r3, [r7, #16]
 8014798:	781b      	ldrb	r3, [r3, #0]
 801479a:	2b03      	cmp	r3, #3
 801479c:	d061      	beq.n	8014862 <get_fat+0xf8>
 801479e:	2b03      	cmp	r3, #3
 80147a0:	dc7b      	bgt.n	801489a <get_fat+0x130>
 80147a2:	2b01      	cmp	r3, #1
 80147a4:	d002      	beq.n	80147ac <get_fat+0x42>
 80147a6:	2b02      	cmp	r3, #2
 80147a8:	d041      	beq.n	801482e <get_fat+0xc4>
 80147aa:	e076      	b.n	801489a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80147ac:	683b      	ldr	r3, [r7, #0]
 80147ae:	60fb      	str	r3, [r7, #12]
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	085b      	lsrs	r3, r3, #1
 80147b4:	68fa      	ldr	r2, [r7, #12]
 80147b6:	4413      	add	r3, r2
 80147b8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80147ba:	693b      	ldr	r3, [r7, #16]
 80147bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80147be:	68fb      	ldr	r3, [r7, #12]
 80147c0:	0a5b      	lsrs	r3, r3, #9
 80147c2:	4413      	add	r3, r2
 80147c4:	4619      	mov	r1, r3
 80147c6:	6938      	ldr	r0, [r7, #16]
 80147c8:	f7ff ff14 	bl	80145f4 <move_window>
 80147cc:	4603      	mov	r3, r0
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	d166      	bne.n	80148a0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80147d2:	68fb      	ldr	r3, [r7, #12]
 80147d4:	1c5a      	adds	r2, r3, #1
 80147d6:	60fa      	str	r2, [r7, #12]
 80147d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80147dc:	693a      	ldr	r2, [r7, #16]
 80147de:	4413      	add	r3, r2
 80147e0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80147e4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80147e6:	693b      	ldr	r3, [r7, #16]
 80147e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80147ea:	68fb      	ldr	r3, [r7, #12]
 80147ec:	0a5b      	lsrs	r3, r3, #9
 80147ee:	4413      	add	r3, r2
 80147f0:	4619      	mov	r1, r3
 80147f2:	6938      	ldr	r0, [r7, #16]
 80147f4:	f7ff fefe 	bl	80145f4 <move_window>
 80147f8:	4603      	mov	r3, r0
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d152      	bne.n	80148a4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80147fe:	68fb      	ldr	r3, [r7, #12]
 8014800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014804:	693a      	ldr	r2, [r7, #16]
 8014806:	4413      	add	r3, r2
 8014808:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801480c:	021b      	lsls	r3, r3, #8
 801480e:	68ba      	ldr	r2, [r7, #8]
 8014810:	4313      	orrs	r3, r2
 8014812:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8014814:	683b      	ldr	r3, [r7, #0]
 8014816:	f003 0301 	and.w	r3, r3, #1
 801481a:	2b00      	cmp	r3, #0
 801481c:	d002      	beq.n	8014824 <get_fat+0xba>
 801481e:	68bb      	ldr	r3, [r7, #8]
 8014820:	091b      	lsrs	r3, r3, #4
 8014822:	e002      	b.n	801482a <get_fat+0xc0>
 8014824:	68bb      	ldr	r3, [r7, #8]
 8014826:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801482a:	617b      	str	r3, [r7, #20]
			break;
 801482c:	e03f      	b.n	80148ae <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801482e:	693b      	ldr	r3, [r7, #16]
 8014830:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014832:	683b      	ldr	r3, [r7, #0]
 8014834:	0a1b      	lsrs	r3, r3, #8
 8014836:	4413      	add	r3, r2
 8014838:	4619      	mov	r1, r3
 801483a:	6938      	ldr	r0, [r7, #16]
 801483c:	f7ff feda 	bl	80145f4 <move_window>
 8014840:	4603      	mov	r3, r0
 8014842:	2b00      	cmp	r3, #0
 8014844:	d130      	bne.n	80148a8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8014846:	693b      	ldr	r3, [r7, #16]
 8014848:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801484c:	683b      	ldr	r3, [r7, #0]
 801484e:	005b      	lsls	r3, r3, #1
 8014850:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8014854:	4413      	add	r3, r2
 8014856:	4618      	mov	r0, r3
 8014858:	f7ff fc1a 	bl	8014090 <ld_word>
 801485c:	4603      	mov	r3, r0
 801485e:	617b      	str	r3, [r7, #20]
			break;
 8014860:	e025      	b.n	80148ae <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014862:	693b      	ldr	r3, [r7, #16]
 8014864:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014866:	683b      	ldr	r3, [r7, #0]
 8014868:	09db      	lsrs	r3, r3, #7
 801486a:	4413      	add	r3, r2
 801486c:	4619      	mov	r1, r3
 801486e:	6938      	ldr	r0, [r7, #16]
 8014870:	f7ff fec0 	bl	80145f4 <move_window>
 8014874:	4603      	mov	r3, r0
 8014876:	2b00      	cmp	r3, #0
 8014878:	d118      	bne.n	80148ac <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 801487a:	693b      	ldr	r3, [r7, #16]
 801487c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014880:	683b      	ldr	r3, [r7, #0]
 8014882:	009b      	lsls	r3, r3, #2
 8014884:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014888:	4413      	add	r3, r2
 801488a:	4618      	mov	r0, r3
 801488c:	f7ff fc19 	bl	80140c2 <ld_dword>
 8014890:	4603      	mov	r3, r0
 8014892:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8014896:	617b      	str	r3, [r7, #20]
			break;
 8014898:	e009      	b.n	80148ae <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 801489a:	2301      	movs	r3, #1
 801489c:	617b      	str	r3, [r7, #20]
 801489e:	e006      	b.n	80148ae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80148a0:	bf00      	nop
 80148a2:	e004      	b.n	80148ae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80148a4:	bf00      	nop
 80148a6:	e002      	b.n	80148ae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80148a8:	bf00      	nop
 80148aa:	e000      	b.n	80148ae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80148ac:	bf00      	nop
		}
	}

	return val;
 80148ae:	697b      	ldr	r3, [r7, #20]
}
 80148b0:	4618      	mov	r0, r3
 80148b2:	3718      	adds	r7, #24
 80148b4:	46bd      	mov	sp, r7
 80148b6:	bd80      	pop	{r7, pc}

080148b8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80148b8:	b590      	push	{r4, r7, lr}
 80148ba:	b089      	sub	sp, #36	@ 0x24
 80148bc:	af00      	add	r7, sp, #0
 80148be:	60f8      	str	r0, [r7, #12]
 80148c0:	60b9      	str	r1, [r7, #8]
 80148c2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80148c4:	2302      	movs	r3, #2
 80148c6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80148c8:	68bb      	ldr	r3, [r7, #8]
 80148ca:	2b01      	cmp	r3, #1
 80148cc:	f240 80d9 	bls.w	8014a82 <put_fat+0x1ca>
 80148d0:	68fb      	ldr	r3, [r7, #12]
 80148d2:	699b      	ldr	r3, [r3, #24]
 80148d4:	68ba      	ldr	r2, [r7, #8]
 80148d6:	429a      	cmp	r2, r3
 80148d8:	f080 80d3 	bcs.w	8014a82 <put_fat+0x1ca>
		switch (fs->fs_type) {
 80148dc:	68fb      	ldr	r3, [r7, #12]
 80148de:	781b      	ldrb	r3, [r3, #0]
 80148e0:	2b03      	cmp	r3, #3
 80148e2:	f000 8096 	beq.w	8014a12 <put_fat+0x15a>
 80148e6:	2b03      	cmp	r3, #3
 80148e8:	f300 80cb 	bgt.w	8014a82 <put_fat+0x1ca>
 80148ec:	2b01      	cmp	r3, #1
 80148ee:	d002      	beq.n	80148f6 <put_fat+0x3e>
 80148f0:	2b02      	cmp	r3, #2
 80148f2:	d06e      	beq.n	80149d2 <put_fat+0x11a>
 80148f4:	e0c5      	b.n	8014a82 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80148f6:	68bb      	ldr	r3, [r7, #8]
 80148f8:	61bb      	str	r3, [r7, #24]
 80148fa:	69bb      	ldr	r3, [r7, #24]
 80148fc:	085b      	lsrs	r3, r3, #1
 80148fe:	69ba      	ldr	r2, [r7, #24]
 8014900:	4413      	add	r3, r2
 8014902:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014904:	68fb      	ldr	r3, [r7, #12]
 8014906:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014908:	69bb      	ldr	r3, [r7, #24]
 801490a:	0a5b      	lsrs	r3, r3, #9
 801490c:	4413      	add	r3, r2
 801490e:	4619      	mov	r1, r3
 8014910:	68f8      	ldr	r0, [r7, #12]
 8014912:	f7ff fe6f 	bl	80145f4 <move_window>
 8014916:	4603      	mov	r3, r0
 8014918:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801491a:	7ffb      	ldrb	r3, [r7, #31]
 801491c:	2b00      	cmp	r3, #0
 801491e:	f040 80a9 	bne.w	8014a74 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8014922:	68fb      	ldr	r3, [r7, #12]
 8014924:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014928:	69bb      	ldr	r3, [r7, #24]
 801492a:	1c59      	adds	r1, r3, #1
 801492c:	61b9      	str	r1, [r7, #24]
 801492e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014932:	4413      	add	r3, r2
 8014934:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8014936:	68bb      	ldr	r3, [r7, #8]
 8014938:	f003 0301 	and.w	r3, r3, #1
 801493c:	2b00      	cmp	r3, #0
 801493e:	d00d      	beq.n	801495c <put_fat+0xa4>
 8014940:	697b      	ldr	r3, [r7, #20]
 8014942:	781b      	ldrb	r3, [r3, #0]
 8014944:	b25b      	sxtb	r3, r3
 8014946:	f003 030f 	and.w	r3, r3, #15
 801494a:	b25a      	sxtb	r2, r3
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	b25b      	sxtb	r3, r3
 8014950:	011b      	lsls	r3, r3, #4
 8014952:	b25b      	sxtb	r3, r3
 8014954:	4313      	orrs	r3, r2
 8014956:	b25b      	sxtb	r3, r3
 8014958:	b2db      	uxtb	r3, r3
 801495a:	e001      	b.n	8014960 <put_fat+0xa8>
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	b2db      	uxtb	r3, r3
 8014960:	697a      	ldr	r2, [r7, #20]
 8014962:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014964:	68fb      	ldr	r3, [r7, #12]
 8014966:	2201      	movs	r2, #1
 8014968:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801496a:	68fb      	ldr	r3, [r7, #12]
 801496c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801496e:	69bb      	ldr	r3, [r7, #24]
 8014970:	0a5b      	lsrs	r3, r3, #9
 8014972:	4413      	add	r3, r2
 8014974:	4619      	mov	r1, r3
 8014976:	68f8      	ldr	r0, [r7, #12]
 8014978:	f7ff fe3c 	bl	80145f4 <move_window>
 801497c:	4603      	mov	r3, r0
 801497e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014980:	7ffb      	ldrb	r3, [r7, #31]
 8014982:	2b00      	cmp	r3, #0
 8014984:	d178      	bne.n	8014a78 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8014986:	68fb      	ldr	r3, [r7, #12]
 8014988:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801498c:	69bb      	ldr	r3, [r7, #24]
 801498e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014992:	4413      	add	r3, r2
 8014994:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8014996:	68bb      	ldr	r3, [r7, #8]
 8014998:	f003 0301 	and.w	r3, r3, #1
 801499c:	2b00      	cmp	r3, #0
 801499e:	d003      	beq.n	80149a8 <put_fat+0xf0>
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	091b      	lsrs	r3, r3, #4
 80149a4:	b2db      	uxtb	r3, r3
 80149a6:	e00e      	b.n	80149c6 <put_fat+0x10e>
 80149a8:	697b      	ldr	r3, [r7, #20]
 80149aa:	781b      	ldrb	r3, [r3, #0]
 80149ac:	b25b      	sxtb	r3, r3
 80149ae:	f023 030f 	bic.w	r3, r3, #15
 80149b2:	b25a      	sxtb	r2, r3
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	0a1b      	lsrs	r3, r3, #8
 80149b8:	b25b      	sxtb	r3, r3
 80149ba:	f003 030f 	and.w	r3, r3, #15
 80149be:	b25b      	sxtb	r3, r3
 80149c0:	4313      	orrs	r3, r2
 80149c2:	b25b      	sxtb	r3, r3
 80149c4:	b2db      	uxtb	r3, r3
 80149c6:	697a      	ldr	r2, [r7, #20]
 80149c8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80149ca:	68fb      	ldr	r3, [r7, #12]
 80149cc:	2201      	movs	r2, #1
 80149ce:	70da      	strb	r2, [r3, #3]
			break;
 80149d0:	e057      	b.n	8014a82 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80149d2:	68fb      	ldr	r3, [r7, #12]
 80149d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80149d6:	68bb      	ldr	r3, [r7, #8]
 80149d8:	0a1b      	lsrs	r3, r3, #8
 80149da:	4413      	add	r3, r2
 80149dc:	4619      	mov	r1, r3
 80149de:	68f8      	ldr	r0, [r7, #12]
 80149e0:	f7ff fe08 	bl	80145f4 <move_window>
 80149e4:	4603      	mov	r3, r0
 80149e6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80149e8:	7ffb      	ldrb	r3, [r7, #31]
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	d146      	bne.n	8014a7c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80149ee:	68fb      	ldr	r3, [r7, #12]
 80149f0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80149f4:	68bb      	ldr	r3, [r7, #8]
 80149f6:	005b      	lsls	r3, r3, #1
 80149f8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80149fc:	4413      	add	r3, r2
 80149fe:	687a      	ldr	r2, [r7, #4]
 8014a00:	b292      	uxth	r2, r2
 8014a02:	4611      	mov	r1, r2
 8014a04:	4618      	mov	r0, r3
 8014a06:	f7ff fb7f 	bl	8014108 <st_word>
			fs->wflag = 1;
 8014a0a:	68fb      	ldr	r3, [r7, #12]
 8014a0c:	2201      	movs	r2, #1
 8014a0e:	70da      	strb	r2, [r3, #3]
			break;
 8014a10:	e037      	b.n	8014a82 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8014a12:	68fb      	ldr	r3, [r7, #12]
 8014a14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014a16:	68bb      	ldr	r3, [r7, #8]
 8014a18:	09db      	lsrs	r3, r3, #7
 8014a1a:	4413      	add	r3, r2
 8014a1c:	4619      	mov	r1, r3
 8014a1e:	68f8      	ldr	r0, [r7, #12]
 8014a20:	f7ff fde8 	bl	80145f4 <move_window>
 8014a24:	4603      	mov	r3, r0
 8014a26:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014a28:	7ffb      	ldrb	r3, [r7, #31]
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d128      	bne.n	8014a80 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8014a34:	68fb      	ldr	r3, [r7, #12]
 8014a36:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014a3a:	68bb      	ldr	r3, [r7, #8]
 8014a3c:	009b      	lsls	r3, r3, #2
 8014a3e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014a42:	4413      	add	r3, r2
 8014a44:	4618      	mov	r0, r3
 8014a46:	f7ff fb3c 	bl	80140c2 <ld_dword>
 8014a4a:	4603      	mov	r3, r0
 8014a4c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8014a50:	4323      	orrs	r3, r4
 8014a52:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8014a54:	68fb      	ldr	r3, [r7, #12]
 8014a56:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014a5a:	68bb      	ldr	r3, [r7, #8]
 8014a5c:	009b      	lsls	r3, r3, #2
 8014a5e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014a62:	4413      	add	r3, r2
 8014a64:	6879      	ldr	r1, [r7, #4]
 8014a66:	4618      	mov	r0, r3
 8014a68:	f7ff fb69 	bl	801413e <st_dword>
			fs->wflag = 1;
 8014a6c:	68fb      	ldr	r3, [r7, #12]
 8014a6e:	2201      	movs	r2, #1
 8014a70:	70da      	strb	r2, [r3, #3]
			break;
 8014a72:	e006      	b.n	8014a82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014a74:	bf00      	nop
 8014a76:	e004      	b.n	8014a82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014a78:	bf00      	nop
 8014a7a:	e002      	b.n	8014a82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014a7c:	bf00      	nop
 8014a7e:	e000      	b.n	8014a82 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014a80:	bf00      	nop
		}
	}
	return res;
 8014a82:	7ffb      	ldrb	r3, [r7, #31]
}
 8014a84:	4618      	mov	r0, r3
 8014a86:	3724      	adds	r7, #36	@ 0x24
 8014a88:	46bd      	mov	sp, r7
 8014a8a:	bd90      	pop	{r4, r7, pc}

08014a8c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8014a8c:	b580      	push	{r7, lr}
 8014a8e:	b088      	sub	sp, #32
 8014a90:	af00      	add	r7, sp, #0
 8014a92:	60f8      	str	r0, [r7, #12]
 8014a94:	60b9      	str	r1, [r7, #8]
 8014a96:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8014a98:	2300      	movs	r3, #0
 8014a9a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8014a9c:	68fb      	ldr	r3, [r7, #12]
 8014a9e:	681b      	ldr	r3, [r3, #0]
 8014aa0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8014aa2:	68bb      	ldr	r3, [r7, #8]
 8014aa4:	2b01      	cmp	r3, #1
 8014aa6:	d904      	bls.n	8014ab2 <remove_chain+0x26>
 8014aa8:	69bb      	ldr	r3, [r7, #24]
 8014aaa:	699b      	ldr	r3, [r3, #24]
 8014aac:	68ba      	ldr	r2, [r7, #8]
 8014aae:	429a      	cmp	r2, r3
 8014ab0:	d301      	bcc.n	8014ab6 <remove_chain+0x2a>
 8014ab2:	2302      	movs	r3, #2
 8014ab4:	e04b      	b.n	8014b4e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d00c      	beq.n	8014ad6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8014abc:	f04f 32ff 	mov.w	r2, #4294967295
 8014ac0:	6879      	ldr	r1, [r7, #4]
 8014ac2:	69b8      	ldr	r0, [r7, #24]
 8014ac4:	f7ff fef8 	bl	80148b8 <put_fat>
 8014ac8:	4603      	mov	r3, r0
 8014aca:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8014acc:	7ffb      	ldrb	r3, [r7, #31]
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d001      	beq.n	8014ad6 <remove_chain+0x4a>
 8014ad2:	7ffb      	ldrb	r3, [r7, #31]
 8014ad4:	e03b      	b.n	8014b4e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8014ad6:	68b9      	ldr	r1, [r7, #8]
 8014ad8:	68f8      	ldr	r0, [r7, #12]
 8014ada:	f7ff fe46 	bl	801476a <get_fat>
 8014ade:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8014ae0:	697b      	ldr	r3, [r7, #20]
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	d031      	beq.n	8014b4a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8014ae6:	697b      	ldr	r3, [r7, #20]
 8014ae8:	2b01      	cmp	r3, #1
 8014aea:	d101      	bne.n	8014af0 <remove_chain+0x64>
 8014aec:	2302      	movs	r3, #2
 8014aee:	e02e      	b.n	8014b4e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8014af0:	697b      	ldr	r3, [r7, #20]
 8014af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014af6:	d101      	bne.n	8014afc <remove_chain+0x70>
 8014af8:	2301      	movs	r3, #1
 8014afa:	e028      	b.n	8014b4e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8014afc:	2200      	movs	r2, #0
 8014afe:	68b9      	ldr	r1, [r7, #8]
 8014b00:	69b8      	ldr	r0, [r7, #24]
 8014b02:	f7ff fed9 	bl	80148b8 <put_fat>
 8014b06:	4603      	mov	r3, r0
 8014b08:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8014b0a:	7ffb      	ldrb	r3, [r7, #31]
 8014b0c:	2b00      	cmp	r3, #0
 8014b0e:	d001      	beq.n	8014b14 <remove_chain+0x88>
 8014b10:	7ffb      	ldrb	r3, [r7, #31]
 8014b12:	e01c      	b.n	8014b4e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8014b14:	69bb      	ldr	r3, [r7, #24]
 8014b16:	695a      	ldr	r2, [r3, #20]
 8014b18:	69bb      	ldr	r3, [r7, #24]
 8014b1a:	699b      	ldr	r3, [r3, #24]
 8014b1c:	3b02      	subs	r3, #2
 8014b1e:	429a      	cmp	r2, r3
 8014b20:	d20b      	bcs.n	8014b3a <remove_chain+0xae>
			fs->free_clst++;
 8014b22:	69bb      	ldr	r3, [r7, #24]
 8014b24:	695b      	ldr	r3, [r3, #20]
 8014b26:	1c5a      	adds	r2, r3, #1
 8014b28:	69bb      	ldr	r3, [r7, #24]
 8014b2a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8014b2c:	69bb      	ldr	r3, [r7, #24]
 8014b2e:	791b      	ldrb	r3, [r3, #4]
 8014b30:	f043 0301 	orr.w	r3, r3, #1
 8014b34:	b2da      	uxtb	r2, r3
 8014b36:	69bb      	ldr	r3, [r7, #24]
 8014b38:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8014b3a:	697b      	ldr	r3, [r7, #20]
 8014b3c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8014b3e:	69bb      	ldr	r3, [r7, #24]
 8014b40:	699b      	ldr	r3, [r3, #24]
 8014b42:	68ba      	ldr	r2, [r7, #8]
 8014b44:	429a      	cmp	r2, r3
 8014b46:	d3c6      	bcc.n	8014ad6 <remove_chain+0x4a>
 8014b48:	e000      	b.n	8014b4c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8014b4a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8014b4c:	2300      	movs	r3, #0
}
 8014b4e:	4618      	mov	r0, r3
 8014b50:	3720      	adds	r7, #32
 8014b52:	46bd      	mov	sp, r7
 8014b54:	bd80      	pop	{r7, pc}

08014b56 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8014b56:	b580      	push	{r7, lr}
 8014b58:	b088      	sub	sp, #32
 8014b5a:	af00      	add	r7, sp, #0
 8014b5c:	6078      	str	r0, [r7, #4]
 8014b5e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	681b      	ldr	r3, [r3, #0]
 8014b64:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8014b66:	683b      	ldr	r3, [r7, #0]
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	d10d      	bne.n	8014b88 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8014b6c:	693b      	ldr	r3, [r7, #16]
 8014b6e:	691b      	ldr	r3, [r3, #16]
 8014b70:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8014b72:	69bb      	ldr	r3, [r7, #24]
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d004      	beq.n	8014b82 <create_chain+0x2c>
 8014b78:	693b      	ldr	r3, [r7, #16]
 8014b7a:	699b      	ldr	r3, [r3, #24]
 8014b7c:	69ba      	ldr	r2, [r7, #24]
 8014b7e:	429a      	cmp	r2, r3
 8014b80:	d31b      	bcc.n	8014bba <create_chain+0x64>
 8014b82:	2301      	movs	r3, #1
 8014b84:	61bb      	str	r3, [r7, #24]
 8014b86:	e018      	b.n	8014bba <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8014b88:	6839      	ldr	r1, [r7, #0]
 8014b8a:	6878      	ldr	r0, [r7, #4]
 8014b8c:	f7ff fded 	bl	801476a <get_fat>
 8014b90:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8014b92:	68fb      	ldr	r3, [r7, #12]
 8014b94:	2b01      	cmp	r3, #1
 8014b96:	d801      	bhi.n	8014b9c <create_chain+0x46>
 8014b98:	2301      	movs	r3, #1
 8014b9a:	e070      	b.n	8014c7e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8014b9c:	68fb      	ldr	r3, [r7, #12]
 8014b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014ba2:	d101      	bne.n	8014ba8 <create_chain+0x52>
 8014ba4:	68fb      	ldr	r3, [r7, #12]
 8014ba6:	e06a      	b.n	8014c7e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8014ba8:	693b      	ldr	r3, [r7, #16]
 8014baa:	699b      	ldr	r3, [r3, #24]
 8014bac:	68fa      	ldr	r2, [r7, #12]
 8014bae:	429a      	cmp	r2, r3
 8014bb0:	d201      	bcs.n	8014bb6 <create_chain+0x60>
 8014bb2:	68fb      	ldr	r3, [r7, #12]
 8014bb4:	e063      	b.n	8014c7e <create_chain+0x128>
		scl = clst;
 8014bb6:	683b      	ldr	r3, [r7, #0]
 8014bb8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8014bba:	69bb      	ldr	r3, [r7, #24]
 8014bbc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8014bbe:	69fb      	ldr	r3, [r7, #28]
 8014bc0:	3301      	adds	r3, #1
 8014bc2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8014bc4:	693b      	ldr	r3, [r7, #16]
 8014bc6:	699b      	ldr	r3, [r3, #24]
 8014bc8:	69fa      	ldr	r2, [r7, #28]
 8014bca:	429a      	cmp	r2, r3
 8014bcc:	d307      	bcc.n	8014bde <create_chain+0x88>
				ncl = 2;
 8014bce:	2302      	movs	r3, #2
 8014bd0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8014bd2:	69fa      	ldr	r2, [r7, #28]
 8014bd4:	69bb      	ldr	r3, [r7, #24]
 8014bd6:	429a      	cmp	r2, r3
 8014bd8:	d901      	bls.n	8014bde <create_chain+0x88>
 8014bda:	2300      	movs	r3, #0
 8014bdc:	e04f      	b.n	8014c7e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8014bde:	69f9      	ldr	r1, [r7, #28]
 8014be0:	6878      	ldr	r0, [r7, #4]
 8014be2:	f7ff fdc2 	bl	801476a <get_fat>
 8014be6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8014be8:	68fb      	ldr	r3, [r7, #12]
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d00e      	beq.n	8014c0c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8014bee:	68fb      	ldr	r3, [r7, #12]
 8014bf0:	2b01      	cmp	r3, #1
 8014bf2:	d003      	beq.n	8014bfc <create_chain+0xa6>
 8014bf4:	68fb      	ldr	r3, [r7, #12]
 8014bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014bfa:	d101      	bne.n	8014c00 <create_chain+0xaa>
 8014bfc:	68fb      	ldr	r3, [r7, #12]
 8014bfe:	e03e      	b.n	8014c7e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8014c00:	69fa      	ldr	r2, [r7, #28]
 8014c02:	69bb      	ldr	r3, [r7, #24]
 8014c04:	429a      	cmp	r2, r3
 8014c06:	d1da      	bne.n	8014bbe <create_chain+0x68>
 8014c08:	2300      	movs	r3, #0
 8014c0a:	e038      	b.n	8014c7e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8014c0c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8014c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8014c12:	69f9      	ldr	r1, [r7, #28]
 8014c14:	6938      	ldr	r0, [r7, #16]
 8014c16:	f7ff fe4f 	bl	80148b8 <put_fat>
 8014c1a:	4603      	mov	r3, r0
 8014c1c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8014c1e:	7dfb      	ldrb	r3, [r7, #23]
 8014c20:	2b00      	cmp	r3, #0
 8014c22:	d109      	bne.n	8014c38 <create_chain+0xe2>
 8014c24:	683b      	ldr	r3, [r7, #0]
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d006      	beq.n	8014c38 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8014c2a:	69fa      	ldr	r2, [r7, #28]
 8014c2c:	6839      	ldr	r1, [r7, #0]
 8014c2e:	6938      	ldr	r0, [r7, #16]
 8014c30:	f7ff fe42 	bl	80148b8 <put_fat>
 8014c34:	4603      	mov	r3, r0
 8014c36:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8014c38:	7dfb      	ldrb	r3, [r7, #23]
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d116      	bne.n	8014c6c <create_chain+0x116>
		fs->last_clst = ncl;
 8014c3e:	693b      	ldr	r3, [r7, #16]
 8014c40:	69fa      	ldr	r2, [r7, #28]
 8014c42:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8014c44:	693b      	ldr	r3, [r7, #16]
 8014c46:	695a      	ldr	r2, [r3, #20]
 8014c48:	693b      	ldr	r3, [r7, #16]
 8014c4a:	699b      	ldr	r3, [r3, #24]
 8014c4c:	3b02      	subs	r3, #2
 8014c4e:	429a      	cmp	r2, r3
 8014c50:	d804      	bhi.n	8014c5c <create_chain+0x106>
 8014c52:	693b      	ldr	r3, [r7, #16]
 8014c54:	695b      	ldr	r3, [r3, #20]
 8014c56:	1e5a      	subs	r2, r3, #1
 8014c58:	693b      	ldr	r3, [r7, #16]
 8014c5a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8014c5c:	693b      	ldr	r3, [r7, #16]
 8014c5e:	791b      	ldrb	r3, [r3, #4]
 8014c60:	f043 0301 	orr.w	r3, r3, #1
 8014c64:	b2da      	uxtb	r2, r3
 8014c66:	693b      	ldr	r3, [r7, #16]
 8014c68:	711a      	strb	r2, [r3, #4]
 8014c6a:	e007      	b.n	8014c7c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8014c6c:	7dfb      	ldrb	r3, [r7, #23]
 8014c6e:	2b01      	cmp	r3, #1
 8014c70:	d102      	bne.n	8014c78 <create_chain+0x122>
 8014c72:	f04f 33ff 	mov.w	r3, #4294967295
 8014c76:	e000      	b.n	8014c7a <create_chain+0x124>
 8014c78:	2301      	movs	r3, #1
 8014c7a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8014c7c:	69fb      	ldr	r3, [r7, #28]
}
 8014c7e:	4618      	mov	r0, r3
 8014c80:	3720      	adds	r7, #32
 8014c82:	46bd      	mov	sp, r7
 8014c84:	bd80      	pop	{r7, pc}

08014c86 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8014c86:	b480      	push	{r7}
 8014c88:	b087      	sub	sp, #28
 8014c8a:	af00      	add	r7, sp, #0
 8014c8c:	6078      	str	r0, [r7, #4]
 8014c8e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	681b      	ldr	r3, [r3, #0]
 8014c94:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c9a:	3304      	adds	r3, #4
 8014c9c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8014c9e:	683b      	ldr	r3, [r7, #0]
 8014ca0:	0a5b      	lsrs	r3, r3, #9
 8014ca2:	68fa      	ldr	r2, [r7, #12]
 8014ca4:	8952      	ldrh	r2, [r2, #10]
 8014ca6:	fbb3 f3f2 	udiv	r3, r3, r2
 8014caa:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014cac:	693b      	ldr	r3, [r7, #16]
 8014cae:	1d1a      	adds	r2, r3, #4
 8014cb0:	613a      	str	r2, [r7, #16]
 8014cb2:	681b      	ldr	r3, [r3, #0]
 8014cb4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8014cb6:	68bb      	ldr	r3, [r7, #8]
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d101      	bne.n	8014cc0 <clmt_clust+0x3a>
 8014cbc:	2300      	movs	r3, #0
 8014cbe:	e010      	b.n	8014ce2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8014cc0:	697a      	ldr	r2, [r7, #20]
 8014cc2:	68bb      	ldr	r3, [r7, #8]
 8014cc4:	429a      	cmp	r2, r3
 8014cc6:	d307      	bcc.n	8014cd8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8014cc8:	697a      	ldr	r2, [r7, #20]
 8014cca:	68bb      	ldr	r3, [r7, #8]
 8014ccc:	1ad3      	subs	r3, r2, r3
 8014cce:	617b      	str	r3, [r7, #20]
 8014cd0:	693b      	ldr	r3, [r7, #16]
 8014cd2:	3304      	adds	r3, #4
 8014cd4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014cd6:	e7e9      	b.n	8014cac <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8014cd8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8014cda:	693b      	ldr	r3, [r7, #16]
 8014cdc:	681a      	ldr	r2, [r3, #0]
 8014cde:	697b      	ldr	r3, [r7, #20]
 8014ce0:	4413      	add	r3, r2
}
 8014ce2:	4618      	mov	r0, r3
 8014ce4:	371c      	adds	r7, #28
 8014ce6:	46bd      	mov	sp, r7
 8014ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cec:	4770      	bx	lr

08014cee <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8014cee:	b580      	push	{r7, lr}
 8014cf0:	b086      	sub	sp, #24
 8014cf2:	af00      	add	r7, sp, #0
 8014cf4:	6078      	str	r0, [r7, #4]
 8014cf6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	681b      	ldr	r3, [r3, #0]
 8014cfc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8014cfe:	683b      	ldr	r3, [r7, #0]
 8014d00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014d04:	d204      	bcs.n	8014d10 <dir_sdi+0x22>
 8014d06:	683b      	ldr	r3, [r7, #0]
 8014d08:	f003 031f 	and.w	r3, r3, #31
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	d001      	beq.n	8014d14 <dir_sdi+0x26>
		return FR_INT_ERR;
 8014d10:	2302      	movs	r3, #2
 8014d12:	e063      	b.n	8014ddc <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	683a      	ldr	r2, [r7, #0]
 8014d18:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8014d1a:	687b      	ldr	r3, [r7, #4]
 8014d1c:	689b      	ldr	r3, [r3, #8]
 8014d1e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8014d20:	697b      	ldr	r3, [r7, #20]
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	d106      	bne.n	8014d34 <dir_sdi+0x46>
 8014d26:	693b      	ldr	r3, [r7, #16]
 8014d28:	781b      	ldrb	r3, [r3, #0]
 8014d2a:	2b02      	cmp	r3, #2
 8014d2c:	d902      	bls.n	8014d34 <dir_sdi+0x46>
		clst = fs->dirbase;
 8014d2e:	693b      	ldr	r3, [r7, #16]
 8014d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014d32:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8014d34:	697b      	ldr	r3, [r7, #20]
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d10c      	bne.n	8014d54 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8014d3a:	683b      	ldr	r3, [r7, #0]
 8014d3c:	095b      	lsrs	r3, r3, #5
 8014d3e:	693a      	ldr	r2, [r7, #16]
 8014d40:	8912      	ldrh	r2, [r2, #8]
 8014d42:	4293      	cmp	r3, r2
 8014d44:	d301      	bcc.n	8014d4a <dir_sdi+0x5c>
 8014d46:	2302      	movs	r3, #2
 8014d48:	e048      	b.n	8014ddc <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8014d4a:	693b      	ldr	r3, [r7, #16]
 8014d4c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014d4e:	687b      	ldr	r3, [r7, #4]
 8014d50:	61da      	str	r2, [r3, #28]
 8014d52:	e029      	b.n	8014da8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8014d54:	693b      	ldr	r3, [r7, #16]
 8014d56:	895b      	ldrh	r3, [r3, #10]
 8014d58:	025b      	lsls	r3, r3, #9
 8014d5a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014d5c:	e019      	b.n	8014d92 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	6979      	ldr	r1, [r7, #20]
 8014d62:	4618      	mov	r0, r3
 8014d64:	f7ff fd01 	bl	801476a <get_fat>
 8014d68:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014d6a:	697b      	ldr	r3, [r7, #20]
 8014d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d70:	d101      	bne.n	8014d76 <dir_sdi+0x88>
 8014d72:	2301      	movs	r3, #1
 8014d74:	e032      	b.n	8014ddc <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8014d76:	697b      	ldr	r3, [r7, #20]
 8014d78:	2b01      	cmp	r3, #1
 8014d7a:	d904      	bls.n	8014d86 <dir_sdi+0x98>
 8014d7c:	693b      	ldr	r3, [r7, #16]
 8014d7e:	699b      	ldr	r3, [r3, #24]
 8014d80:	697a      	ldr	r2, [r7, #20]
 8014d82:	429a      	cmp	r2, r3
 8014d84:	d301      	bcc.n	8014d8a <dir_sdi+0x9c>
 8014d86:	2302      	movs	r3, #2
 8014d88:	e028      	b.n	8014ddc <dir_sdi+0xee>
			ofs -= csz;
 8014d8a:	683a      	ldr	r2, [r7, #0]
 8014d8c:	68fb      	ldr	r3, [r7, #12]
 8014d8e:	1ad3      	subs	r3, r2, r3
 8014d90:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014d92:	683a      	ldr	r2, [r7, #0]
 8014d94:	68fb      	ldr	r3, [r7, #12]
 8014d96:	429a      	cmp	r2, r3
 8014d98:	d2e1      	bcs.n	8014d5e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8014d9a:	6979      	ldr	r1, [r7, #20]
 8014d9c:	6938      	ldr	r0, [r7, #16]
 8014d9e:	f7ff fcc5 	bl	801472c <clust2sect>
 8014da2:	4602      	mov	r2, r0
 8014da4:	687b      	ldr	r3, [r7, #4]
 8014da6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	697a      	ldr	r2, [r7, #20]
 8014dac:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	69db      	ldr	r3, [r3, #28]
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d101      	bne.n	8014dba <dir_sdi+0xcc>
 8014db6:	2302      	movs	r3, #2
 8014db8:	e010      	b.n	8014ddc <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	69da      	ldr	r2, [r3, #28]
 8014dbe:	683b      	ldr	r3, [r7, #0]
 8014dc0:	0a5b      	lsrs	r3, r3, #9
 8014dc2:	441a      	add	r2, r3
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8014dc8:	693b      	ldr	r3, [r7, #16]
 8014dca:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014dce:	683b      	ldr	r3, [r7, #0]
 8014dd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014dd4:	441a      	add	r2, r3
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014dda:	2300      	movs	r3, #0
}
 8014ddc:	4618      	mov	r0, r3
 8014dde:	3718      	adds	r7, #24
 8014de0:	46bd      	mov	sp, r7
 8014de2:	bd80      	pop	{r7, pc}

08014de4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8014de4:	b580      	push	{r7, lr}
 8014de6:	b086      	sub	sp, #24
 8014de8:	af00      	add	r7, sp, #0
 8014dea:	6078      	str	r0, [r7, #4]
 8014dec:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8014dee:	687b      	ldr	r3, [r7, #4]
 8014df0:	681b      	ldr	r3, [r3, #0]
 8014df2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	695b      	ldr	r3, [r3, #20]
 8014df8:	3320      	adds	r3, #32
 8014dfa:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8014dfc:	687b      	ldr	r3, [r7, #4]
 8014dfe:	69db      	ldr	r3, [r3, #28]
 8014e00:	2b00      	cmp	r3, #0
 8014e02:	d003      	beq.n	8014e0c <dir_next+0x28>
 8014e04:	68bb      	ldr	r3, [r7, #8]
 8014e06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014e0a:	d301      	bcc.n	8014e10 <dir_next+0x2c>
 8014e0c:	2304      	movs	r3, #4
 8014e0e:	e0aa      	b.n	8014f66 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8014e10:	68bb      	ldr	r3, [r7, #8]
 8014e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	f040 8098 	bne.w	8014f4c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	69db      	ldr	r3, [r3, #28]
 8014e20:	1c5a      	adds	r2, r3, #1
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8014e26:	687b      	ldr	r3, [r7, #4]
 8014e28:	699b      	ldr	r3, [r3, #24]
 8014e2a:	2b00      	cmp	r3, #0
 8014e2c:	d10b      	bne.n	8014e46 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8014e2e:	68bb      	ldr	r3, [r7, #8]
 8014e30:	095b      	lsrs	r3, r3, #5
 8014e32:	68fa      	ldr	r2, [r7, #12]
 8014e34:	8912      	ldrh	r2, [r2, #8]
 8014e36:	4293      	cmp	r3, r2
 8014e38:	f0c0 8088 	bcc.w	8014f4c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	2200      	movs	r2, #0
 8014e40:	61da      	str	r2, [r3, #28]
 8014e42:	2304      	movs	r3, #4
 8014e44:	e08f      	b.n	8014f66 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8014e46:	68bb      	ldr	r3, [r7, #8]
 8014e48:	0a5b      	lsrs	r3, r3, #9
 8014e4a:	68fa      	ldr	r2, [r7, #12]
 8014e4c:	8952      	ldrh	r2, [r2, #10]
 8014e4e:	3a01      	subs	r2, #1
 8014e50:	4013      	ands	r3, r2
 8014e52:	2b00      	cmp	r3, #0
 8014e54:	d17a      	bne.n	8014f4c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8014e56:	687a      	ldr	r2, [r7, #4]
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	699b      	ldr	r3, [r3, #24]
 8014e5c:	4619      	mov	r1, r3
 8014e5e:	4610      	mov	r0, r2
 8014e60:	f7ff fc83 	bl	801476a <get_fat>
 8014e64:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8014e66:	697b      	ldr	r3, [r7, #20]
 8014e68:	2b01      	cmp	r3, #1
 8014e6a:	d801      	bhi.n	8014e70 <dir_next+0x8c>
 8014e6c:	2302      	movs	r3, #2
 8014e6e:	e07a      	b.n	8014f66 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8014e70:	697b      	ldr	r3, [r7, #20]
 8014e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e76:	d101      	bne.n	8014e7c <dir_next+0x98>
 8014e78:	2301      	movs	r3, #1
 8014e7a:	e074      	b.n	8014f66 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8014e7c:	68fb      	ldr	r3, [r7, #12]
 8014e7e:	699b      	ldr	r3, [r3, #24]
 8014e80:	697a      	ldr	r2, [r7, #20]
 8014e82:	429a      	cmp	r2, r3
 8014e84:	d358      	bcc.n	8014f38 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8014e86:	683b      	ldr	r3, [r7, #0]
 8014e88:	2b00      	cmp	r3, #0
 8014e8a:	d104      	bne.n	8014e96 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	2200      	movs	r2, #0
 8014e90:	61da      	str	r2, [r3, #28]
 8014e92:	2304      	movs	r3, #4
 8014e94:	e067      	b.n	8014f66 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8014e96:	687a      	ldr	r2, [r7, #4]
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	699b      	ldr	r3, [r3, #24]
 8014e9c:	4619      	mov	r1, r3
 8014e9e:	4610      	mov	r0, r2
 8014ea0:	f7ff fe59 	bl	8014b56 <create_chain>
 8014ea4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8014ea6:	697b      	ldr	r3, [r7, #20]
 8014ea8:	2b00      	cmp	r3, #0
 8014eaa:	d101      	bne.n	8014eb0 <dir_next+0xcc>
 8014eac:	2307      	movs	r3, #7
 8014eae:	e05a      	b.n	8014f66 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8014eb0:	697b      	ldr	r3, [r7, #20]
 8014eb2:	2b01      	cmp	r3, #1
 8014eb4:	d101      	bne.n	8014eba <dir_next+0xd6>
 8014eb6:	2302      	movs	r3, #2
 8014eb8:	e055      	b.n	8014f66 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014eba:	697b      	ldr	r3, [r7, #20]
 8014ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014ec0:	d101      	bne.n	8014ec6 <dir_next+0xe2>
 8014ec2:	2301      	movs	r3, #1
 8014ec4:	e04f      	b.n	8014f66 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8014ec6:	68f8      	ldr	r0, [r7, #12]
 8014ec8:	f7ff fb50 	bl	801456c <sync_window>
 8014ecc:	4603      	mov	r3, r0
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d001      	beq.n	8014ed6 <dir_next+0xf2>
 8014ed2:	2301      	movs	r3, #1
 8014ed4:	e047      	b.n	8014f66 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8014ed6:	68fb      	ldr	r3, [r7, #12]
 8014ed8:	3334      	adds	r3, #52	@ 0x34
 8014eda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014ede:	2100      	movs	r1, #0
 8014ee0:	4618      	mov	r0, r3
 8014ee2:	f7ff f979 	bl	80141d8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014ee6:	2300      	movs	r3, #0
 8014ee8:	613b      	str	r3, [r7, #16]
 8014eea:	6979      	ldr	r1, [r7, #20]
 8014eec:	68f8      	ldr	r0, [r7, #12]
 8014eee:	f7ff fc1d 	bl	801472c <clust2sect>
 8014ef2:	4602      	mov	r2, r0
 8014ef4:	68fb      	ldr	r3, [r7, #12]
 8014ef6:	631a      	str	r2, [r3, #48]	@ 0x30
 8014ef8:	e012      	b.n	8014f20 <dir_next+0x13c>
						fs->wflag = 1;
 8014efa:	68fb      	ldr	r3, [r7, #12]
 8014efc:	2201      	movs	r2, #1
 8014efe:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8014f00:	68f8      	ldr	r0, [r7, #12]
 8014f02:	f7ff fb33 	bl	801456c <sync_window>
 8014f06:	4603      	mov	r3, r0
 8014f08:	2b00      	cmp	r3, #0
 8014f0a:	d001      	beq.n	8014f10 <dir_next+0x12c>
 8014f0c:	2301      	movs	r3, #1
 8014f0e:	e02a      	b.n	8014f66 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014f10:	693b      	ldr	r3, [r7, #16]
 8014f12:	3301      	adds	r3, #1
 8014f14:	613b      	str	r3, [r7, #16]
 8014f16:	68fb      	ldr	r3, [r7, #12]
 8014f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014f1a:	1c5a      	adds	r2, r3, #1
 8014f1c:	68fb      	ldr	r3, [r7, #12]
 8014f1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8014f20:	68fb      	ldr	r3, [r7, #12]
 8014f22:	895b      	ldrh	r3, [r3, #10]
 8014f24:	461a      	mov	r2, r3
 8014f26:	693b      	ldr	r3, [r7, #16]
 8014f28:	4293      	cmp	r3, r2
 8014f2a:	d3e6      	bcc.n	8014efa <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8014f2c:	68fb      	ldr	r3, [r7, #12]
 8014f2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014f30:	693b      	ldr	r3, [r7, #16]
 8014f32:	1ad2      	subs	r2, r2, r3
 8014f34:	68fb      	ldr	r3, [r7, #12]
 8014f36:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	697a      	ldr	r2, [r7, #20]
 8014f3c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8014f3e:	6979      	ldr	r1, [r7, #20]
 8014f40:	68f8      	ldr	r0, [r7, #12]
 8014f42:	f7ff fbf3 	bl	801472c <clust2sect>
 8014f46:	4602      	mov	r2, r0
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	68ba      	ldr	r2, [r7, #8]
 8014f50:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8014f52:	68fb      	ldr	r3, [r7, #12]
 8014f54:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014f58:	68bb      	ldr	r3, [r7, #8]
 8014f5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014f5e:	441a      	add	r2, r3
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014f64:	2300      	movs	r3, #0
}
 8014f66:	4618      	mov	r0, r3
 8014f68:	3718      	adds	r7, #24
 8014f6a:	46bd      	mov	sp, r7
 8014f6c:	bd80      	pop	{r7, pc}

08014f6e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8014f6e:	b580      	push	{r7, lr}
 8014f70:	b086      	sub	sp, #24
 8014f72:	af00      	add	r7, sp, #0
 8014f74:	6078      	str	r0, [r7, #4]
 8014f76:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	681b      	ldr	r3, [r3, #0]
 8014f7c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8014f7e:	2100      	movs	r1, #0
 8014f80:	6878      	ldr	r0, [r7, #4]
 8014f82:	f7ff feb4 	bl	8014cee <dir_sdi>
 8014f86:	4603      	mov	r3, r0
 8014f88:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014f8a:	7dfb      	ldrb	r3, [r7, #23]
 8014f8c:	2b00      	cmp	r3, #0
 8014f8e:	d12b      	bne.n	8014fe8 <dir_alloc+0x7a>
		n = 0;
 8014f90:	2300      	movs	r3, #0
 8014f92:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	69db      	ldr	r3, [r3, #28]
 8014f98:	4619      	mov	r1, r3
 8014f9a:	68f8      	ldr	r0, [r7, #12]
 8014f9c:	f7ff fb2a 	bl	80145f4 <move_window>
 8014fa0:	4603      	mov	r3, r0
 8014fa2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8014fa4:	7dfb      	ldrb	r3, [r7, #23]
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	d11d      	bne.n	8014fe6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	6a1b      	ldr	r3, [r3, #32]
 8014fae:	781b      	ldrb	r3, [r3, #0]
 8014fb0:	2be5      	cmp	r3, #229	@ 0xe5
 8014fb2:	d004      	beq.n	8014fbe <dir_alloc+0x50>
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	6a1b      	ldr	r3, [r3, #32]
 8014fb8:	781b      	ldrb	r3, [r3, #0]
 8014fba:	2b00      	cmp	r3, #0
 8014fbc:	d107      	bne.n	8014fce <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8014fbe:	693b      	ldr	r3, [r7, #16]
 8014fc0:	3301      	adds	r3, #1
 8014fc2:	613b      	str	r3, [r7, #16]
 8014fc4:	693a      	ldr	r2, [r7, #16]
 8014fc6:	683b      	ldr	r3, [r7, #0]
 8014fc8:	429a      	cmp	r2, r3
 8014fca:	d102      	bne.n	8014fd2 <dir_alloc+0x64>
 8014fcc:	e00c      	b.n	8014fe8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8014fce:	2300      	movs	r3, #0
 8014fd0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8014fd2:	2101      	movs	r1, #1
 8014fd4:	6878      	ldr	r0, [r7, #4]
 8014fd6:	f7ff ff05 	bl	8014de4 <dir_next>
 8014fda:	4603      	mov	r3, r0
 8014fdc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8014fde:	7dfb      	ldrb	r3, [r7, #23]
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	d0d7      	beq.n	8014f94 <dir_alloc+0x26>
 8014fe4:	e000      	b.n	8014fe8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8014fe6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8014fe8:	7dfb      	ldrb	r3, [r7, #23]
 8014fea:	2b04      	cmp	r3, #4
 8014fec:	d101      	bne.n	8014ff2 <dir_alloc+0x84>
 8014fee:	2307      	movs	r3, #7
 8014ff0:	75fb      	strb	r3, [r7, #23]
	return res;
 8014ff2:	7dfb      	ldrb	r3, [r7, #23]
}
 8014ff4:	4618      	mov	r0, r3
 8014ff6:	3718      	adds	r7, #24
 8014ff8:	46bd      	mov	sp, r7
 8014ffa:	bd80      	pop	{r7, pc}

08014ffc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8014ffc:	b580      	push	{r7, lr}
 8014ffe:	b084      	sub	sp, #16
 8015000:	af00      	add	r7, sp, #0
 8015002:	6078      	str	r0, [r7, #4]
 8015004:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8015006:	683b      	ldr	r3, [r7, #0]
 8015008:	331a      	adds	r3, #26
 801500a:	4618      	mov	r0, r3
 801500c:	f7ff f840 	bl	8014090 <ld_word>
 8015010:	4603      	mov	r3, r0
 8015012:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	781b      	ldrb	r3, [r3, #0]
 8015018:	2b03      	cmp	r3, #3
 801501a:	d109      	bne.n	8015030 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801501c:	683b      	ldr	r3, [r7, #0]
 801501e:	3314      	adds	r3, #20
 8015020:	4618      	mov	r0, r3
 8015022:	f7ff f835 	bl	8014090 <ld_word>
 8015026:	4603      	mov	r3, r0
 8015028:	041b      	lsls	r3, r3, #16
 801502a:	68fa      	ldr	r2, [r7, #12]
 801502c:	4313      	orrs	r3, r2
 801502e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8015030:	68fb      	ldr	r3, [r7, #12]
}
 8015032:	4618      	mov	r0, r3
 8015034:	3710      	adds	r7, #16
 8015036:	46bd      	mov	sp, r7
 8015038:	bd80      	pop	{r7, pc}

0801503a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801503a:	b580      	push	{r7, lr}
 801503c:	b084      	sub	sp, #16
 801503e:	af00      	add	r7, sp, #0
 8015040:	60f8      	str	r0, [r7, #12]
 8015042:	60b9      	str	r1, [r7, #8]
 8015044:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8015046:	68bb      	ldr	r3, [r7, #8]
 8015048:	331a      	adds	r3, #26
 801504a:	687a      	ldr	r2, [r7, #4]
 801504c:	b292      	uxth	r2, r2
 801504e:	4611      	mov	r1, r2
 8015050:	4618      	mov	r0, r3
 8015052:	f7ff f859 	bl	8014108 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8015056:	68fb      	ldr	r3, [r7, #12]
 8015058:	781b      	ldrb	r3, [r3, #0]
 801505a:	2b03      	cmp	r3, #3
 801505c:	d109      	bne.n	8015072 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801505e:	68bb      	ldr	r3, [r7, #8]
 8015060:	f103 0214 	add.w	r2, r3, #20
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	0c1b      	lsrs	r3, r3, #16
 8015068:	b29b      	uxth	r3, r3
 801506a:	4619      	mov	r1, r3
 801506c:	4610      	mov	r0, r2
 801506e:	f7ff f84b 	bl	8014108 <st_word>
	}
}
 8015072:	bf00      	nop
 8015074:	3710      	adds	r7, #16
 8015076:	46bd      	mov	sp, r7
 8015078:	bd80      	pop	{r7, pc}
	...

0801507c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 801507c:	b590      	push	{r4, r7, lr}
 801507e:	b087      	sub	sp, #28
 8015080:	af00      	add	r7, sp, #0
 8015082:	6078      	str	r0, [r7, #4]
 8015084:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8015086:	683b      	ldr	r3, [r7, #0]
 8015088:	331a      	adds	r3, #26
 801508a:	4618      	mov	r0, r3
 801508c:	f7ff f800 	bl	8014090 <ld_word>
 8015090:	4603      	mov	r3, r0
 8015092:	2b00      	cmp	r3, #0
 8015094:	d001      	beq.n	801509a <cmp_lfn+0x1e>
 8015096:	2300      	movs	r3, #0
 8015098:	e059      	b.n	801514e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 801509a:	683b      	ldr	r3, [r7, #0]
 801509c:	781b      	ldrb	r3, [r3, #0]
 801509e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80150a2:	1e5a      	subs	r2, r3, #1
 80150a4:	4613      	mov	r3, r2
 80150a6:	005b      	lsls	r3, r3, #1
 80150a8:	4413      	add	r3, r2
 80150aa:	009b      	lsls	r3, r3, #2
 80150ac:	4413      	add	r3, r2
 80150ae:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80150b0:	2301      	movs	r3, #1
 80150b2:	81fb      	strh	r3, [r7, #14]
 80150b4:	2300      	movs	r3, #0
 80150b6:	613b      	str	r3, [r7, #16]
 80150b8:	e033      	b.n	8015122 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80150ba:	4a27      	ldr	r2, [pc, #156]	@ (8015158 <cmp_lfn+0xdc>)
 80150bc:	693b      	ldr	r3, [r7, #16]
 80150be:	4413      	add	r3, r2
 80150c0:	781b      	ldrb	r3, [r3, #0]
 80150c2:	461a      	mov	r2, r3
 80150c4:	683b      	ldr	r3, [r7, #0]
 80150c6:	4413      	add	r3, r2
 80150c8:	4618      	mov	r0, r3
 80150ca:	f7fe ffe1 	bl	8014090 <ld_word>
 80150ce:	4603      	mov	r3, r0
 80150d0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80150d2:	89fb      	ldrh	r3, [r7, #14]
 80150d4:	2b00      	cmp	r3, #0
 80150d6:	d01a      	beq.n	801510e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80150d8:	697b      	ldr	r3, [r7, #20]
 80150da:	2bfe      	cmp	r3, #254	@ 0xfe
 80150dc:	d812      	bhi.n	8015104 <cmp_lfn+0x88>
 80150de:	89bb      	ldrh	r3, [r7, #12]
 80150e0:	4618      	mov	r0, r3
 80150e2:	f001 ff13 	bl	8016f0c <ff_wtoupper>
 80150e6:	4603      	mov	r3, r0
 80150e8:	461c      	mov	r4, r3
 80150ea:	697b      	ldr	r3, [r7, #20]
 80150ec:	1c5a      	adds	r2, r3, #1
 80150ee:	617a      	str	r2, [r7, #20]
 80150f0:	005b      	lsls	r3, r3, #1
 80150f2:	687a      	ldr	r2, [r7, #4]
 80150f4:	4413      	add	r3, r2
 80150f6:	881b      	ldrh	r3, [r3, #0]
 80150f8:	4618      	mov	r0, r3
 80150fa:	f001 ff07 	bl	8016f0c <ff_wtoupper>
 80150fe:	4603      	mov	r3, r0
 8015100:	429c      	cmp	r4, r3
 8015102:	d001      	beq.n	8015108 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8015104:	2300      	movs	r3, #0
 8015106:	e022      	b.n	801514e <cmp_lfn+0xd2>
			}
			wc = uc;
 8015108:	89bb      	ldrh	r3, [r7, #12]
 801510a:	81fb      	strh	r3, [r7, #14]
 801510c:	e006      	b.n	801511c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801510e:	89bb      	ldrh	r3, [r7, #12]
 8015110:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015114:	4293      	cmp	r3, r2
 8015116:	d001      	beq.n	801511c <cmp_lfn+0xa0>
 8015118:	2300      	movs	r3, #0
 801511a:	e018      	b.n	801514e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801511c:	693b      	ldr	r3, [r7, #16]
 801511e:	3301      	adds	r3, #1
 8015120:	613b      	str	r3, [r7, #16]
 8015122:	693b      	ldr	r3, [r7, #16]
 8015124:	2b0c      	cmp	r3, #12
 8015126:	d9c8      	bls.n	80150ba <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8015128:	683b      	ldr	r3, [r7, #0]
 801512a:	781b      	ldrb	r3, [r3, #0]
 801512c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015130:	2b00      	cmp	r3, #0
 8015132:	d00b      	beq.n	801514c <cmp_lfn+0xd0>
 8015134:	89fb      	ldrh	r3, [r7, #14]
 8015136:	2b00      	cmp	r3, #0
 8015138:	d008      	beq.n	801514c <cmp_lfn+0xd0>
 801513a:	697b      	ldr	r3, [r7, #20]
 801513c:	005b      	lsls	r3, r3, #1
 801513e:	687a      	ldr	r2, [r7, #4]
 8015140:	4413      	add	r3, r2
 8015142:	881b      	ldrh	r3, [r3, #0]
 8015144:	2b00      	cmp	r3, #0
 8015146:	d001      	beq.n	801514c <cmp_lfn+0xd0>
 8015148:	2300      	movs	r3, #0
 801514a:	e000      	b.n	801514e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 801514c:	2301      	movs	r3, #1
}
 801514e:	4618      	mov	r0, r3
 8015150:	371c      	adds	r7, #28
 8015152:	46bd      	mov	sp, r7
 8015154:	bd90      	pop	{r4, r7, pc}
 8015156:	bf00      	nop
 8015158:	0801c7c8 	.word	0x0801c7c8

0801515c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 801515c:	b580      	push	{r7, lr}
 801515e:	b088      	sub	sp, #32
 8015160:	af00      	add	r7, sp, #0
 8015162:	60f8      	str	r0, [r7, #12]
 8015164:	60b9      	str	r1, [r7, #8]
 8015166:	4611      	mov	r1, r2
 8015168:	461a      	mov	r2, r3
 801516a:	460b      	mov	r3, r1
 801516c:	71fb      	strb	r3, [r7, #7]
 801516e:	4613      	mov	r3, r2
 8015170:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8015172:	68bb      	ldr	r3, [r7, #8]
 8015174:	330d      	adds	r3, #13
 8015176:	79ba      	ldrb	r2, [r7, #6]
 8015178:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 801517a:	68bb      	ldr	r3, [r7, #8]
 801517c:	330b      	adds	r3, #11
 801517e:	220f      	movs	r2, #15
 8015180:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8015182:	68bb      	ldr	r3, [r7, #8]
 8015184:	330c      	adds	r3, #12
 8015186:	2200      	movs	r2, #0
 8015188:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 801518a:	68bb      	ldr	r3, [r7, #8]
 801518c:	331a      	adds	r3, #26
 801518e:	2100      	movs	r1, #0
 8015190:	4618      	mov	r0, r3
 8015192:	f7fe ffb9 	bl	8014108 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8015196:	79fb      	ldrb	r3, [r7, #7]
 8015198:	1e5a      	subs	r2, r3, #1
 801519a:	4613      	mov	r3, r2
 801519c:	005b      	lsls	r3, r3, #1
 801519e:	4413      	add	r3, r2
 80151a0:	009b      	lsls	r3, r3, #2
 80151a2:	4413      	add	r3, r2
 80151a4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80151a6:	2300      	movs	r3, #0
 80151a8:	82fb      	strh	r3, [r7, #22]
 80151aa:	2300      	movs	r3, #0
 80151ac:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80151ae:	8afb      	ldrh	r3, [r7, #22]
 80151b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80151b4:	4293      	cmp	r3, r2
 80151b6:	d007      	beq.n	80151c8 <put_lfn+0x6c>
 80151b8:	69fb      	ldr	r3, [r7, #28]
 80151ba:	1c5a      	adds	r2, r3, #1
 80151bc:	61fa      	str	r2, [r7, #28]
 80151be:	005b      	lsls	r3, r3, #1
 80151c0:	68fa      	ldr	r2, [r7, #12]
 80151c2:	4413      	add	r3, r2
 80151c4:	881b      	ldrh	r3, [r3, #0]
 80151c6:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80151c8:	4a17      	ldr	r2, [pc, #92]	@ (8015228 <put_lfn+0xcc>)
 80151ca:	69bb      	ldr	r3, [r7, #24]
 80151cc:	4413      	add	r3, r2
 80151ce:	781b      	ldrb	r3, [r3, #0]
 80151d0:	461a      	mov	r2, r3
 80151d2:	68bb      	ldr	r3, [r7, #8]
 80151d4:	4413      	add	r3, r2
 80151d6:	8afa      	ldrh	r2, [r7, #22]
 80151d8:	4611      	mov	r1, r2
 80151da:	4618      	mov	r0, r3
 80151dc:	f7fe ff94 	bl	8014108 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80151e0:	8afb      	ldrh	r3, [r7, #22]
 80151e2:	2b00      	cmp	r3, #0
 80151e4:	d102      	bne.n	80151ec <put_lfn+0x90>
 80151e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80151ea:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80151ec:	69bb      	ldr	r3, [r7, #24]
 80151ee:	3301      	adds	r3, #1
 80151f0:	61bb      	str	r3, [r7, #24]
 80151f2:	69bb      	ldr	r3, [r7, #24]
 80151f4:	2b0c      	cmp	r3, #12
 80151f6:	d9da      	bls.n	80151ae <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80151f8:	8afb      	ldrh	r3, [r7, #22]
 80151fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80151fe:	4293      	cmp	r3, r2
 8015200:	d006      	beq.n	8015210 <put_lfn+0xb4>
 8015202:	69fb      	ldr	r3, [r7, #28]
 8015204:	005b      	lsls	r3, r3, #1
 8015206:	68fa      	ldr	r2, [r7, #12]
 8015208:	4413      	add	r3, r2
 801520a:	881b      	ldrh	r3, [r3, #0]
 801520c:	2b00      	cmp	r3, #0
 801520e:	d103      	bne.n	8015218 <put_lfn+0xbc>
 8015210:	79fb      	ldrb	r3, [r7, #7]
 8015212:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015216:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8015218:	68bb      	ldr	r3, [r7, #8]
 801521a:	79fa      	ldrb	r2, [r7, #7]
 801521c:	701a      	strb	r2, [r3, #0]
}
 801521e:	bf00      	nop
 8015220:	3720      	adds	r7, #32
 8015222:	46bd      	mov	sp, r7
 8015224:	bd80      	pop	{r7, pc}
 8015226:	bf00      	nop
 8015228:	0801c7c8 	.word	0x0801c7c8

0801522c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 801522c:	b580      	push	{r7, lr}
 801522e:	b08c      	sub	sp, #48	@ 0x30
 8015230:	af00      	add	r7, sp, #0
 8015232:	60f8      	str	r0, [r7, #12]
 8015234:	60b9      	str	r1, [r7, #8]
 8015236:	607a      	str	r2, [r7, #4]
 8015238:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 801523a:	220b      	movs	r2, #11
 801523c:	68b9      	ldr	r1, [r7, #8]
 801523e:	68f8      	ldr	r0, [r7, #12]
 8015240:	f7fe ffa9 	bl	8014196 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8015244:	683b      	ldr	r3, [r7, #0]
 8015246:	2b05      	cmp	r3, #5
 8015248:	d92b      	bls.n	80152a2 <gen_numname+0x76>
		sr = seq;
 801524a:	683b      	ldr	r3, [r7, #0]
 801524c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 801524e:	e022      	b.n	8015296 <gen_numname+0x6a>
			wc = *lfn++;
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	1c9a      	adds	r2, r3, #2
 8015254:	607a      	str	r2, [r7, #4]
 8015256:	881b      	ldrh	r3, [r3, #0]
 8015258:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 801525a:	2300      	movs	r3, #0
 801525c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801525e:	e017      	b.n	8015290 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8015260:	69fb      	ldr	r3, [r7, #28]
 8015262:	005a      	lsls	r2, r3, #1
 8015264:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015266:	f003 0301 	and.w	r3, r3, #1
 801526a:	4413      	add	r3, r2
 801526c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 801526e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015270:	085b      	lsrs	r3, r3, #1
 8015272:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8015274:	69fb      	ldr	r3, [r7, #28]
 8015276:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801527a:	2b00      	cmp	r3, #0
 801527c:	d005      	beq.n	801528a <gen_numname+0x5e>
 801527e:	69fb      	ldr	r3, [r7, #28]
 8015280:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8015284:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8015288:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 801528a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801528c:	3301      	adds	r3, #1
 801528e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015292:	2b0f      	cmp	r3, #15
 8015294:	d9e4      	bls.n	8015260 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	881b      	ldrh	r3, [r3, #0]
 801529a:	2b00      	cmp	r3, #0
 801529c:	d1d8      	bne.n	8015250 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 801529e:	69fb      	ldr	r3, [r7, #28]
 80152a0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80152a2:	2307      	movs	r3, #7
 80152a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80152a6:	683b      	ldr	r3, [r7, #0]
 80152a8:	b2db      	uxtb	r3, r3
 80152aa:	f003 030f 	and.w	r3, r3, #15
 80152ae:	b2db      	uxtb	r3, r3
 80152b0:	3330      	adds	r3, #48	@ 0x30
 80152b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 80152b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80152ba:	2b39      	cmp	r3, #57	@ 0x39
 80152bc:	d904      	bls.n	80152c8 <gen_numname+0x9c>
 80152be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80152c2:	3307      	adds	r3, #7
 80152c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 80152c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152ca:	1e5a      	subs	r2, r3, #1
 80152cc:	62ba      	str	r2, [r7, #40]	@ 0x28
 80152ce:	3330      	adds	r3, #48	@ 0x30
 80152d0:	443b      	add	r3, r7
 80152d2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80152d6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80152da:	683b      	ldr	r3, [r7, #0]
 80152dc:	091b      	lsrs	r3, r3, #4
 80152de:	603b      	str	r3, [r7, #0]
	} while (seq);
 80152e0:	683b      	ldr	r3, [r7, #0]
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	d1df      	bne.n	80152a6 <gen_numname+0x7a>
	ns[i] = '~';
 80152e6:	f107 0214 	add.w	r2, r7, #20
 80152ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152ec:	4413      	add	r3, r2
 80152ee:	227e      	movs	r2, #126	@ 0x7e
 80152f0:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80152f2:	2300      	movs	r3, #0
 80152f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80152f6:	e002      	b.n	80152fe <gen_numname+0xd2>
 80152f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152fa:	3301      	adds	r3, #1
 80152fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80152fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015302:	429a      	cmp	r2, r3
 8015304:	d205      	bcs.n	8015312 <gen_numname+0xe6>
 8015306:	68fa      	ldr	r2, [r7, #12]
 8015308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801530a:	4413      	add	r3, r2
 801530c:	781b      	ldrb	r3, [r3, #0]
 801530e:	2b20      	cmp	r3, #32
 8015310:	d1f2      	bne.n	80152f8 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8015312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015314:	2b07      	cmp	r3, #7
 8015316:	d807      	bhi.n	8015328 <gen_numname+0xfc>
 8015318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801531a:	1c5a      	adds	r2, r3, #1
 801531c:	62ba      	str	r2, [r7, #40]	@ 0x28
 801531e:	3330      	adds	r3, #48	@ 0x30
 8015320:	443b      	add	r3, r7
 8015322:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8015326:	e000      	b.n	801532a <gen_numname+0xfe>
 8015328:	2120      	movs	r1, #32
 801532a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801532c:	1c5a      	adds	r2, r3, #1
 801532e:	627a      	str	r2, [r7, #36]	@ 0x24
 8015330:	68fa      	ldr	r2, [r7, #12]
 8015332:	4413      	add	r3, r2
 8015334:	460a      	mov	r2, r1
 8015336:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8015338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801533a:	2b07      	cmp	r3, #7
 801533c:	d9e9      	bls.n	8015312 <gen_numname+0xe6>
}
 801533e:	bf00      	nop
 8015340:	bf00      	nop
 8015342:	3730      	adds	r7, #48	@ 0x30
 8015344:	46bd      	mov	sp, r7
 8015346:	bd80      	pop	{r7, pc}

08015348 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8015348:	b480      	push	{r7}
 801534a:	b085      	sub	sp, #20
 801534c:	af00      	add	r7, sp, #0
 801534e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8015350:	2300      	movs	r3, #0
 8015352:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8015354:	230b      	movs	r3, #11
 8015356:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8015358:	7bfb      	ldrb	r3, [r7, #15]
 801535a:	b2da      	uxtb	r2, r3
 801535c:	0852      	lsrs	r2, r2, #1
 801535e:	01db      	lsls	r3, r3, #7
 8015360:	4313      	orrs	r3, r2
 8015362:	b2da      	uxtb	r2, r3
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	1c59      	adds	r1, r3, #1
 8015368:	6079      	str	r1, [r7, #4]
 801536a:	781b      	ldrb	r3, [r3, #0]
 801536c:	4413      	add	r3, r2
 801536e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8015370:	68bb      	ldr	r3, [r7, #8]
 8015372:	3b01      	subs	r3, #1
 8015374:	60bb      	str	r3, [r7, #8]
 8015376:	68bb      	ldr	r3, [r7, #8]
 8015378:	2b00      	cmp	r3, #0
 801537a:	d1ed      	bne.n	8015358 <sum_sfn+0x10>
	return sum;
 801537c:	7bfb      	ldrb	r3, [r7, #15]
}
 801537e:	4618      	mov	r0, r3
 8015380:	3714      	adds	r7, #20
 8015382:	46bd      	mov	sp, r7
 8015384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015388:	4770      	bx	lr

0801538a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801538a:	b580      	push	{r7, lr}
 801538c:	b086      	sub	sp, #24
 801538e:	af00      	add	r7, sp, #0
 8015390:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015392:	687b      	ldr	r3, [r7, #4]
 8015394:	681b      	ldr	r3, [r3, #0]
 8015396:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8015398:	2100      	movs	r1, #0
 801539a:	6878      	ldr	r0, [r7, #4]
 801539c:	f7ff fca7 	bl	8014cee <dir_sdi>
 80153a0:	4603      	mov	r3, r0
 80153a2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80153a4:	7dfb      	ldrb	r3, [r7, #23]
 80153a6:	2b00      	cmp	r3, #0
 80153a8:	d001      	beq.n	80153ae <dir_find+0x24>
 80153aa:	7dfb      	ldrb	r3, [r7, #23]
 80153ac:	e0a9      	b.n	8015502 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80153ae:	23ff      	movs	r3, #255	@ 0xff
 80153b0:	753b      	strb	r3, [r7, #20]
 80153b2:	7d3b      	ldrb	r3, [r7, #20]
 80153b4:	757b      	strb	r3, [r7, #21]
 80153b6:	687b      	ldr	r3, [r7, #4]
 80153b8:	f04f 32ff 	mov.w	r2, #4294967295
 80153bc:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	69db      	ldr	r3, [r3, #28]
 80153c2:	4619      	mov	r1, r3
 80153c4:	6938      	ldr	r0, [r7, #16]
 80153c6:	f7ff f915 	bl	80145f4 <move_window>
 80153ca:	4603      	mov	r3, r0
 80153cc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80153ce:	7dfb      	ldrb	r3, [r7, #23]
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	f040 8090 	bne.w	80154f6 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80153d6:	687b      	ldr	r3, [r7, #4]
 80153d8:	6a1b      	ldr	r3, [r3, #32]
 80153da:	781b      	ldrb	r3, [r3, #0]
 80153dc:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80153de:	7dbb      	ldrb	r3, [r7, #22]
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d102      	bne.n	80153ea <dir_find+0x60>
 80153e4:	2304      	movs	r3, #4
 80153e6:	75fb      	strb	r3, [r7, #23]
 80153e8:	e08a      	b.n	8015500 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	6a1b      	ldr	r3, [r3, #32]
 80153ee:	330b      	adds	r3, #11
 80153f0:	781b      	ldrb	r3, [r3, #0]
 80153f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80153f6:	73fb      	strb	r3, [r7, #15]
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	7bfa      	ldrb	r2, [r7, #15]
 80153fc:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80153fe:	7dbb      	ldrb	r3, [r7, #22]
 8015400:	2be5      	cmp	r3, #229	@ 0xe5
 8015402:	d007      	beq.n	8015414 <dir_find+0x8a>
 8015404:	7bfb      	ldrb	r3, [r7, #15]
 8015406:	f003 0308 	and.w	r3, r3, #8
 801540a:	2b00      	cmp	r3, #0
 801540c:	d009      	beq.n	8015422 <dir_find+0x98>
 801540e:	7bfb      	ldrb	r3, [r7, #15]
 8015410:	2b0f      	cmp	r3, #15
 8015412:	d006      	beq.n	8015422 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015414:	23ff      	movs	r3, #255	@ 0xff
 8015416:	757b      	strb	r3, [r7, #21]
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	f04f 32ff 	mov.w	r2, #4294967295
 801541e:	631a      	str	r2, [r3, #48]	@ 0x30
 8015420:	e05e      	b.n	80154e0 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8015422:	7bfb      	ldrb	r3, [r7, #15]
 8015424:	2b0f      	cmp	r3, #15
 8015426:	d136      	bne.n	8015496 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801542e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015432:	2b00      	cmp	r3, #0
 8015434:	d154      	bne.n	80154e0 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8015436:	7dbb      	ldrb	r3, [r7, #22]
 8015438:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801543c:	2b00      	cmp	r3, #0
 801543e:	d00d      	beq.n	801545c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	6a1b      	ldr	r3, [r3, #32]
 8015444:	7b5b      	ldrb	r3, [r3, #13]
 8015446:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8015448:	7dbb      	ldrb	r3, [r7, #22]
 801544a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801544e:	75bb      	strb	r3, [r7, #22]
 8015450:	7dbb      	ldrb	r3, [r7, #22]
 8015452:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	695a      	ldr	r2, [r3, #20]
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 801545c:	7dba      	ldrb	r2, [r7, #22]
 801545e:	7d7b      	ldrb	r3, [r7, #21]
 8015460:	429a      	cmp	r2, r3
 8015462:	d115      	bne.n	8015490 <dir_find+0x106>
 8015464:	687b      	ldr	r3, [r7, #4]
 8015466:	6a1b      	ldr	r3, [r3, #32]
 8015468:	330d      	adds	r3, #13
 801546a:	781b      	ldrb	r3, [r3, #0]
 801546c:	7d3a      	ldrb	r2, [r7, #20]
 801546e:	429a      	cmp	r2, r3
 8015470:	d10e      	bne.n	8015490 <dir_find+0x106>
 8015472:	693b      	ldr	r3, [r7, #16]
 8015474:	68da      	ldr	r2, [r3, #12]
 8015476:	687b      	ldr	r3, [r7, #4]
 8015478:	6a1b      	ldr	r3, [r3, #32]
 801547a:	4619      	mov	r1, r3
 801547c:	4610      	mov	r0, r2
 801547e:	f7ff fdfd 	bl	801507c <cmp_lfn>
 8015482:	4603      	mov	r3, r0
 8015484:	2b00      	cmp	r3, #0
 8015486:	d003      	beq.n	8015490 <dir_find+0x106>
 8015488:	7d7b      	ldrb	r3, [r7, #21]
 801548a:	3b01      	subs	r3, #1
 801548c:	b2db      	uxtb	r3, r3
 801548e:	e000      	b.n	8015492 <dir_find+0x108>
 8015490:	23ff      	movs	r3, #255	@ 0xff
 8015492:	757b      	strb	r3, [r7, #21]
 8015494:	e024      	b.n	80154e0 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015496:	7d7b      	ldrb	r3, [r7, #21]
 8015498:	2b00      	cmp	r3, #0
 801549a:	d109      	bne.n	80154b0 <dir_find+0x126>
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	6a1b      	ldr	r3, [r3, #32]
 80154a0:	4618      	mov	r0, r3
 80154a2:	f7ff ff51 	bl	8015348 <sum_sfn>
 80154a6:	4603      	mov	r3, r0
 80154a8:	461a      	mov	r2, r3
 80154aa:	7d3b      	ldrb	r3, [r7, #20]
 80154ac:	4293      	cmp	r3, r2
 80154ae:	d024      	beq.n	80154fa <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80154b6:	f003 0301 	and.w	r3, r3, #1
 80154ba:	2b00      	cmp	r3, #0
 80154bc:	d10a      	bne.n	80154d4 <dir_find+0x14a>
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	6a18      	ldr	r0, [r3, #32]
 80154c2:	687b      	ldr	r3, [r7, #4]
 80154c4:	3324      	adds	r3, #36	@ 0x24
 80154c6:	220b      	movs	r2, #11
 80154c8:	4619      	mov	r1, r3
 80154ca:	f7fe fea0 	bl	801420e <mem_cmp>
 80154ce:	4603      	mov	r3, r0
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	d014      	beq.n	80154fe <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80154d4:	23ff      	movs	r3, #255	@ 0xff
 80154d6:	757b      	strb	r3, [r7, #21]
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	f04f 32ff 	mov.w	r2, #4294967295
 80154de:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80154e0:	2100      	movs	r1, #0
 80154e2:	6878      	ldr	r0, [r7, #4]
 80154e4:	f7ff fc7e 	bl	8014de4 <dir_next>
 80154e8:	4603      	mov	r3, r0
 80154ea:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80154ec:	7dfb      	ldrb	r3, [r7, #23]
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	f43f af65 	beq.w	80153be <dir_find+0x34>
 80154f4:	e004      	b.n	8015500 <dir_find+0x176>
		if (res != FR_OK) break;
 80154f6:	bf00      	nop
 80154f8:	e002      	b.n	8015500 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80154fa:	bf00      	nop
 80154fc:	e000      	b.n	8015500 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80154fe:	bf00      	nop

	return res;
 8015500:	7dfb      	ldrb	r3, [r7, #23]
}
 8015502:	4618      	mov	r0, r3
 8015504:	3718      	adds	r7, #24
 8015506:	46bd      	mov	sp, r7
 8015508:	bd80      	pop	{r7, pc}
	...

0801550c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 801550c:	b580      	push	{r7, lr}
 801550e:	b08c      	sub	sp, #48	@ 0x30
 8015510:	af00      	add	r7, sp, #0
 8015512:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	681b      	ldr	r3, [r3, #0]
 8015518:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015520:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8015524:	2b00      	cmp	r3, #0
 8015526:	d001      	beq.n	801552c <dir_register+0x20>
 8015528:	2306      	movs	r3, #6
 801552a:	e0e0      	b.n	80156ee <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 801552c:	2300      	movs	r3, #0
 801552e:	627b      	str	r3, [r7, #36]	@ 0x24
 8015530:	e002      	b.n	8015538 <dir_register+0x2c>
 8015532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015534:	3301      	adds	r3, #1
 8015536:	627b      	str	r3, [r7, #36]	@ 0x24
 8015538:	69fb      	ldr	r3, [r7, #28]
 801553a:	68da      	ldr	r2, [r3, #12]
 801553c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801553e:	005b      	lsls	r3, r3, #1
 8015540:	4413      	add	r3, r2
 8015542:	881b      	ldrh	r3, [r3, #0]
 8015544:	2b00      	cmp	r3, #0
 8015546:	d1f4      	bne.n	8015532 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 801554e:	f107 030c 	add.w	r3, r7, #12
 8015552:	220c      	movs	r2, #12
 8015554:	4618      	mov	r0, r3
 8015556:	f7fe fe1e 	bl	8014196 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 801555a:	7dfb      	ldrb	r3, [r7, #23]
 801555c:	f003 0301 	and.w	r3, r3, #1
 8015560:	2b00      	cmp	r3, #0
 8015562:	d032      	beq.n	80155ca <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8015564:	687b      	ldr	r3, [r7, #4]
 8015566:	2240      	movs	r2, #64	@ 0x40
 8015568:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 801556c:	2301      	movs	r3, #1
 801556e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015570:	e016      	b.n	80155a0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8015572:	687b      	ldr	r3, [r7, #4]
 8015574:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8015578:	69fb      	ldr	r3, [r7, #28]
 801557a:	68da      	ldr	r2, [r3, #12]
 801557c:	f107 010c 	add.w	r1, r7, #12
 8015580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015582:	f7ff fe53 	bl	801522c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8015586:	6878      	ldr	r0, [r7, #4]
 8015588:	f7ff feff 	bl	801538a <dir_find>
 801558c:	4603      	mov	r3, r0
 801558e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8015592:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015596:	2b00      	cmp	r3, #0
 8015598:	d106      	bne.n	80155a8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 801559a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801559c:	3301      	adds	r3, #1
 801559e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80155a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155a2:	2b63      	cmp	r3, #99	@ 0x63
 80155a4:	d9e5      	bls.n	8015572 <dir_register+0x66>
 80155a6:	e000      	b.n	80155aa <dir_register+0x9e>
			if (res != FR_OK) break;
 80155a8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80155aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155ac:	2b64      	cmp	r3, #100	@ 0x64
 80155ae:	d101      	bne.n	80155b4 <dir_register+0xa8>
 80155b0:	2307      	movs	r3, #7
 80155b2:	e09c      	b.n	80156ee <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80155b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80155b8:	2b04      	cmp	r3, #4
 80155ba:	d002      	beq.n	80155c2 <dir_register+0xb6>
 80155bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80155c0:	e095      	b.n	80156ee <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80155c2:	7dfa      	ldrb	r2, [r7, #23]
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80155ca:	7dfb      	ldrb	r3, [r7, #23]
 80155cc:	f003 0302 	and.w	r3, r3, #2
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d007      	beq.n	80155e4 <dir_register+0xd8>
 80155d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155d6:	330c      	adds	r3, #12
 80155d8:	4a47      	ldr	r2, [pc, #284]	@ (80156f8 <dir_register+0x1ec>)
 80155da:	fba2 2303 	umull	r2, r3, r2, r3
 80155de:	089b      	lsrs	r3, r3, #2
 80155e0:	3301      	adds	r3, #1
 80155e2:	e000      	b.n	80155e6 <dir_register+0xda>
 80155e4:	2301      	movs	r3, #1
 80155e6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80155e8:	6a39      	ldr	r1, [r7, #32]
 80155ea:	6878      	ldr	r0, [r7, #4]
 80155ec:	f7ff fcbf 	bl	8014f6e <dir_alloc>
 80155f0:	4603      	mov	r3, r0
 80155f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80155f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80155fa:	2b00      	cmp	r3, #0
 80155fc:	d148      	bne.n	8015690 <dir_register+0x184>
 80155fe:	6a3b      	ldr	r3, [r7, #32]
 8015600:	3b01      	subs	r3, #1
 8015602:	623b      	str	r3, [r7, #32]
 8015604:	6a3b      	ldr	r3, [r7, #32]
 8015606:	2b00      	cmp	r3, #0
 8015608:	d042      	beq.n	8015690 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	695a      	ldr	r2, [r3, #20]
 801560e:	6a3b      	ldr	r3, [r7, #32]
 8015610:	015b      	lsls	r3, r3, #5
 8015612:	1ad3      	subs	r3, r2, r3
 8015614:	4619      	mov	r1, r3
 8015616:	6878      	ldr	r0, [r7, #4]
 8015618:	f7ff fb69 	bl	8014cee <dir_sdi>
 801561c:	4603      	mov	r3, r0
 801561e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8015622:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015626:	2b00      	cmp	r3, #0
 8015628:	d132      	bne.n	8015690 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801562a:	687b      	ldr	r3, [r7, #4]
 801562c:	3324      	adds	r3, #36	@ 0x24
 801562e:	4618      	mov	r0, r3
 8015630:	f7ff fe8a 	bl	8015348 <sum_sfn>
 8015634:	4603      	mov	r3, r0
 8015636:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	69db      	ldr	r3, [r3, #28]
 801563c:	4619      	mov	r1, r3
 801563e:	69f8      	ldr	r0, [r7, #28]
 8015640:	f7fe ffd8 	bl	80145f4 <move_window>
 8015644:	4603      	mov	r3, r0
 8015646:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 801564a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801564e:	2b00      	cmp	r3, #0
 8015650:	d11d      	bne.n	801568e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8015652:	69fb      	ldr	r3, [r7, #28]
 8015654:	68d8      	ldr	r0, [r3, #12]
 8015656:	687b      	ldr	r3, [r7, #4]
 8015658:	6a19      	ldr	r1, [r3, #32]
 801565a:	6a3b      	ldr	r3, [r7, #32]
 801565c:	b2da      	uxtb	r2, r3
 801565e:	7efb      	ldrb	r3, [r7, #27]
 8015660:	f7ff fd7c 	bl	801515c <put_lfn>
				fs->wflag = 1;
 8015664:	69fb      	ldr	r3, [r7, #28]
 8015666:	2201      	movs	r2, #1
 8015668:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 801566a:	2100      	movs	r1, #0
 801566c:	6878      	ldr	r0, [r7, #4]
 801566e:	f7ff fbb9 	bl	8014de4 <dir_next>
 8015672:	4603      	mov	r3, r0
 8015674:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8015678:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801567c:	2b00      	cmp	r3, #0
 801567e:	d107      	bne.n	8015690 <dir_register+0x184>
 8015680:	6a3b      	ldr	r3, [r7, #32]
 8015682:	3b01      	subs	r3, #1
 8015684:	623b      	str	r3, [r7, #32]
 8015686:	6a3b      	ldr	r3, [r7, #32]
 8015688:	2b00      	cmp	r3, #0
 801568a:	d1d5      	bne.n	8015638 <dir_register+0x12c>
 801568c:	e000      	b.n	8015690 <dir_register+0x184>
				if (res != FR_OK) break;
 801568e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8015690:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015694:	2b00      	cmp	r3, #0
 8015696:	d128      	bne.n	80156ea <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	69db      	ldr	r3, [r3, #28]
 801569c:	4619      	mov	r1, r3
 801569e:	69f8      	ldr	r0, [r7, #28]
 80156a0:	f7fe ffa8 	bl	80145f4 <move_window>
 80156a4:	4603      	mov	r3, r0
 80156a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80156aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d11b      	bne.n	80156ea <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	6a1b      	ldr	r3, [r3, #32]
 80156b6:	2220      	movs	r2, #32
 80156b8:	2100      	movs	r1, #0
 80156ba:	4618      	mov	r0, r3
 80156bc:	f7fe fd8c 	bl	80141d8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80156c0:	687b      	ldr	r3, [r7, #4]
 80156c2:	6a18      	ldr	r0, [r3, #32]
 80156c4:	687b      	ldr	r3, [r7, #4]
 80156c6:	3324      	adds	r3, #36	@ 0x24
 80156c8:	220b      	movs	r2, #11
 80156ca:	4619      	mov	r1, r3
 80156cc:	f7fe fd63 	bl	8014196 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80156d6:	687b      	ldr	r3, [r7, #4]
 80156d8:	6a1b      	ldr	r3, [r3, #32]
 80156da:	330c      	adds	r3, #12
 80156dc:	f002 0218 	and.w	r2, r2, #24
 80156e0:	b2d2      	uxtb	r2, r2
 80156e2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80156e4:	69fb      	ldr	r3, [r7, #28]
 80156e6:	2201      	movs	r2, #1
 80156e8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80156ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80156ee:	4618      	mov	r0, r3
 80156f0:	3730      	adds	r7, #48	@ 0x30
 80156f2:	46bd      	mov	sp, r7
 80156f4:	bd80      	pop	{r7, pc}
 80156f6:	bf00      	nop
 80156f8:	4ec4ec4f 	.word	0x4ec4ec4f

080156fc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80156fc:	b580      	push	{r7, lr}
 80156fe:	b08a      	sub	sp, #40	@ 0x28
 8015700:	af00      	add	r7, sp, #0
 8015702:	6078      	str	r0, [r7, #4]
 8015704:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8015706:	683b      	ldr	r3, [r7, #0]
 8015708:	681b      	ldr	r3, [r3, #0]
 801570a:	613b      	str	r3, [r7, #16]
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	681b      	ldr	r3, [r3, #0]
 8015710:	68db      	ldr	r3, [r3, #12]
 8015712:	60fb      	str	r3, [r7, #12]
 8015714:	2300      	movs	r3, #0
 8015716:	617b      	str	r3, [r7, #20]
 8015718:	697b      	ldr	r3, [r7, #20]
 801571a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 801571c:	69bb      	ldr	r3, [r7, #24]
 801571e:	1c5a      	adds	r2, r3, #1
 8015720:	61ba      	str	r2, [r7, #24]
 8015722:	693a      	ldr	r2, [r7, #16]
 8015724:	4413      	add	r3, r2
 8015726:	781b      	ldrb	r3, [r3, #0]
 8015728:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 801572a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801572c:	2b1f      	cmp	r3, #31
 801572e:	d940      	bls.n	80157b2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8015730:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015732:	2b2f      	cmp	r3, #47	@ 0x2f
 8015734:	d006      	beq.n	8015744 <create_name+0x48>
 8015736:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015738:	2b5c      	cmp	r3, #92	@ 0x5c
 801573a:	d110      	bne.n	801575e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801573c:	e002      	b.n	8015744 <create_name+0x48>
 801573e:	69bb      	ldr	r3, [r7, #24]
 8015740:	3301      	adds	r3, #1
 8015742:	61bb      	str	r3, [r7, #24]
 8015744:	693a      	ldr	r2, [r7, #16]
 8015746:	69bb      	ldr	r3, [r7, #24]
 8015748:	4413      	add	r3, r2
 801574a:	781b      	ldrb	r3, [r3, #0]
 801574c:	2b2f      	cmp	r3, #47	@ 0x2f
 801574e:	d0f6      	beq.n	801573e <create_name+0x42>
 8015750:	693a      	ldr	r2, [r7, #16]
 8015752:	69bb      	ldr	r3, [r7, #24]
 8015754:	4413      	add	r3, r2
 8015756:	781b      	ldrb	r3, [r3, #0]
 8015758:	2b5c      	cmp	r3, #92	@ 0x5c
 801575a:	d0f0      	beq.n	801573e <create_name+0x42>
			break;
 801575c:	e02a      	b.n	80157b4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801575e:	697b      	ldr	r3, [r7, #20]
 8015760:	2bfe      	cmp	r3, #254	@ 0xfe
 8015762:	d901      	bls.n	8015768 <create_name+0x6c>
 8015764:	2306      	movs	r3, #6
 8015766:	e17d      	b.n	8015a64 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8015768:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801576a:	b2db      	uxtb	r3, r3
 801576c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801576e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015770:	2101      	movs	r1, #1
 8015772:	4618      	mov	r0, r3
 8015774:	f001 fb8e 	bl	8016e94 <ff_convert>
 8015778:	4603      	mov	r3, r0
 801577a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 801577c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801577e:	2b00      	cmp	r3, #0
 8015780:	d101      	bne.n	8015786 <create_name+0x8a>
 8015782:	2306      	movs	r3, #6
 8015784:	e16e      	b.n	8015a64 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8015786:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015788:	2b7f      	cmp	r3, #127	@ 0x7f
 801578a:	d809      	bhi.n	80157a0 <create_name+0xa4>
 801578c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801578e:	4619      	mov	r1, r3
 8015790:	488d      	ldr	r0, [pc, #564]	@ (80159c8 <create_name+0x2cc>)
 8015792:	f7fe fd63 	bl	801425c <chk_chr>
 8015796:	4603      	mov	r3, r0
 8015798:	2b00      	cmp	r3, #0
 801579a:	d001      	beq.n	80157a0 <create_name+0xa4>
 801579c:	2306      	movs	r3, #6
 801579e:	e161      	b.n	8015a64 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 80157a0:	697b      	ldr	r3, [r7, #20]
 80157a2:	1c5a      	adds	r2, r3, #1
 80157a4:	617a      	str	r2, [r7, #20]
 80157a6:	005b      	lsls	r3, r3, #1
 80157a8:	68fa      	ldr	r2, [r7, #12]
 80157aa:	4413      	add	r3, r2
 80157ac:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80157ae:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80157b0:	e7b4      	b.n	801571c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80157b2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80157b4:	693a      	ldr	r2, [r7, #16]
 80157b6:	69bb      	ldr	r3, [r7, #24]
 80157b8:	441a      	add	r2, r3
 80157ba:	683b      	ldr	r3, [r7, #0]
 80157bc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80157be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157c0:	2b1f      	cmp	r3, #31
 80157c2:	d801      	bhi.n	80157c8 <create_name+0xcc>
 80157c4:	2304      	movs	r3, #4
 80157c6:	e000      	b.n	80157ca <create_name+0xce>
 80157c8:	2300      	movs	r3, #0
 80157ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80157ce:	e011      	b.n	80157f4 <create_name+0xf8>
		w = lfn[di - 1];
 80157d0:	697b      	ldr	r3, [r7, #20]
 80157d2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80157d6:	3b01      	subs	r3, #1
 80157d8:	005b      	lsls	r3, r3, #1
 80157da:	68fa      	ldr	r2, [r7, #12]
 80157dc:	4413      	add	r3, r2
 80157de:	881b      	ldrh	r3, [r3, #0]
 80157e0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 80157e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157e4:	2b20      	cmp	r3, #32
 80157e6:	d002      	beq.n	80157ee <create_name+0xf2>
 80157e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80157ec:	d106      	bne.n	80157fc <create_name+0x100>
		di--;
 80157ee:	697b      	ldr	r3, [r7, #20]
 80157f0:	3b01      	subs	r3, #1
 80157f2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80157f4:	697b      	ldr	r3, [r7, #20]
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	d1ea      	bne.n	80157d0 <create_name+0xd4>
 80157fa:	e000      	b.n	80157fe <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80157fc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80157fe:	697b      	ldr	r3, [r7, #20]
 8015800:	005b      	lsls	r3, r3, #1
 8015802:	68fa      	ldr	r2, [r7, #12]
 8015804:	4413      	add	r3, r2
 8015806:	2200      	movs	r2, #0
 8015808:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 801580a:	697b      	ldr	r3, [r7, #20]
 801580c:	2b00      	cmp	r3, #0
 801580e:	d101      	bne.n	8015814 <create_name+0x118>
 8015810:	2306      	movs	r3, #6
 8015812:	e127      	b.n	8015a64 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	3324      	adds	r3, #36	@ 0x24
 8015818:	220b      	movs	r2, #11
 801581a:	2120      	movs	r1, #32
 801581c:	4618      	mov	r0, r3
 801581e:	f7fe fcdb 	bl	80141d8 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8015822:	2300      	movs	r3, #0
 8015824:	61bb      	str	r3, [r7, #24]
 8015826:	e002      	b.n	801582e <create_name+0x132>
 8015828:	69bb      	ldr	r3, [r7, #24]
 801582a:	3301      	adds	r3, #1
 801582c:	61bb      	str	r3, [r7, #24]
 801582e:	69bb      	ldr	r3, [r7, #24]
 8015830:	005b      	lsls	r3, r3, #1
 8015832:	68fa      	ldr	r2, [r7, #12]
 8015834:	4413      	add	r3, r2
 8015836:	881b      	ldrh	r3, [r3, #0]
 8015838:	2b20      	cmp	r3, #32
 801583a:	d0f5      	beq.n	8015828 <create_name+0x12c>
 801583c:	69bb      	ldr	r3, [r7, #24]
 801583e:	005b      	lsls	r3, r3, #1
 8015840:	68fa      	ldr	r2, [r7, #12]
 8015842:	4413      	add	r3, r2
 8015844:	881b      	ldrh	r3, [r3, #0]
 8015846:	2b2e      	cmp	r3, #46	@ 0x2e
 8015848:	d0ee      	beq.n	8015828 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 801584a:	69bb      	ldr	r3, [r7, #24]
 801584c:	2b00      	cmp	r3, #0
 801584e:	d009      	beq.n	8015864 <create_name+0x168>
 8015850:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015854:	f043 0303 	orr.w	r3, r3, #3
 8015858:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 801585c:	e002      	b.n	8015864 <create_name+0x168>
 801585e:	697b      	ldr	r3, [r7, #20]
 8015860:	3b01      	subs	r3, #1
 8015862:	617b      	str	r3, [r7, #20]
 8015864:	697b      	ldr	r3, [r7, #20]
 8015866:	2b00      	cmp	r3, #0
 8015868:	d009      	beq.n	801587e <create_name+0x182>
 801586a:	697b      	ldr	r3, [r7, #20]
 801586c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015870:	3b01      	subs	r3, #1
 8015872:	005b      	lsls	r3, r3, #1
 8015874:	68fa      	ldr	r2, [r7, #12]
 8015876:	4413      	add	r3, r2
 8015878:	881b      	ldrh	r3, [r3, #0]
 801587a:	2b2e      	cmp	r3, #46	@ 0x2e
 801587c:	d1ef      	bne.n	801585e <create_name+0x162>

	i = b = 0; ni = 8;
 801587e:	2300      	movs	r3, #0
 8015880:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015884:	2300      	movs	r3, #0
 8015886:	623b      	str	r3, [r7, #32]
 8015888:	2308      	movs	r3, #8
 801588a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 801588c:	69bb      	ldr	r3, [r7, #24]
 801588e:	1c5a      	adds	r2, r3, #1
 8015890:	61ba      	str	r2, [r7, #24]
 8015892:	005b      	lsls	r3, r3, #1
 8015894:	68fa      	ldr	r2, [r7, #12]
 8015896:	4413      	add	r3, r2
 8015898:	881b      	ldrh	r3, [r3, #0]
 801589a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 801589c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801589e:	2b00      	cmp	r3, #0
 80158a0:	f000 8090 	beq.w	80159c4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80158a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80158a6:	2b20      	cmp	r3, #32
 80158a8:	d006      	beq.n	80158b8 <create_name+0x1bc>
 80158aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80158ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80158ae:	d10a      	bne.n	80158c6 <create_name+0x1ca>
 80158b0:	69ba      	ldr	r2, [r7, #24]
 80158b2:	697b      	ldr	r3, [r7, #20]
 80158b4:	429a      	cmp	r2, r3
 80158b6:	d006      	beq.n	80158c6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80158b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80158bc:	f043 0303 	orr.w	r3, r3, #3
 80158c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80158c4:	e07d      	b.n	80159c2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80158c6:	6a3a      	ldr	r2, [r7, #32]
 80158c8:	69fb      	ldr	r3, [r7, #28]
 80158ca:	429a      	cmp	r2, r3
 80158cc:	d203      	bcs.n	80158d6 <create_name+0x1da>
 80158ce:	69ba      	ldr	r2, [r7, #24]
 80158d0:	697b      	ldr	r3, [r7, #20]
 80158d2:	429a      	cmp	r2, r3
 80158d4:	d123      	bne.n	801591e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80158d6:	69fb      	ldr	r3, [r7, #28]
 80158d8:	2b0b      	cmp	r3, #11
 80158da:	d106      	bne.n	80158ea <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80158dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80158e0:	f043 0303 	orr.w	r3, r3, #3
 80158e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80158e8:	e075      	b.n	80159d6 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80158ea:	69ba      	ldr	r2, [r7, #24]
 80158ec:	697b      	ldr	r3, [r7, #20]
 80158ee:	429a      	cmp	r2, r3
 80158f0:	d005      	beq.n	80158fe <create_name+0x202>
 80158f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80158f6:	f043 0303 	orr.w	r3, r3, #3
 80158fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 80158fe:	69ba      	ldr	r2, [r7, #24]
 8015900:	697b      	ldr	r3, [r7, #20]
 8015902:	429a      	cmp	r2, r3
 8015904:	d866      	bhi.n	80159d4 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8015906:	697b      	ldr	r3, [r7, #20]
 8015908:	61bb      	str	r3, [r7, #24]
 801590a:	2308      	movs	r3, #8
 801590c:	623b      	str	r3, [r7, #32]
 801590e:	230b      	movs	r3, #11
 8015910:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8015912:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015916:	009b      	lsls	r3, r3, #2
 8015918:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801591c:	e051      	b.n	80159c2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801591e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015920:	2b7f      	cmp	r3, #127	@ 0x7f
 8015922:	d914      	bls.n	801594e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8015924:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015926:	2100      	movs	r1, #0
 8015928:	4618      	mov	r0, r3
 801592a:	f001 fab3 	bl	8016e94 <ff_convert>
 801592e:	4603      	mov	r3, r0
 8015930:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8015932:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015934:	2b00      	cmp	r3, #0
 8015936:	d004      	beq.n	8015942 <create_name+0x246>
 8015938:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801593a:	3b80      	subs	r3, #128	@ 0x80
 801593c:	4a23      	ldr	r2, [pc, #140]	@ (80159cc <create_name+0x2d0>)
 801593e:	5cd3      	ldrb	r3, [r2, r3]
 8015940:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8015942:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015946:	f043 0302 	orr.w	r3, r3, #2
 801594a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 801594e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015950:	2b00      	cmp	r3, #0
 8015952:	d007      	beq.n	8015964 <create_name+0x268>
 8015954:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015956:	4619      	mov	r1, r3
 8015958:	481d      	ldr	r0, [pc, #116]	@ (80159d0 <create_name+0x2d4>)
 801595a:	f7fe fc7f 	bl	801425c <chk_chr>
 801595e:	4603      	mov	r3, r0
 8015960:	2b00      	cmp	r3, #0
 8015962:	d008      	beq.n	8015976 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8015964:	235f      	movs	r3, #95	@ 0x5f
 8015966:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015968:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801596c:	f043 0303 	orr.w	r3, r3, #3
 8015970:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015974:	e01b      	b.n	80159ae <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8015976:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015978:	2b40      	cmp	r3, #64	@ 0x40
 801597a:	d909      	bls.n	8015990 <create_name+0x294>
 801597c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801597e:	2b5a      	cmp	r3, #90	@ 0x5a
 8015980:	d806      	bhi.n	8015990 <create_name+0x294>
					b |= 2;
 8015982:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015986:	f043 0302 	orr.w	r3, r3, #2
 801598a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801598e:	e00e      	b.n	80159ae <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8015990:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015992:	2b60      	cmp	r3, #96	@ 0x60
 8015994:	d90b      	bls.n	80159ae <create_name+0x2b2>
 8015996:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015998:	2b7a      	cmp	r3, #122	@ 0x7a
 801599a:	d808      	bhi.n	80159ae <create_name+0x2b2>
						b |= 1; w -= 0x20;
 801599c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80159a0:	f043 0301 	orr.w	r3, r3, #1
 80159a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80159a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159aa:	3b20      	subs	r3, #32
 80159ac:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80159ae:	6a3b      	ldr	r3, [r7, #32]
 80159b0:	1c5a      	adds	r2, r3, #1
 80159b2:	623a      	str	r2, [r7, #32]
 80159b4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80159b6:	b2d1      	uxtb	r1, r2
 80159b8:	687a      	ldr	r2, [r7, #4]
 80159ba:	4413      	add	r3, r2
 80159bc:	460a      	mov	r2, r1
 80159be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 80159c2:	e763      	b.n	801588c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80159c4:	bf00      	nop
 80159c6:	e006      	b.n	80159d6 <create_name+0x2da>
 80159c8:	0801ab9c 	.word	0x0801ab9c
 80159cc:	0801c748 	.word	0x0801c748
 80159d0:	0801aba8 	.word	0x0801aba8
			if (si > di) break;			/* No extension */
 80159d4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80159dc:	2be5      	cmp	r3, #229	@ 0xe5
 80159de:	d103      	bne.n	80159e8 <create_name+0x2ec>
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	2205      	movs	r2, #5
 80159e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 80159e8:	69fb      	ldr	r3, [r7, #28]
 80159ea:	2b08      	cmp	r3, #8
 80159ec:	d104      	bne.n	80159f8 <create_name+0x2fc>
 80159ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80159f2:	009b      	lsls	r3, r3, #2
 80159f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80159f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80159fc:	f003 030c 	and.w	r3, r3, #12
 8015a00:	2b0c      	cmp	r3, #12
 8015a02:	d005      	beq.n	8015a10 <create_name+0x314>
 8015a04:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a08:	f003 0303 	and.w	r3, r3, #3
 8015a0c:	2b03      	cmp	r3, #3
 8015a0e:	d105      	bne.n	8015a1c <create_name+0x320>
 8015a10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a14:	f043 0302 	orr.w	r3, r3, #2
 8015a18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8015a1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a20:	f003 0302 	and.w	r3, r3, #2
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	d117      	bne.n	8015a58 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8015a28:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a2c:	f003 0303 	and.w	r3, r3, #3
 8015a30:	2b01      	cmp	r3, #1
 8015a32:	d105      	bne.n	8015a40 <create_name+0x344>
 8015a34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a38:	f043 0310 	orr.w	r3, r3, #16
 8015a3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8015a40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a44:	f003 030c 	and.w	r3, r3, #12
 8015a48:	2b04      	cmp	r3, #4
 8015a4a:	d105      	bne.n	8015a58 <create_name+0x35c>
 8015a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a50:	f043 0308 	orr.w	r3, r3, #8
 8015a54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8015a58:	687b      	ldr	r3, [r7, #4]
 8015a5a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8015a5e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8015a62:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8015a64:	4618      	mov	r0, r3
 8015a66:	3728      	adds	r7, #40	@ 0x28
 8015a68:	46bd      	mov	sp, r7
 8015a6a:	bd80      	pop	{r7, pc}

08015a6c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8015a6c:	b580      	push	{r7, lr}
 8015a6e:	b086      	sub	sp, #24
 8015a70:	af00      	add	r7, sp, #0
 8015a72:	6078      	str	r0, [r7, #4]
 8015a74:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8015a76:	687b      	ldr	r3, [r7, #4]
 8015a78:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8015a7a:	693b      	ldr	r3, [r7, #16]
 8015a7c:	681b      	ldr	r3, [r3, #0]
 8015a7e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8015a80:	e002      	b.n	8015a88 <follow_path+0x1c>
 8015a82:	683b      	ldr	r3, [r7, #0]
 8015a84:	3301      	adds	r3, #1
 8015a86:	603b      	str	r3, [r7, #0]
 8015a88:	683b      	ldr	r3, [r7, #0]
 8015a8a:	781b      	ldrb	r3, [r3, #0]
 8015a8c:	2b2f      	cmp	r3, #47	@ 0x2f
 8015a8e:	d0f8      	beq.n	8015a82 <follow_path+0x16>
 8015a90:	683b      	ldr	r3, [r7, #0]
 8015a92:	781b      	ldrb	r3, [r3, #0]
 8015a94:	2b5c      	cmp	r3, #92	@ 0x5c
 8015a96:	d0f4      	beq.n	8015a82 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8015a98:	693b      	ldr	r3, [r7, #16]
 8015a9a:	2200      	movs	r2, #0
 8015a9c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8015a9e:	683b      	ldr	r3, [r7, #0]
 8015aa0:	781b      	ldrb	r3, [r3, #0]
 8015aa2:	2b1f      	cmp	r3, #31
 8015aa4:	d80a      	bhi.n	8015abc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8015aa6:	687b      	ldr	r3, [r7, #4]
 8015aa8:	2280      	movs	r2, #128	@ 0x80
 8015aaa:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8015aae:	2100      	movs	r1, #0
 8015ab0:	6878      	ldr	r0, [r7, #4]
 8015ab2:	f7ff f91c 	bl	8014cee <dir_sdi>
 8015ab6:	4603      	mov	r3, r0
 8015ab8:	75fb      	strb	r3, [r7, #23]
 8015aba:	e043      	b.n	8015b44 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015abc:	463b      	mov	r3, r7
 8015abe:	4619      	mov	r1, r3
 8015ac0:	6878      	ldr	r0, [r7, #4]
 8015ac2:	f7ff fe1b 	bl	80156fc <create_name>
 8015ac6:	4603      	mov	r3, r0
 8015ac8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015aca:	7dfb      	ldrb	r3, [r7, #23]
 8015acc:	2b00      	cmp	r3, #0
 8015ace:	d134      	bne.n	8015b3a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8015ad0:	6878      	ldr	r0, [r7, #4]
 8015ad2:	f7ff fc5a 	bl	801538a <dir_find>
 8015ad6:	4603      	mov	r3, r0
 8015ad8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8015ada:	687b      	ldr	r3, [r7, #4]
 8015adc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015ae0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8015ae2:	7dfb      	ldrb	r3, [r7, #23]
 8015ae4:	2b00      	cmp	r3, #0
 8015ae6:	d00a      	beq.n	8015afe <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8015ae8:	7dfb      	ldrb	r3, [r7, #23]
 8015aea:	2b04      	cmp	r3, #4
 8015aec:	d127      	bne.n	8015b3e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8015aee:	7afb      	ldrb	r3, [r7, #11]
 8015af0:	f003 0304 	and.w	r3, r3, #4
 8015af4:	2b00      	cmp	r3, #0
 8015af6:	d122      	bne.n	8015b3e <follow_path+0xd2>
 8015af8:	2305      	movs	r3, #5
 8015afa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8015afc:	e01f      	b.n	8015b3e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015afe:	7afb      	ldrb	r3, [r7, #11]
 8015b00:	f003 0304 	and.w	r3, r3, #4
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	d11c      	bne.n	8015b42 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8015b08:	693b      	ldr	r3, [r7, #16]
 8015b0a:	799b      	ldrb	r3, [r3, #6]
 8015b0c:	f003 0310 	and.w	r3, r3, #16
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	d102      	bne.n	8015b1a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8015b14:	2305      	movs	r3, #5
 8015b16:	75fb      	strb	r3, [r7, #23]
 8015b18:	e014      	b.n	8015b44 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8015b1a:	68fb      	ldr	r3, [r7, #12]
 8015b1c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	695b      	ldr	r3, [r3, #20]
 8015b24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015b28:	4413      	add	r3, r2
 8015b2a:	4619      	mov	r1, r3
 8015b2c:	68f8      	ldr	r0, [r7, #12]
 8015b2e:	f7ff fa65 	bl	8014ffc <ld_clust>
 8015b32:	4602      	mov	r2, r0
 8015b34:	693b      	ldr	r3, [r7, #16]
 8015b36:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015b38:	e7c0      	b.n	8015abc <follow_path+0x50>
			if (res != FR_OK) break;
 8015b3a:	bf00      	nop
 8015b3c:	e002      	b.n	8015b44 <follow_path+0xd8>
				break;
 8015b3e:	bf00      	nop
 8015b40:	e000      	b.n	8015b44 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015b42:	bf00      	nop
			}
		}
	}

	return res;
 8015b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8015b46:	4618      	mov	r0, r3
 8015b48:	3718      	adds	r7, #24
 8015b4a:	46bd      	mov	sp, r7
 8015b4c:	bd80      	pop	{r7, pc}

08015b4e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8015b4e:	b480      	push	{r7}
 8015b50:	b087      	sub	sp, #28
 8015b52:	af00      	add	r7, sp, #0
 8015b54:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8015b56:	f04f 33ff 	mov.w	r3, #4294967295
 8015b5a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	681b      	ldr	r3, [r3, #0]
 8015b60:	2b00      	cmp	r3, #0
 8015b62:	d031      	beq.n	8015bc8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	681b      	ldr	r3, [r3, #0]
 8015b68:	617b      	str	r3, [r7, #20]
 8015b6a:	e002      	b.n	8015b72 <get_ldnumber+0x24>
 8015b6c:	697b      	ldr	r3, [r7, #20]
 8015b6e:	3301      	adds	r3, #1
 8015b70:	617b      	str	r3, [r7, #20]
 8015b72:	697b      	ldr	r3, [r7, #20]
 8015b74:	781b      	ldrb	r3, [r3, #0]
 8015b76:	2b1f      	cmp	r3, #31
 8015b78:	d903      	bls.n	8015b82 <get_ldnumber+0x34>
 8015b7a:	697b      	ldr	r3, [r7, #20]
 8015b7c:	781b      	ldrb	r3, [r3, #0]
 8015b7e:	2b3a      	cmp	r3, #58	@ 0x3a
 8015b80:	d1f4      	bne.n	8015b6c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8015b82:	697b      	ldr	r3, [r7, #20]
 8015b84:	781b      	ldrb	r3, [r3, #0]
 8015b86:	2b3a      	cmp	r3, #58	@ 0x3a
 8015b88:	d11c      	bne.n	8015bc4 <get_ldnumber+0x76>
			tp = *path;
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8015b90:	68fb      	ldr	r3, [r7, #12]
 8015b92:	1c5a      	adds	r2, r3, #1
 8015b94:	60fa      	str	r2, [r7, #12]
 8015b96:	781b      	ldrb	r3, [r3, #0]
 8015b98:	3b30      	subs	r3, #48	@ 0x30
 8015b9a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8015b9c:	68bb      	ldr	r3, [r7, #8]
 8015b9e:	2b09      	cmp	r3, #9
 8015ba0:	d80e      	bhi.n	8015bc0 <get_ldnumber+0x72>
 8015ba2:	68fa      	ldr	r2, [r7, #12]
 8015ba4:	697b      	ldr	r3, [r7, #20]
 8015ba6:	429a      	cmp	r2, r3
 8015ba8:	d10a      	bne.n	8015bc0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8015baa:	68bb      	ldr	r3, [r7, #8]
 8015bac:	2b00      	cmp	r3, #0
 8015bae:	d107      	bne.n	8015bc0 <get_ldnumber+0x72>
					vol = (int)i;
 8015bb0:	68bb      	ldr	r3, [r7, #8]
 8015bb2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8015bb4:	697b      	ldr	r3, [r7, #20]
 8015bb6:	3301      	adds	r3, #1
 8015bb8:	617b      	str	r3, [r7, #20]
 8015bba:	687b      	ldr	r3, [r7, #4]
 8015bbc:	697a      	ldr	r2, [r7, #20]
 8015bbe:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8015bc0:	693b      	ldr	r3, [r7, #16]
 8015bc2:	e002      	b.n	8015bca <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8015bc4:	2300      	movs	r3, #0
 8015bc6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8015bc8:	693b      	ldr	r3, [r7, #16]
}
 8015bca:	4618      	mov	r0, r3
 8015bcc:	371c      	adds	r7, #28
 8015bce:	46bd      	mov	sp, r7
 8015bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bd4:	4770      	bx	lr
	...

08015bd8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8015bd8:	b580      	push	{r7, lr}
 8015bda:	b082      	sub	sp, #8
 8015bdc:	af00      	add	r7, sp, #0
 8015bde:	6078      	str	r0, [r7, #4]
 8015be0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	2200      	movs	r2, #0
 8015be6:	70da      	strb	r2, [r3, #3]
 8015be8:	687b      	ldr	r3, [r7, #4]
 8015bea:	f04f 32ff 	mov.w	r2, #4294967295
 8015bee:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8015bf0:	6839      	ldr	r1, [r7, #0]
 8015bf2:	6878      	ldr	r0, [r7, #4]
 8015bf4:	f7fe fcfe 	bl	80145f4 <move_window>
 8015bf8:	4603      	mov	r3, r0
 8015bfa:	2b00      	cmp	r3, #0
 8015bfc:	d001      	beq.n	8015c02 <check_fs+0x2a>
 8015bfe:	2304      	movs	r3, #4
 8015c00:	e038      	b.n	8015c74 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	3334      	adds	r3, #52	@ 0x34
 8015c06:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015c0a:	4618      	mov	r0, r3
 8015c0c:	f7fe fa40 	bl	8014090 <ld_word>
 8015c10:	4603      	mov	r3, r0
 8015c12:	461a      	mov	r2, r3
 8015c14:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015c18:	429a      	cmp	r2, r3
 8015c1a:	d001      	beq.n	8015c20 <check_fs+0x48>
 8015c1c:	2303      	movs	r3, #3
 8015c1e:	e029      	b.n	8015c74 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015c26:	2be9      	cmp	r3, #233	@ 0xe9
 8015c28:	d009      	beq.n	8015c3e <check_fs+0x66>
 8015c2a:	687b      	ldr	r3, [r7, #4]
 8015c2c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015c30:	2beb      	cmp	r3, #235	@ 0xeb
 8015c32:	d11e      	bne.n	8015c72 <check_fs+0x9a>
 8015c34:	687b      	ldr	r3, [r7, #4]
 8015c36:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8015c3a:	2b90      	cmp	r3, #144	@ 0x90
 8015c3c:	d119      	bne.n	8015c72 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	3334      	adds	r3, #52	@ 0x34
 8015c42:	3336      	adds	r3, #54	@ 0x36
 8015c44:	4618      	mov	r0, r3
 8015c46:	f7fe fa3c 	bl	80140c2 <ld_dword>
 8015c4a:	4603      	mov	r3, r0
 8015c4c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8015c50:	4a0a      	ldr	r2, [pc, #40]	@ (8015c7c <check_fs+0xa4>)
 8015c52:	4293      	cmp	r3, r2
 8015c54:	d101      	bne.n	8015c5a <check_fs+0x82>
 8015c56:	2300      	movs	r3, #0
 8015c58:	e00c      	b.n	8015c74 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	3334      	adds	r3, #52	@ 0x34
 8015c5e:	3352      	adds	r3, #82	@ 0x52
 8015c60:	4618      	mov	r0, r3
 8015c62:	f7fe fa2e 	bl	80140c2 <ld_dword>
 8015c66:	4603      	mov	r3, r0
 8015c68:	4a05      	ldr	r2, [pc, #20]	@ (8015c80 <check_fs+0xa8>)
 8015c6a:	4293      	cmp	r3, r2
 8015c6c:	d101      	bne.n	8015c72 <check_fs+0x9a>
 8015c6e:	2300      	movs	r3, #0
 8015c70:	e000      	b.n	8015c74 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8015c72:	2302      	movs	r3, #2
}
 8015c74:	4618      	mov	r0, r3
 8015c76:	3708      	adds	r7, #8
 8015c78:	46bd      	mov	sp, r7
 8015c7a:	bd80      	pop	{r7, pc}
 8015c7c:	00544146 	.word	0x00544146
 8015c80:	33544146 	.word	0x33544146

08015c84 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8015c84:	b580      	push	{r7, lr}
 8015c86:	b096      	sub	sp, #88	@ 0x58
 8015c88:	af00      	add	r7, sp, #0
 8015c8a:	60f8      	str	r0, [r7, #12]
 8015c8c:	60b9      	str	r1, [r7, #8]
 8015c8e:	4613      	mov	r3, r2
 8015c90:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8015c92:	68bb      	ldr	r3, [r7, #8]
 8015c94:	2200      	movs	r2, #0
 8015c96:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8015c98:	68f8      	ldr	r0, [r7, #12]
 8015c9a:	f7ff ff58 	bl	8015b4e <get_ldnumber>
 8015c9e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8015ca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	da01      	bge.n	8015caa <find_volume+0x26>
 8015ca6:	230b      	movs	r3, #11
 8015ca8:	e230      	b.n	801610c <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8015caa:	4aa1      	ldr	r2, [pc, #644]	@ (8015f30 <find_volume+0x2ac>)
 8015cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015cae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015cb2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8015cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	d101      	bne.n	8015cbe <find_volume+0x3a>
 8015cba:	230c      	movs	r3, #12
 8015cbc:	e226      	b.n	801610c <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8015cbe:	68bb      	ldr	r3, [r7, #8]
 8015cc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015cc2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8015cc4:	79fb      	ldrb	r3, [r7, #7]
 8015cc6:	f023 0301 	bic.w	r3, r3, #1
 8015cca:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8015ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015cce:	781b      	ldrb	r3, [r3, #0]
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d01a      	beq.n	8015d0a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8015cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015cd6:	785b      	ldrb	r3, [r3, #1]
 8015cd8:	4618      	mov	r0, r3
 8015cda:	f7fe f93b 	bl	8013f54 <disk_status>
 8015cde:	4603      	mov	r3, r0
 8015ce0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8015ce4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015ce8:	f003 0301 	and.w	r3, r3, #1
 8015cec:	2b00      	cmp	r3, #0
 8015cee:	d10c      	bne.n	8015d0a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8015cf0:	79fb      	ldrb	r3, [r7, #7]
 8015cf2:	2b00      	cmp	r3, #0
 8015cf4:	d007      	beq.n	8015d06 <find_volume+0x82>
 8015cf6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015cfa:	f003 0304 	and.w	r3, r3, #4
 8015cfe:	2b00      	cmp	r3, #0
 8015d00:	d001      	beq.n	8015d06 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8015d02:	230a      	movs	r3, #10
 8015d04:	e202      	b.n	801610c <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 8015d06:	2300      	movs	r3, #0
 8015d08:	e200      	b.n	801610c <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8015d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d0c:	2200      	movs	r2, #0
 8015d0e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8015d10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015d12:	b2da      	uxtb	r2, r3
 8015d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d16:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8015d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d1a:	785b      	ldrb	r3, [r3, #1]
 8015d1c:	4618      	mov	r0, r3
 8015d1e:	f7fe f933 	bl	8013f88 <disk_initialize>
 8015d22:	4603      	mov	r3, r0
 8015d24:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8015d28:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015d2c:	f003 0301 	and.w	r3, r3, #1
 8015d30:	2b00      	cmp	r3, #0
 8015d32:	d001      	beq.n	8015d38 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8015d34:	2303      	movs	r3, #3
 8015d36:	e1e9      	b.n	801610c <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8015d38:	79fb      	ldrb	r3, [r7, #7]
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d007      	beq.n	8015d4e <find_volume+0xca>
 8015d3e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015d42:	f003 0304 	and.w	r3, r3, #4
 8015d46:	2b00      	cmp	r3, #0
 8015d48:	d001      	beq.n	8015d4e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8015d4a:	230a      	movs	r3, #10
 8015d4c:	e1de      	b.n	801610c <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8015d4e:	2300      	movs	r3, #0
 8015d50:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8015d52:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015d54:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015d56:	f7ff ff3f 	bl	8015bd8 <check_fs>
 8015d5a:	4603      	mov	r3, r0
 8015d5c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8015d60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015d64:	2b02      	cmp	r3, #2
 8015d66:	d149      	bne.n	8015dfc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015d68:	2300      	movs	r3, #0
 8015d6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8015d6c:	e01e      	b.n	8015dac <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8015d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d70:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015d74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015d76:	011b      	lsls	r3, r3, #4
 8015d78:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8015d7c:	4413      	add	r3, r2
 8015d7e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8015d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d82:	3304      	adds	r3, #4
 8015d84:	781b      	ldrb	r3, [r3, #0]
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	d006      	beq.n	8015d98 <find_volume+0x114>
 8015d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d8c:	3308      	adds	r3, #8
 8015d8e:	4618      	mov	r0, r3
 8015d90:	f7fe f997 	bl	80140c2 <ld_dword>
 8015d94:	4602      	mov	r2, r0
 8015d96:	e000      	b.n	8015d9a <find_volume+0x116>
 8015d98:	2200      	movs	r2, #0
 8015d9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015d9c:	009b      	lsls	r3, r3, #2
 8015d9e:	3358      	adds	r3, #88	@ 0x58
 8015da0:	443b      	add	r3, r7
 8015da2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015da6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015da8:	3301      	adds	r3, #1
 8015daa:	643b      	str	r3, [r7, #64]	@ 0x40
 8015dac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015dae:	2b03      	cmp	r3, #3
 8015db0:	d9dd      	bls.n	8015d6e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8015db2:	2300      	movs	r3, #0
 8015db4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8015db6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d002      	beq.n	8015dc2 <find_volume+0x13e>
 8015dbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015dbe:	3b01      	subs	r3, #1
 8015dc0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8015dc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015dc4:	009b      	lsls	r3, r3, #2
 8015dc6:	3358      	adds	r3, #88	@ 0x58
 8015dc8:	443b      	add	r3, r7
 8015dca:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8015dce:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8015dd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d005      	beq.n	8015de2 <find_volume+0x15e>
 8015dd6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015dd8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015dda:	f7ff fefd 	bl	8015bd8 <check_fs>
 8015dde:	4603      	mov	r3, r0
 8015de0:	e000      	b.n	8015de4 <find_volume+0x160>
 8015de2:	2303      	movs	r3, #3
 8015de4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8015de8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015dec:	2b01      	cmp	r3, #1
 8015dee:	d905      	bls.n	8015dfc <find_volume+0x178>
 8015df0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015df2:	3301      	adds	r3, #1
 8015df4:	643b      	str	r3, [r7, #64]	@ 0x40
 8015df6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015df8:	2b03      	cmp	r3, #3
 8015dfa:	d9e2      	bls.n	8015dc2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8015dfc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015e00:	2b04      	cmp	r3, #4
 8015e02:	d101      	bne.n	8015e08 <find_volume+0x184>
 8015e04:	2301      	movs	r3, #1
 8015e06:	e181      	b.n	801610c <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8015e08:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015e0c:	2b01      	cmp	r3, #1
 8015e0e:	d901      	bls.n	8015e14 <find_volume+0x190>
 8015e10:	230d      	movs	r3, #13
 8015e12:	e17b      	b.n	801610c <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8015e14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e16:	3334      	adds	r3, #52	@ 0x34
 8015e18:	330b      	adds	r3, #11
 8015e1a:	4618      	mov	r0, r3
 8015e1c:	f7fe f938 	bl	8014090 <ld_word>
 8015e20:	4603      	mov	r3, r0
 8015e22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015e26:	d001      	beq.n	8015e2c <find_volume+0x1a8>
 8015e28:	230d      	movs	r3, #13
 8015e2a:	e16f      	b.n	801610c <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8015e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e2e:	3334      	adds	r3, #52	@ 0x34
 8015e30:	3316      	adds	r3, #22
 8015e32:	4618      	mov	r0, r3
 8015e34:	f7fe f92c 	bl	8014090 <ld_word>
 8015e38:	4603      	mov	r3, r0
 8015e3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8015e3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	d106      	bne.n	8015e50 <find_volume+0x1cc>
 8015e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e44:	3334      	adds	r3, #52	@ 0x34
 8015e46:	3324      	adds	r3, #36	@ 0x24
 8015e48:	4618      	mov	r0, r3
 8015e4a:	f7fe f93a 	bl	80140c2 <ld_dword>
 8015e4e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8015e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e52:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015e54:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8015e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e58:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8015e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e5e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8015e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e62:	789b      	ldrb	r3, [r3, #2]
 8015e64:	2b01      	cmp	r3, #1
 8015e66:	d005      	beq.n	8015e74 <find_volume+0x1f0>
 8015e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e6a:	789b      	ldrb	r3, [r3, #2]
 8015e6c:	2b02      	cmp	r3, #2
 8015e6e:	d001      	beq.n	8015e74 <find_volume+0x1f0>
 8015e70:	230d      	movs	r3, #13
 8015e72:	e14b      	b.n	801610c <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8015e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e76:	789b      	ldrb	r3, [r3, #2]
 8015e78:	461a      	mov	r2, r3
 8015e7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015e7c:	fb02 f303 	mul.w	r3, r2, r3
 8015e80:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8015e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015e88:	461a      	mov	r2, r3
 8015e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e8c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8015e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e90:	895b      	ldrh	r3, [r3, #10]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	d008      	beq.n	8015ea8 <find_volume+0x224>
 8015e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e98:	895b      	ldrh	r3, [r3, #10]
 8015e9a:	461a      	mov	r2, r3
 8015e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e9e:	895b      	ldrh	r3, [r3, #10]
 8015ea0:	3b01      	subs	r3, #1
 8015ea2:	4013      	ands	r3, r2
 8015ea4:	2b00      	cmp	r3, #0
 8015ea6:	d001      	beq.n	8015eac <find_volume+0x228>
 8015ea8:	230d      	movs	r3, #13
 8015eaa:	e12f      	b.n	801610c <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8015eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015eae:	3334      	adds	r3, #52	@ 0x34
 8015eb0:	3311      	adds	r3, #17
 8015eb2:	4618      	mov	r0, r3
 8015eb4:	f7fe f8ec 	bl	8014090 <ld_word>
 8015eb8:	4603      	mov	r3, r0
 8015eba:	461a      	mov	r2, r3
 8015ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ebe:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8015ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ec2:	891b      	ldrh	r3, [r3, #8]
 8015ec4:	f003 030f 	and.w	r3, r3, #15
 8015ec8:	b29b      	uxth	r3, r3
 8015eca:	2b00      	cmp	r3, #0
 8015ecc:	d001      	beq.n	8015ed2 <find_volume+0x24e>
 8015ece:	230d      	movs	r3, #13
 8015ed0:	e11c      	b.n	801610c <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8015ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ed4:	3334      	adds	r3, #52	@ 0x34
 8015ed6:	3313      	adds	r3, #19
 8015ed8:	4618      	mov	r0, r3
 8015eda:	f7fe f8d9 	bl	8014090 <ld_word>
 8015ede:	4603      	mov	r3, r0
 8015ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8015ee2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	d106      	bne.n	8015ef6 <find_volume+0x272>
 8015ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015eea:	3334      	adds	r3, #52	@ 0x34
 8015eec:	3320      	adds	r3, #32
 8015eee:	4618      	mov	r0, r3
 8015ef0:	f7fe f8e7 	bl	80140c2 <ld_dword>
 8015ef4:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8015ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ef8:	3334      	adds	r3, #52	@ 0x34
 8015efa:	330e      	adds	r3, #14
 8015efc:	4618      	mov	r0, r3
 8015efe:	f7fe f8c7 	bl	8014090 <ld_word>
 8015f02:	4603      	mov	r3, r0
 8015f04:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8015f06:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015f08:	2b00      	cmp	r3, #0
 8015f0a:	d101      	bne.n	8015f10 <find_volume+0x28c>
 8015f0c:	230d      	movs	r3, #13
 8015f0e:	e0fd      	b.n	801610c <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8015f10:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8015f12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015f14:	4413      	add	r3, r2
 8015f16:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015f18:	8912      	ldrh	r2, [r2, #8]
 8015f1a:	0912      	lsrs	r2, r2, #4
 8015f1c:	b292      	uxth	r2, r2
 8015f1e:	4413      	add	r3, r2
 8015f20:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8015f22:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f26:	429a      	cmp	r2, r3
 8015f28:	d204      	bcs.n	8015f34 <find_volume+0x2b0>
 8015f2a:	230d      	movs	r3, #13
 8015f2c:	e0ee      	b.n	801610c <find_volume+0x488>
 8015f2e:	bf00      	nop
 8015f30:	2000298c 	.word	0x2000298c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8015f34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f38:	1ad3      	subs	r3, r2, r3
 8015f3a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015f3c:	8952      	ldrh	r2, [r2, #10]
 8015f3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8015f42:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8015f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	d101      	bne.n	8015f4e <find_volume+0x2ca>
 8015f4a:	230d      	movs	r3, #13
 8015f4c:	e0de      	b.n	801610c <find_volume+0x488>
		fmt = FS_FAT32;
 8015f4e:	2303      	movs	r3, #3
 8015f50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8015f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f56:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8015f5a:	4293      	cmp	r3, r2
 8015f5c:	d802      	bhi.n	8015f64 <find_volume+0x2e0>
 8015f5e:	2302      	movs	r3, #2
 8015f60:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8015f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f66:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8015f6a:	4293      	cmp	r3, r2
 8015f6c:	d802      	bhi.n	8015f74 <find_volume+0x2f0>
 8015f6e:	2301      	movs	r3, #1
 8015f70:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8015f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f76:	1c9a      	adds	r2, r3, #2
 8015f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f7a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8015f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f7e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015f80:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8015f82:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8015f84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015f86:	441a      	add	r2, r3
 8015f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f8a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8015f8c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f90:	441a      	add	r2, r3
 8015f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f94:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8015f96:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015f9a:	2b03      	cmp	r3, #3
 8015f9c:	d11e      	bne.n	8015fdc <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8015f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fa0:	3334      	adds	r3, #52	@ 0x34
 8015fa2:	332a      	adds	r3, #42	@ 0x2a
 8015fa4:	4618      	mov	r0, r3
 8015fa6:	f7fe f873 	bl	8014090 <ld_word>
 8015faa:	4603      	mov	r3, r0
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	d001      	beq.n	8015fb4 <find_volume+0x330>
 8015fb0:	230d      	movs	r3, #13
 8015fb2:	e0ab      	b.n	801610c <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8015fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fb6:	891b      	ldrh	r3, [r3, #8]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d001      	beq.n	8015fc0 <find_volume+0x33c>
 8015fbc:	230d      	movs	r3, #13
 8015fbe:	e0a5      	b.n	801610c <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8015fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fc2:	3334      	adds	r3, #52	@ 0x34
 8015fc4:	332c      	adds	r3, #44	@ 0x2c
 8015fc6:	4618      	mov	r0, r3
 8015fc8:	f7fe f87b 	bl	80140c2 <ld_dword>
 8015fcc:	4602      	mov	r2, r0
 8015fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fd0:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8015fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fd4:	699b      	ldr	r3, [r3, #24]
 8015fd6:	009b      	lsls	r3, r3, #2
 8015fd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8015fda:	e01f      	b.n	801601c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8015fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fde:	891b      	ldrh	r3, [r3, #8]
 8015fe0:	2b00      	cmp	r3, #0
 8015fe2:	d101      	bne.n	8015fe8 <find_volume+0x364>
 8015fe4:	230d      	movs	r3, #13
 8015fe6:	e091      	b.n	801610c <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8015fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015fec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015fee:	441a      	add	r2, r3
 8015ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ff2:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8015ff4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015ff8:	2b02      	cmp	r3, #2
 8015ffa:	d103      	bne.n	8016004 <find_volume+0x380>
 8015ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ffe:	699b      	ldr	r3, [r3, #24]
 8016000:	005b      	lsls	r3, r3, #1
 8016002:	e00a      	b.n	801601a <find_volume+0x396>
 8016004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016006:	699a      	ldr	r2, [r3, #24]
 8016008:	4613      	mov	r3, r2
 801600a:	005b      	lsls	r3, r3, #1
 801600c:	4413      	add	r3, r2
 801600e:	085a      	lsrs	r2, r3, #1
 8016010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016012:	699b      	ldr	r3, [r3, #24]
 8016014:	f003 0301 	and.w	r3, r3, #1
 8016018:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801601a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801601c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801601e:	69da      	ldr	r2, [r3, #28]
 8016020:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016022:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8016026:	0a5b      	lsrs	r3, r3, #9
 8016028:	429a      	cmp	r2, r3
 801602a:	d201      	bcs.n	8016030 <find_volume+0x3ac>
 801602c:	230d      	movs	r3, #13
 801602e:	e06d      	b.n	801610c <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8016030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016032:	f04f 32ff 	mov.w	r2, #4294967295
 8016036:	615a      	str	r2, [r3, #20]
 8016038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801603a:	695a      	ldr	r2, [r3, #20]
 801603c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801603e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8016040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016042:	2280      	movs	r2, #128	@ 0x80
 8016044:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8016046:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801604a:	2b03      	cmp	r3, #3
 801604c:	d149      	bne.n	80160e2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801604e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016050:	3334      	adds	r3, #52	@ 0x34
 8016052:	3330      	adds	r3, #48	@ 0x30
 8016054:	4618      	mov	r0, r3
 8016056:	f7fe f81b 	bl	8014090 <ld_word>
 801605a:	4603      	mov	r3, r0
 801605c:	2b01      	cmp	r3, #1
 801605e:	d140      	bne.n	80160e2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8016060:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016062:	3301      	adds	r3, #1
 8016064:	4619      	mov	r1, r3
 8016066:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016068:	f7fe fac4 	bl	80145f4 <move_window>
 801606c:	4603      	mov	r3, r0
 801606e:	2b00      	cmp	r3, #0
 8016070:	d137      	bne.n	80160e2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8016072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016074:	2200      	movs	r2, #0
 8016076:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8016078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801607a:	3334      	adds	r3, #52	@ 0x34
 801607c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016080:	4618      	mov	r0, r3
 8016082:	f7fe f805 	bl	8014090 <ld_word>
 8016086:	4603      	mov	r3, r0
 8016088:	461a      	mov	r2, r3
 801608a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801608e:	429a      	cmp	r2, r3
 8016090:	d127      	bne.n	80160e2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8016092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016094:	3334      	adds	r3, #52	@ 0x34
 8016096:	4618      	mov	r0, r3
 8016098:	f7fe f813 	bl	80140c2 <ld_dword>
 801609c:	4603      	mov	r3, r0
 801609e:	4a1d      	ldr	r2, [pc, #116]	@ (8016114 <find_volume+0x490>)
 80160a0:	4293      	cmp	r3, r2
 80160a2:	d11e      	bne.n	80160e2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80160a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160a6:	3334      	adds	r3, #52	@ 0x34
 80160a8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80160ac:	4618      	mov	r0, r3
 80160ae:	f7fe f808 	bl	80140c2 <ld_dword>
 80160b2:	4603      	mov	r3, r0
 80160b4:	4a18      	ldr	r2, [pc, #96]	@ (8016118 <find_volume+0x494>)
 80160b6:	4293      	cmp	r3, r2
 80160b8:	d113      	bne.n	80160e2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80160ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160bc:	3334      	adds	r3, #52	@ 0x34
 80160be:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80160c2:	4618      	mov	r0, r3
 80160c4:	f7fd fffd 	bl	80140c2 <ld_dword>
 80160c8:	4602      	mov	r2, r0
 80160ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160cc:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80160ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160d0:	3334      	adds	r3, #52	@ 0x34
 80160d2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80160d6:	4618      	mov	r0, r3
 80160d8:	f7fd fff3 	bl	80140c2 <ld_dword>
 80160dc:	4602      	mov	r2, r0
 80160de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160e0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80160e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160e4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80160e8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80160ea:	4b0c      	ldr	r3, [pc, #48]	@ (801611c <find_volume+0x498>)
 80160ec:	881b      	ldrh	r3, [r3, #0]
 80160ee:	3301      	adds	r3, #1
 80160f0:	b29a      	uxth	r2, r3
 80160f2:	4b0a      	ldr	r3, [pc, #40]	@ (801611c <find_volume+0x498>)
 80160f4:	801a      	strh	r2, [r3, #0]
 80160f6:	4b09      	ldr	r3, [pc, #36]	@ (801611c <find_volume+0x498>)
 80160f8:	881a      	ldrh	r2, [r3, #0]
 80160fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160fc:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80160fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016100:	4a07      	ldr	r2, [pc, #28]	@ (8016120 <find_volume+0x49c>)
 8016102:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8016104:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016106:	f7fe fa0d 	bl	8014524 <clear_lock>
#endif
	return FR_OK;
 801610a:	2300      	movs	r3, #0
}
 801610c:	4618      	mov	r0, r3
 801610e:	3758      	adds	r7, #88	@ 0x58
 8016110:	46bd      	mov	sp, r7
 8016112:	bd80      	pop	{r7, pc}
 8016114:	41615252 	.word	0x41615252
 8016118:	61417272 	.word	0x61417272
 801611c:	20002990 	.word	0x20002990
 8016120:	200029b4 	.word	0x200029b4

08016124 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8016124:	b580      	push	{r7, lr}
 8016126:	b084      	sub	sp, #16
 8016128:	af00      	add	r7, sp, #0
 801612a:	6078      	str	r0, [r7, #4]
 801612c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801612e:	2309      	movs	r3, #9
 8016130:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	2b00      	cmp	r3, #0
 8016136:	d01c      	beq.n	8016172 <validate+0x4e>
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	681b      	ldr	r3, [r3, #0]
 801613c:	2b00      	cmp	r3, #0
 801613e:	d018      	beq.n	8016172 <validate+0x4e>
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	681b      	ldr	r3, [r3, #0]
 8016144:	781b      	ldrb	r3, [r3, #0]
 8016146:	2b00      	cmp	r3, #0
 8016148:	d013      	beq.n	8016172 <validate+0x4e>
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	889a      	ldrh	r2, [r3, #4]
 801614e:	687b      	ldr	r3, [r7, #4]
 8016150:	681b      	ldr	r3, [r3, #0]
 8016152:	88db      	ldrh	r3, [r3, #6]
 8016154:	429a      	cmp	r2, r3
 8016156:	d10c      	bne.n	8016172 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	681b      	ldr	r3, [r3, #0]
 801615c:	785b      	ldrb	r3, [r3, #1]
 801615e:	4618      	mov	r0, r3
 8016160:	f7fd fef8 	bl	8013f54 <disk_status>
 8016164:	4603      	mov	r3, r0
 8016166:	f003 0301 	and.w	r3, r3, #1
 801616a:	2b00      	cmp	r3, #0
 801616c:	d101      	bne.n	8016172 <validate+0x4e>
			res = FR_OK;
 801616e:	2300      	movs	r3, #0
 8016170:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8016172:	7bfb      	ldrb	r3, [r7, #15]
 8016174:	2b00      	cmp	r3, #0
 8016176:	d102      	bne.n	801617e <validate+0x5a>
 8016178:	687b      	ldr	r3, [r7, #4]
 801617a:	681b      	ldr	r3, [r3, #0]
 801617c:	e000      	b.n	8016180 <validate+0x5c>
 801617e:	2300      	movs	r3, #0
 8016180:	683a      	ldr	r2, [r7, #0]
 8016182:	6013      	str	r3, [r2, #0]
	return res;
 8016184:	7bfb      	ldrb	r3, [r7, #15]
}
 8016186:	4618      	mov	r0, r3
 8016188:	3710      	adds	r7, #16
 801618a:	46bd      	mov	sp, r7
 801618c:	bd80      	pop	{r7, pc}
	...

08016190 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8016190:	b580      	push	{r7, lr}
 8016192:	b088      	sub	sp, #32
 8016194:	af00      	add	r7, sp, #0
 8016196:	60f8      	str	r0, [r7, #12]
 8016198:	60b9      	str	r1, [r7, #8]
 801619a:	4613      	mov	r3, r2
 801619c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801619e:	68bb      	ldr	r3, [r7, #8]
 80161a0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80161a2:	f107 0310 	add.w	r3, r7, #16
 80161a6:	4618      	mov	r0, r3
 80161a8:	f7ff fcd1 	bl	8015b4e <get_ldnumber>
 80161ac:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80161ae:	69fb      	ldr	r3, [r7, #28]
 80161b0:	2b00      	cmp	r3, #0
 80161b2:	da01      	bge.n	80161b8 <f_mount+0x28>
 80161b4:	230b      	movs	r3, #11
 80161b6:	e02b      	b.n	8016210 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80161b8:	4a17      	ldr	r2, [pc, #92]	@ (8016218 <f_mount+0x88>)
 80161ba:	69fb      	ldr	r3, [r7, #28]
 80161bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80161c0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80161c2:	69bb      	ldr	r3, [r7, #24]
 80161c4:	2b00      	cmp	r3, #0
 80161c6:	d005      	beq.n	80161d4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80161c8:	69b8      	ldr	r0, [r7, #24]
 80161ca:	f7fe f9ab 	bl	8014524 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80161ce:	69bb      	ldr	r3, [r7, #24]
 80161d0:	2200      	movs	r2, #0
 80161d2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80161d4:	68fb      	ldr	r3, [r7, #12]
 80161d6:	2b00      	cmp	r3, #0
 80161d8:	d002      	beq.n	80161e0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80161da:	68fb      	ldr	r3, [r7, #12]
 80161dc:	2200      	movs	r2, #0
 80161de:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80161e0:	68fa      	ldr	r2, [r7, #12]
 80161e2:	490d      	ldr	r1, [pc, #52]	@ (8016218 <f_mount+0x88>)
 80161e4:	69fb      	ldr	r3, [r7, #28]
 80161e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80161ea:	68fb      	ldr	r3, [r7, #12]
 80161ec:	2b00      	cmp	r3, #0
 80161ee:	d002      	beq.n	80161f6 <f_mount+0x66>
 80161f0:	79fb      	ldrb	r3, [r7, #7]
 80161f2:	2b01      	cmp	r3, #1
 80161f4:	d001      	beq.n	80161fa <f_mount+0x6a>
 80161f6:	2300      	movs	r3, #0
 80161f8:	e00a      	b.n	8016210 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80161fa:	f107 010c 	add.w	r1, r7, #12
 80161fe:	f107 0308 	add.w	r3, r7, #8
 8016202:	2200      	movs	r2, #0
 8016204:	4618      	mov	r0, r3
 8016206:	f7ff fd3d 	bl	8015c84 <find_volume>
 801620a:	4603      	mov	r3, r0
 801620c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801620e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016210:	4618      	mov	r0, r3
 8016212:	3720      	adds	r7, #32
 8016214:	46bd      	mov	sp, r7
 8016216:	bd80      	pop	{r7, pc}
 8016218:	2000298c 	.word	0x2000298c

0801621c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801621c:	b580      	push	{r7, lr}
 801621e:	b09a      	sub	sp, #104	@ 0x68
 8016220:	af00      	add	r7, sp, #0
 8016222:	60f8      	str	r0, [r7, #12]
 8016224:	60b9      	str	r1, [r7, #8]
 8016226:	4613      	mov	r3, r2
 8016228:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801622a:	68fb      	ldr	r3, [r7, #12]
 801622c:	2b00      	cmp	r3, #0
 801622e:	d101      	bne.n	8016234 <f_open+0x18>
 8016230:	2309      	movs	r3, #9
 8016232:	e1a9      	b.n	8016588 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8016234:	79fb      	ldrb	r3, [r7, #7]
 8016236:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801623a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801623c:	79fa      	ldrb	r2, [r7, #7]
 801623e:	f107 0114 	add.w	r1, r7, #20
 8016242:	f107 0308 	add.w	r3, r7, #8
 8016246:	4618      	mov	r0, r3
 8016248:	f7ff fd1c 	bl	8015c84 <find_volume>
 801624c:	4603      	mov	r3, r0
 801624e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8016252:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016256:	2b00      	cmp	r3, #0
 8016258:	f040 818d 	bne.w	8016576 <f_open+0x35a>
		dj.obj.fs = fs;
 801625c:	697b      	ldr	r3, [r7, #20]
 801625e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8016260:	68ba      	ldr	r2, [r7, #8]
 8016262:	f107 0318 	add.w	r3, r7, #24
 8016266:	4611      	mov	r1, r2
 8016268:	4618      	mov	r0, r3
 801626a:	f7ff fbff 	bl	8015a6c <follow_path>
 801626e:	4603      	mov	r3, r0
 8016270:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8016274:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016278:	2b00      	cmp	r3, #0
 801627a:	d118      	bne.n	80162ae <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801627c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016280:	b25b      	sxtb	r3, r3
 8016282:	2b00      	cmp	r3, #0
 8016284:	da03      	bge.n	801628e <f_open+0x72>
				res = FR_INVALID_NAME;
 8016286:	2306      	movs	r3, #6
 8016288:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 801628c:	e00f      	b.n	80162ae <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801628e:	79fb      	ldrb	r3, [r7, #7]
 8016290:	2b01      	cmp	r3, #1
 8016292:	bf8c      	ite	hi
 8016294:	2301      	movhi	r3, #1
 8016296:	2300      	movls	r3, #0
 8016298:	b2db      	uxtb	r3, r3
 801629a:	461a      	mov	r2, r3
 801629c:	f107 0318 	add.w	r3, r7, #24
 80162a0:	4611      	mov	r1, r2
 80162a2:	4618      	mov	r0, r3
 80162a4:	f7fd fff6 	bl	8014294 <chk_lock>
 80162a8:	4603      	mov	r3, r0
 80162aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80162ae:	79fb      	ldrb	r3, [r7, #7]
 80162b0:	f003 031c 	and.w	r3, r3, #28
 80162b4:	2b00      	cmp	r3, #0
 80162b6:	d07f      	beq.n	80163b8 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 80162b8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80162bc:	2b00      	cmp	r3, #0
 80162be:	d017      	beq.n	80162f0 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80162c0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80162c4:	2b04      	cmp	r3, #4
 80162c6:	d10e      	bne.n	80162e6 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80162c8:	f7fe f840 	bl	801434c <enq_lock>
 80162cc:	4603      	mov	r3, r0
 80162ce:	2b00      	cmp	r3, #0
 80162d0:	d006      	beq.n	80162e0 <f_open+0xc4>
 80162d2:	f107 0318 	add.w	r3, r7, #24
 80162d6:	4618      	mov	r0, r3
 80162d8:	f7ff f918 	bl	801550c <dir_register>
 80162dc:	4603      	mov	r3, r0
 80162de:	e000      	b.n	80162e2 <f_open+0xc6>
 80162e0:	2312      	movs	r3, #18
 80162e2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80162e6:	79fb      	ldrb	r3, [r7, #7]
 80162e8:	f043 0308 	orr.w	r3, r3, #8
 80162ec:	71fb      	strb	r3, [r7, #7]
 80162ee:	e010      	b.n	8016312 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80162f0:	7fbb      	ldrb	r3, [r7, #30]
 80162f2:	f003 0311 	and.w	r3, r3, #17
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	d003      	beq.n	8016302 <f_open+0xe6>
					res = FR_DENIED;
 80162fa:	2307      	movs	r3, #7
 80162fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016300:	e007      	b.n	8016312 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8016302:	79fb      	ldrb	r3, [r7, #7]
 8016304:	f003 0304 	and.w	r3, r3, #4
 8016308:	2b00      	cmp	r3, #0
 801630a:	d002      	beq.n	8016312 <f_open+0xf6>
 801630c:	2308      	movs	r3, #8
 801630e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8016312:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016316:	2b00      	cmp	r3, #0
 8016318:	d168      	bne.n	80163ec <f_open+0x1d0>
 801631a:	79fb      	ldrb	r3, [r7, #7]
 801631c:	f003 0308 	and.w	r3, r3, #8
 8016320:	2b00      	cmp	r3, #0
 8016322:	d063      	beq.n	80163ec <f_open+0x1d0>
				dw = GET_FATTIME();
 8016324:	f7fc f974 	bl	8012610 <get_fattime>
 8016328:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801632a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801632c:	330e      	adds	r3, #14
 801632e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016330:	4618      	mov	r0, r3
 8016332:	f7fd ff04 	bl	801413e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8016336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016338:	3316      	adds	r3, #22
 801633a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801633c:	4618      	mov	r0, r3
 801633e:	f7fd fefe 	bl	801413e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8016342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016344:	330b      	adds	r3, #11
 8016346:	2220      	movs	r2, #32
 8016348:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801634a:	697b      	ldr	r3, [r7, #20]
 801634c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801634e:	4611      	mov	r1, r2
 8016350:	4618      	mov	r0, r3
 8016352:	f7fe fe53 	bl	8014ffc <ld_clust>
 8016356:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8016358:	697b      	ldr	r3, [r7, #20]
 801635a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801635c:	2200      	movs	r2, #0
 801635e:	4618      	mov	r0, r3
 8016360:	f7fe fe6b 	bl	801503a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8016364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016366:	331c      	adds	r3, #28
 8016368:	2100      	movs	r1, #0
 801636a:	4618      	mov	r0, r3
 801636c:	f7fd fee7 	bl	801413e <st_dword>
					fs->wflag = 1;
 8016370:	697b      	ldr	r3, [r7, #20]
 8016372:	2201      	movs	r2, #1
 8016374:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8016376:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016378:	2b00      	cmp	r3, #0
 801637a:	d037      	beq.n	80163ec <f_open+0x1d0>
						dw = fs->winsect;
 801637c:	697b      	ldr	r3, [r7, #20]
 801637e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016380:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8016382:	f107 0318 	add.w	r3, r7, #24
 8016386:	2200      	movs	r2, #0
 8016388:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801638a:	4618      	mov	r0, r3
 801638c:	f7fe fb7e 	bl	8014a8c <remove_chain>
 8016390:	4603      	mov	r3, r0
 8016392:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8016396:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801639a:	2b00      	cmp	r3, #0
 801639c:	d126      	bne.n	80163ec <f_open+0x1d0>
							res = move_window(fs, dw);
 801639e:	697b      	ldr	r3, [r7, #20]
 80163a0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80163a2:	4618      	mov	r0, r3
 80163a4:	f7fe f926 	bl	80145f4 <move_window>
 80163a8:	4603      	mov	r3, r0
 80163aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80163ae:	697b      	ldr	r3, [r7, #20]
 80163b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80163b2:	3a01      	subs	r2, #1
 80163b4:	611a      	str	r2, [r3, #16]
 80163b6:	e019      	b.n	80163ec <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80163b8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80163bc:	2b00      	cmp	r3, #0
 80163be:	d115      	bne.n	80163ec <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80163c0:	7fbb      	ldrb	r3, [r7, #30]
 80163c2:	f003 0310 	and.w	r3, r3, #16
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d003      	beq.n	80163d2 <f_open+0x1b6>
					res = FR_NO_FILE;
 80163ca:	2304      	movs	r3, #4
 80163cc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80163d0:	e00c      	b.n	80163ec <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80163d2:	79fb      	ldrb	r3, [r7, #7]
 80163d4:	f003 0302 	and.w	r3, r3, #2
 80163d8:	2b00      	cmp	r3, #0
 80163da:	d007      	beq.n	80163ec <f_open+0x1d0>
 80163dc:	7fbb      	ldrb	r3, [r7, #30]
 80163de:	f003 0301 	and.w	r3, r3, #1
 80163e2:	2b00      	cmp	r3, #0
 80163e4:	d002      	beq.n	80163ec <f_open+0x1d0>
						res = FR_DENIED;
 80163e6:	2307      	movs	r3, #7
 80163e8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80163ec:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80163f0:	2b00      	cmp	r3, #0
 80163f2:	d126      	bne.n	8016442 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80163f4:	79fb      	ldrb	r3, [r7, #7]
 80163f6:	f003 0308 	and.w	r3, r3, #8
 80163fa:	2b00      	cmp	r3, #0
 80163fc:	d003      	beq.n	8016406 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80163fe:	79fb      	ldrb	r3, [r7, #7]
 8016400:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016404:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8016406:	697b      	ldr	r3, [r7, #20]
 8016408:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801640a:	68fb      	ldr	r3, [r7, #12]
 801640c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 801640e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016410:	68fb      	ldr	r3, [r7, #12]
 8016412:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016414:	79fb      	ldrb	r3, [r7, #7]
 8016416:	2b01      	cmp	r3, #1
 8016418:	bf8c      	ite	hi
 801641a:	2301      	movhi	r3, #1
 801641c:	2300      	movls	r3, #0
 801641e:	b2db      	uxtb	r3, r3
 8016420:	461a      	mov	r2, r3
 8016422:	f107 0318 	add.w	r3, r7, #24
 8016426:	4611      	mov	r1, r2
 8016428:	4618      	mov	r0, r3
 801642a:	f7fd ffb1 	bl	8014390 <inc_lock>
 801642e:	4602      	mov	r2, r0
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8016434:	68fb      	ldr	r3, [r7, #12]
 8016436:	691b      	ldr	r3, [r3, #16]
 8016438:	2b00      	cmp	r3, #0
 801643a:	d102      	bne.n	8016442 <f_open+0x226>
 801643c:	2302      	movs	r3, #2
 801643e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8016442:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016446:	2b00      	cmp	r3, #0
 8016448:	f040 8095 	bne.w	8016576 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801644c:	697b      	ldr	r3, [r7, #20]
 801644e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016450:	4611      	mov	r1, r2
 8016452:	4618      	mov	r0, r3
 8016454:	f7fe fdd2 	bl	8014ffc <ld_clust>
 8016458:	4602      	mov	r2, r0
 801645a:	68fb      	ldr	r3, [r7, #12]
 801645c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801645e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016460:	331c      	adds	r3, #28
 8016462:	4618      	mov	r0, r3
 8016464:	f7fd fe2d 	bl	80140c2 <ld_dword>
 8016468:	4602      	mov	r2, r0
 801646a:	68fb      	ldr	r3, [r7, #12]
 801646c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801646e:	68fb      	ldr	r3, [r7, #12]
 8016470:	2200      	movs	r2, #0
 8016472:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8016474:	697a      	ldr	r2, [r7, #20]
 8016476:	68fb      	ldr	r3, [r7, #12]
 8016478:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801647a:	697b      	ldr	r3, [r7, #20]
 801647c:	88da      	ldrh	r2, [r3, #6]
 801647e:	68fb      	ldr	r3, [r7, #12]
 8016480:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8016482:	68fb      	ldr	r3, [r7, #12]
 8016484:	79fa      	ldrb	r2, [r7, #7]
 8016486:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8016488:	68fb      	ldr	r3, [r7, #12]
 801648a:	2200      	movs	r2, #0
 801648c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801648e:	68fb      	ldr	r3, [r7, #12]
 8016490:	2200      	movs	r2, #0
 8016492:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8016494:	68fb      	ldr	r3, [r7, #12]
 8016496:	2200      	movs	r2, #0
 8016498:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801649a:	68fb      	ldr	r3, [r7, #12]
 801649c:	3330      	adds	r3, #48	@ 0x30
 801649e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80164a2:	2100      	movs	r1, #0
 80164a4:	4618      	mov	r0, r3
 80164a6:	f7fd fe97 	bl	80141d8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80164aa:	79fb      	ldrb	r3, [r7, #7]
 80164ac:	f003 0320 	and.w	r3, r3, #32
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	d060      	beq.n	8016576 <f_open+0x35a>
 80164b4:	68fb      	ldr	r3, [r7, #12]
 80164b6:	68db      	ldr	r3, [r3, #12]
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	d05c      	beq.n	8016576 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80164bc:	68fb      	ldr	r3, [r7, #12]
 80164be:	68da      	ldr	r2, [r3, #12]
 80164c0:	68fb      	ldr	r3, [r7, #12]
 80164c2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80164c4:	697b      	ldr	r3, [r7, #20]
 80164c6:	895b      	ldrh	r3, [r3, #10]
 80164c8:	025b      	lsls	r3, r3, #9
 80164ca:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80164cc:	68fb      	ldr	r3, [r7, #12]
 80164ce:	689b      	ldr	r3, [r3, #8]
 80164d0:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80164d2:	68fb      	ldr	r3, [r7, #12]
 80164d4:	68db      	ldr	r3, [r3, #12]
 80164d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80164d8:	e016      	b.n	8016508 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 80164da:	68fb      	ldr	r3, [r7, #12]
 80164dc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80164de:	4618      	mov	r0, r3
 80164e0:	f7fe f943 	bl	801476a <get_fat>
 80164e4:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80164e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80164e8:	2b01      	cmp	r3, #1
 80164ea:	d802      	bhi.n	80164f2 <f_open+0x2d6>
 80164ec:	2302      	movs	r3, #2
 80164ee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80164f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80164f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164f8:	d102      	bne.n	8016500 <f_open+0x2e4>
 80164fa:	2301      	movs	r3, #1
 80164fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016500:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016502:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016504:	1ad3      	subs	r3, r2, r3
 8016506:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016508:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801650c:	2b00      	cmp	r3, #0
 801650e:	d103      	bne.n	8016518 <f_open+0x2fc>
 8016510:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016512:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016514:	429a      	cmp	r2, r3
 8016516:	d8e0      	bhi.n	80164da <f_open+0x2be>
				}
				fp->clust = clst;
 8016518:	68fb      	ldr	r3, [r7, #12]
 801651a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801651c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801651e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016522:	2b00      	cmp	r3, #0
 8016524:	d127      	bne.n	8016576 <f_open+0x35a>
 8016526:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016528:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801652c:	2b00      	cmp	r3, #0
 801652e:	d022      	beq.n	8016576 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8016530:	697b      	ldr	r3, [r7, #20]
 8016532:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016534:	4618      	mov	r0, r3
 8016536:	f7fe f8f9 	bl	801472c <clust2sect>
 801653a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 801653c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801653e:	2b00      	cmp	r3, #0
 8016540:	d103      	bne.n	801654a <f_open+0x32e>
						res = FR_INT_ERR;
 8016542:	2302      	movs	r3, #2
 8016544:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016548:	e015      	b.n	8016576 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801654a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801654c:	0a5a      	lsrs	r2, r3, #9
 801654e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016550:	441a      	add	r2, r3
 8016552:	68fb      	ldr	r3, [r7, #12]
 8016554:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8016556:	697b      	ldr	r3, [r7, #20]
 8016558:	7858      	ldrb	r0, [r3, #1]
 801655a:	68fb      	ldr	r3, [r7, #12]
 801655c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016560:	68fb      	ldr	r3, [r7, #12]
 8016562:	6a1a      	ldr	r2, [r3, #32]
 8016564:	2301      	movs	r3, #1
 8016566:	f7fd fd35 	bl	8013fd4 <disk_read>
 801656a:	4603      	mov	r3, r0
 801656c:	2b00      	cmp	r3, #0
 801656e:	d002      	beq.n	8016576 <f_open+0x35a>
 8016570:	2301      	movs	r3, #1
 8016572:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8016576:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801657a:	2b00      	cmp	r3, #0
 801657c:	d002      	beq.n	8016584 <f_open+0x368>
 801657e:	68fb      	ldr	r3, [r7, #12]
 8016580:	2200      	movs	r2, #0
 8016582:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8016584:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8016588:	4618      	mov	r0, r3
 801658a:	3768      	adds	r7, #104	@ 0x68
 801658c:	46bd      	mov	sp, r7
 801658e:	bd80      	pop	{r7, pc}

08016590 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8016590:	b580      	push	{r7, lr}
 8016592:	b08c      	sub	sp, #48	@ 0x30
 8016594:	af00      	add	r7, sp, #0
 8016596:	60f8      	str	r0, [r7, #12]
 8016598:	60b9      	str	r1, [r7, #8]
 801659a:	607a      	str	r2, [r7, #4]
 801659c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801659e:	68bb      	ldr	r3, [r7, #8]
 80165a0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80165a2:	683b      	ldr	r3, [r7, #0]
 80165a4:	2200      	movs	r2, #0
 80165a6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80165a8:	68fb      	ldr	r3, [r7, #12]
 80165aa:	f107 0210 	add.w	r2, r7, #16
 80165ae:	4611      	mov	r1, r2
 80165b0:	4618      	mov	r0, r3
 80165b2:	f7ff fdb7 	bl	8016124 <validate>
 80165b6:	4603      	mov	r3, r0
 80165b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80165bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80165c0:	2b00      	cmp	r3, #0
 80165c2:	d107      	bne.n	80165d4 <f_write+0x44>
 80165c4:	68fb      	ldr	r3, [r7, #12]
 80165c6:	7d5b      	ldrb	r3, [r3, #21]
 80165c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80165cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	d002      	beq.n	80165da <f_write+0x4a>
 80165d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80165d8:	e14b      	b.n	8016872 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80165da:	68fb      	ldr	r3, [r7, #12]
 80165dc:	7d1b      	ldrb	r3, [r3, #20]
 80165de:	f003 0302 	and.w	r3, r3, #2
 80165e2:	2b00      	cmp	r3, #0
 80165e4:	d101      	bne.n	80165ea <f_write+0x5a>
 80165e6:	2307      	movs	r3, #7
 80165e8:	e143      	b.n	8016872 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80165ea:	68fb      	ldr	r3, [r7, #12]
 80165ec:	699a      	ldr	r2, [r3, #24]
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	441a      	add	r2, r3
 80165f2:	68fb      	ldr	r3, [r7, #12]
 80165f4:	699b      	ldr	r3, [r3, #24]
 80165f6:	429a      	cmp	r2, r3
 80165f8:	f080 812d 	bcs.w	8016856 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80165fc:	68fb      	ldr	r3, [r7, #12]
 80165fe:	699b      	ldr	r3, [r3, #24]
 8016600:	43db      	mvns	r3, r3
 8016602:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8016604:	e127      	b.n	8016856 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8016606:	68fb      	ldr	r3, [r7, #12]
 8016608:	699b      	ldr	r3, [r3, #24]
 801660a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801660e:	2b00      	cmp	r3, #0
 8016610:	f040 80e3 	bne.w	80167da <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8016614:	68fb      	ldr	r3, [r7, #12]
 8016616:	699b      	ldr	r3, [r3, #24]
 8016618:	0a5b      	lsrs	r3, r3, #9
 801661a:	693a      	ldr	r2, [r7, #16]
 801661c:	8952      	ldrh	r2, [r2, #10]
 801661e:	3a01      	subs	r2, #1
 8016620:	4013      	ands	r3, r2
 8016622:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8016624:	69bb      	ldr	r3, [r7, #24]
 8016626:	2b00      	cmp	r3, #0
 8016628:	d143      	bne.n	80166b2 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801662a:	68fb      	ldr	r3, [r7, #12]
 801662c:	699b      	ldr	r3, [r3, #24]
 801662e:	2b00      	cmp	r3, #0
 8016630:	d10c      	bne.n	801664c <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8016632:	68fb      	ldr	r3, [r7, #12]
 8016634:	689b      	ldr	r3, [r3, #8]
 8016636:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8016638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801663a:	2b00      	cmp	r3, #0
 801663c:	d11a      	bne.n	8016674 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801663e:	68fb      	ldr	r3, [r7, #12]
 8016640:	2100      	movs	r1, #0
 8016642:	4618      	mov	r0, r3
 8016644:	f7fe fa87 	bl	8014b56 <create_chain>
 8016648:	62b8      	str	r0, [r7, #40]	@ 0x28
 801664a:	e013      	b.n	8016674 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801664c:	68fb      	ldr	r3, [r7, #12]
 801664e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016650:	2b00      	cmp	r3, #0
 8016652:	d007      	beq.n	8016664 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8016654:	68fb      	ldr	r3, [r7, #12]
 8016656:	699b      	ldr	r3, [r3, #24]
 8016658:	4619      	mov	r1, r3
 801665a:	68f8      	ldr	r0, [r7, #12]
 801665c:	f7fe fb13 	bl	8014c86 <clmt_clust>
 8016660:	62b8      	str	r0, [r7, #40]	@ 0x28
 8016662:	e007      	b.n	8016674 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8016664:	68fa      	ldr	r2, [r7, #12]
 8016666:	68fb      	ldr	r3, [r7, #12]
 8016668:	69db      	ldr	r3, [r3, #28]
 801666a:	4619      	mov	r1, r3
 801666c:	4610      	mov	r0, r2
 801666e:	f7fe fa72 	bl	8014b56 <create_chain>
 8016672:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016676:	2b00      	cmp	r3, #0
 8016678:	f000 80f2 	beq.w	8016860 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801667c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801667e:	2b01      	cmp	r3, #1
 8016680:	d104      	bne.n	801668c <f_write+0xfc>
 8016682:	68fb      	ldr	r3, [r7, #12]
 8016684:	2202      	movs	r2, #2
 8016686:	755a      	strb	r2, [r3, #21]
 8016688:	2302      	movs	r3, #2
 801668a:	e0f2      	b.n	8016872 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801668c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801668e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016692:	d104      	bne.n	801669e <f_write+0x10e>
 8016694:	68fb      	ldr	r3, [r7, #12]
 8016696:	2201      	movs	r2, #1
 8016698:	755a      	strb	r2, [r3, #21]
 801669a:	2301      	movs	r3, #1
 801669c:	e0e9      	b.n	8016872 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 801669e:	68fb      	ldr	r3, [r7, #12]
 80166a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80166a2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80166a4:	68fb      	ldr	r3, [r7, #12]
 80166a6:	689b      	ldr	r3, [r3, #8]
 80166a8:	2b00      	cmp	r3, #0
 80166aa:	d102      	bne.n	80166b2 <f_write+0x122>
 80166ac:	68fb      	ldr	r3, [r7, #12]
 80166ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80166b0:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80166b2:	68fb      	ldr	r3, [r7, #12]
 80166b4:	7d1b      	ldrb	r3, [r3, #20]
 80166b6:	b25b      	sxtb	r3, r3
 80166b8:	2b00      	cmp	r3, #0
 80166ba:	da18      	bge.n	80166ee <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80166bc:	693b      	ldr	r3, [r7, #16]
 80166be:	7858      	ldrb	r0, [r3, #1]
 80166c0:	68fb      	ldr	r3, [r7, #12]
 80166c2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80166c6:	68fb      	ldr	r3, [r7, #12]
 80166c8:	6a1a      	ldr	r2, [r3, #32]
 80166ca:	2301      	movs	r3, #1
 80166cc:	f7fd fca2 	bl	8014014 <disk_write>
 80166d0:	4603      	mov	r3, r0
 80166d2:	2b00      	cmp	r3, #0
 80166d4:	d004      	beq.n	80166e0 <f_write+0x150>
 80166d6:	68fb      	ldr	r3, [r7, #12]
 80166d8:	2201      	movs	r2, #1
 80166da:	755a      	strb	r2, [r3, #21]
 80166dc:	2301      	movs	r3, #1
 80166de:	e0c8      	b.n	8016872 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80166e0:	68fb      	ldr	r3, [r7, #12]
 80166e2:	7d1b      	ldrb	r3, [r3, #20]
 80166e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80166e8:	b2da      	uxtb	r2, r3
 80166ea:	68fb      	ldr	r3, [r7, #12]
 80166ec:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80166ee:	693a      	ldr	r2, [r7, #16]
 80166f0:	68fb      	ldr	r3, [r7, #12]
 80166f2:	69db      	ldr	r3, [r3, #28]
 80166f4:	4619      	mov	r1, r3
 80166f6:	4610      	mov	r0, r2
 80166f8:	f7fe f818 	bl	801472c <clust2sect>
 80166fc:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80166fe:	697b      	ldr	r3, [r7, #20]
 8016700:	2b00      	cmp	r3, #0
 8016702:	d104      	bne.n	801670e <f_write+0x17e>
 8016704:	68fb      	ldr	r3, [r7, #12]
 8016706:	2202      	movs	r2, #2
 8016708:	755a      	strb	r2, [r3, #21]
 801670a:	2302      	movs	r3, #2
 801670c:	e0b1      	b.n	8016872 <f_write+0x2e2>
			sect += csect;
 801670e:	697a      	ldr	r2, [r7, #20]
 8016710:	69bb      	ldr	r3, [r7, #24]
 8016712:	4413      	add	r3, r2
 8016714:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8016716:	687b      	ldr	r3, [r7, #4]
 8016718:	0a5b      	lsrs	r3, r3, #9
 801671a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801671c:	6a3b      	ldr	r3, [r7, #32]
 801671e:	2b00      	cmp	r3, #0
 8016720:	d03c      	beq.n	801679c <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8016722:	69ba      	ldr	r2, [r7, #24]
 8016724:	6a3b      	ldr	r3, [r7, #32]
 8016726:	4413      	add	r3, r2
 8016728:	693a      	ldr	r2, [r7, #16]
 801672a:	8952      	ldrh	r2, [r2, #10]
 801672c:	4293      	cmp	r3, r2
 801672e:	d905      	bls.n	801673c <f_write+0x1ac>
					cc = fs->csize - csect;
 8016730:	693b      	ldr	r3, [r7, #16]
 8016732:	895b      	ldrh	r3, [r3, #10]
 8016734:	461a      	mov	r2, r3
 8016736:	69bb      	ldr	r3, [r7, #24]
 8016738:	1ad3      	subs	r3, r2, r3
 801673a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801673c:	693b      	ldr	r3, [r7, #16]
 801673e:	7858      	ldrb	r0, [r3, #1]
 8016740:	6a3b      	ldr	r3, [r7, #32]
 8016742:	697a      	ldr	r2, [r7, #20]
 8016744:	69f9      	ldr	r1, [r7, #28]
 8016746:	f7fd fc65 	bl	8014014 <disk_write>
 801674a:	4603      	mov	r3, r0
 801674c:	2b00      	cmp	r3, #0
 801674e:	d004      	beq.n	801675a <f_write+0x1ca>
 8016750:	68fb      	ldr	r3, [r7, #12]
 8016752:	2201      	movs	r2, #1
 8016754:	755a      	strb	r2, [r3, #21]
 8016756:	2301      	movs	r3, #1
 8016758:	e08b      	b.n	8016872 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801675a:	68fb      	ldr	r3, [r7, #12]
 801675c:	6a1a      	ldr	r2, [r3, #32]
 801675e:	697b      	ldr	r3, [r7, #20]
 8016760:	1ad3      	subs	r3, r2, r3
 8016762:	6a3a      	ldr	r2, [r7, #32]
 8016764:	429a      	cmp	r2, r3
 8016766:	d915      	bls.n	8016794 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8016768:	68fb      	ldr	r3, [r7, #12]
 801676a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 801676e:	68fb      	ldr	r3, [r7, #12]
 8016770:	6a1a      	ldr	r2, [r3, #32]
 8016772:	697b      	ldr	r3, [r7, #20]
 8016774:	1ad3      	subs	r3, r2, r3
 8016776:	025b      	lsls	r3, r3, #9
 8016778:	69fa      	ldr	r2, [r7, #28]
 801677a:	4413      	add	r3, r2
 801677c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016780:	4619      	mov	r1, r3
 8016782:	f7fd fd08 	bl	8014196 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8016786:	68fb      	ldr	r3, [r7, #12]
 8016788:	7d1b      	ldrb	r3, [r3, #20]
 801678a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801678e:	b2da      	uxtb	r2, r3
 8016790:	68fb      	ldr	r3, [r7, #12]
 8016792:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8016794:	6a3b      	ldr	r3, [r7, #32]
 8016796:	025b      	lsls	r3, r3, #9
 8016798:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 801679a:	e03f      	b.n	801681c <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801679c:	68fb      	ldr	r3, [r7, #12]
 801679e:	6a1b      	ldr	r3, [r3, #32]
 80167a0:	697a      	ldr	r2, [r7, #20]
 80167a2:	429a      	cmp	r2, r3
 80167a4:	d016      	beq.n	80167d4 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80167a6:	68fb      	ldr	r3, [r7, #12]
 80167a8:	699a      	ldr	r2, [r3, #24]
 80167aa:	68fb      	ldr	r3, [r7, #12]
 80167ac:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80167ae:	429a      	cmp	r2, r3
 80167b0:	d210      	bcs.n	80167d4 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80167b2:	693b      	ldr	r3, [r7, #16]
 80167b4:	7858      	ldrb	r0, [r3, #1]
 80167b6:	68fb      	ldr	r3, [r7, #12]
 80167b8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80167bc:	2301      	movs	r3, #1
 80167be:	697a      	ldr	r2, [r7, #20]
 80167c0:	f7fd fc08 	bl	8013fd4 <disk_read>
 80167c4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80167c6:	2b00      	cmp	r3, #0
 80167c8:	d004      	beq.n	80167d4 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80167ca:	68fb      	ldr	r3, [r7, #12]
 80167cc:	2201      	movs	r2, #1
 80167ce:	755a      	strb	r2, [r3, #21]
 80167d0:	2301      	movs	r3, #1
 80167d2:	e04e      	b.n	8016872 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80167d4:	68fb      	ldr	r3, [r7, #12]
 80167d6:	697a      	ldr	r2, [r7, #20]
 80167d8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80167da:	68fb      	ldr	r3, [r7, #12]
 80167dc:	699b      	ldr	r3, [r3, #24]
 80167de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80167e2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80167e6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80167e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80167ea:	687b      	ldr	r3, [r7, #4]
 80167ec:	429a      	cmp	r2, r3
 80167ee:	d901      	bls.n	80167f4 <f_write+0x264>
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80167f4:	68fb      	ldr	r3, [r7, #12]
 80167f6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80167fa:	68fb      	ldr	r3, [r7, #12]
 80167fc:	699b      	ldr	r3, [r3, #24]
 80167fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016802:	4413      	add	r3, r2
 8016804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016806:	69f9      	ldr	r1, [r7, #28]
 8016808:	4618      	mov	r0, r3
 801680a:	f7fd fcc4 	bl	8014196 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801680e:	68fb      	ldr	r3, [r7, #12]
 8016810:	7d1b      	ldrb	r3, [r3, #20]
 8016812:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016816:	b2da      	uxtb	r2, r3
 8016818:	68fb      	ldr	r3, [r7, #12]
 801681a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801681c:	69fa      	ldr	r2, [r7, #28]
 801681e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016820:	4413      	add	r3, r2
 8016822:	61fb      	str	r3, [r7, #28]
 8016824:	68fb      	ldr	r3, [r7, #12]
 8016826:	699a      	ldr	r2, [r3, #24]
 8016828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801682a:	441a      	add	r2, r3
 801682c:	68fb      	ldr	r3, [r7, #12]
 801682e:	619a      	str	r2, [r3, #24]
 8016830:	68fb      	ldr	r3, [r7, #12]
 8016832:	68da      	ldr	r2, [r3, #12]
 8016834:	68fb      	ldr	r3, [r7, #12]
 8016836:	699b      	ldr	r3, [r3, #24]
 8016838:	429a      	cmp	r2, r3
 801683a:	bf38      	it	cc
 801683c:	461a      	movcc	r2, r3
 801683e:	68fb      	ldr	r3, [r7, #12]
 8016840:	60da      	str	r2, [r3, #12]
 8016842:	683b      	ldr	r3, [r7, #0]
 8016844:	681a      	ldr	r2, [r3, #0]
 8016846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016848:	441a      	add	r2, r3
 801684a:	683b      	ldr	r3, [r7, #0]
 801684c:	601a      	str	r2, [r3, #0]
 801684e:	687a      	ldr	r2, [r7, #4]
 8016850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016852:	1ad3      	subs	r3, r2, r3
 8016854:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	2b00      	cmp	r3, #0
 801685a:	f47f aed4 	bne.w	8016606 <f_write+0x76>
 801685e:	e000      	b.n	8016862 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016860:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8016862:	68fb      	ldr	r3, [r7, #12]
 8016864:	7d1b      	ldrb	r3, [r3, #20]
 8016866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801686a:	b2da      	uxtb	r2, r3
 801686c:	68fb      	ldr	r3, [r7, #12]
 801686e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8016870:	2300      	movs	r3, #0
}
 8016872:	4618      	mov	r0, r3
 8016874:	3730      	adds	r7, #48	@ 0x30
 8016876:	46bd      	mov	sp, r7
 8016878:	bd80      	pop	{r7, pc}

0801687a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801687a:	b580      	push	{r7, lr}
 801687c:	b086      	sub	sp, #24
 801687e:	af00      	add	r7, sp, #0
 8016880:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8016882:	687b      	ldr	r3, [r7, #4]
 8016884:	f107 0208 	add.w	r2, r7, #8
 8016888:	4611      	mov	r1, r2
 801688a:	4618      	mov	r0, r3
 801688c:	f7ff fc4a 	bl	8016124 <validate>
 8016890:	4603      	mov	r3, r0
 8016892:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8016894:	7dfb      	ldrb	r3, [r7, #23]
 8016896:	2b00      	cmp	r3, #0
 8016898:	d168      	bne.n	801696c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801689a:	687b      	ldr	r3, [r7, #4]
 801689c:	7d1b      	ldrb	r3, [r3, #20]
 801689e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80168a2:	2b00      	cmp	r3, #0
 80168a4:	d062      	beq.n	801696c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80168a6:	687b      	ldr	r3, [r7, #4]
 80168a8:	7d1b      	ldrb	r3, [r3, #20]
 80168aa:	b25b      	sxtb	r3, r3
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	da15      	bge.n	80168dc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80168b0:	68bb      	ldr	r3, [r7, #8]
 80168b2:	7858      	ldrb	r0, [r3, #1]
 80168b4:	687b      	ldr	r3, [r7, #4]
 80168b6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80168ba:	687b      	ldr	r3, [r7, #4]
 80168bc:	6a1a      	ldr	r2, [r3, #32]
 80168be:	2301      	movs	r3, #1
 80168c0:	f7fd fba8 	bl	8014014 <disk_write>
 80168c4:	4603      	mov	r3, r0
 80168c6:	2b00      	cmp	r3, #0
 80168c8:	d001      	beq.n	80168ce <f_sync+0x54>
 80168ca:	2301      	movs	r3, #1
 80168cc:	e04f      	b.n	801696e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80168ce:	687b      	ldr	r3, [r7, #4]
 80168d0:	7d1b      	ldrb	r3, [r3, #20]
 80168d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80168d6:	b2da      	uxtb	r2, r3
 80168d8:	687b      	ldr	r3, [r7, #4]
 80168da:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80168dc:	f7fb fe98 	bl	8012610 <get_fattime>
 80168e0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80168e2:	68ba      	ldr	r2, [r7, #8]
 80168e4:	687b      	ldr	r3, [r7, #4]
 80168e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80168e8:	4619      	mov	r1, r3
 80168ea:	4610      	mov	r0, r2
 80168ec:	f7fd fe82 	bl	80145f4 <move_window>
 80168f0:	4603      	mov	r3, r0
 80168f2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80168f4:	7dfb      	ldrb	r3, [r7, #23]
 80168f6:	2b00      	cmp	r3, #0
 80168f8:	d138      	bne.n	801696c <f_sync+0xf2>
					dir = fp->dir_ptr;
 80168fa:	687b      	ldr	r3, [r7, #4]
 80168fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80168fe:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8016900:	68fb      	ldr	r3, [r7, #12]
 8016902:	330b      	adds	r3, #11
 8016904:	781a      	ldrb	r2, [r3, #0]
 8016906:	68fb      	ldr	r3, [r7, #12]
 8016908:	330b      	adds	r3, #11
 801690a:	f042 0220 	orr.w	r2, r2, #32
 801690e:	b2d2      	uxtb	r2, r2
 8016910:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	6818      	ldr	r0, [r3, #0]
 8016916:	687b      	ldr	r3, [r7, #4]
 8016918:	689b      	ldr	r3, [r3, #8]
 801691a:	461a      	mov	r2, r3
 801691c:	68f9      	ldr	r1, [r7, #12]
 801691e:	f7fe fb8c 	bl	801503a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8016922:	68fb      	ldr	r3, [r7, #12]
 8016924:	f103 021c 	add.w	r2, r3, #28
 8016928:	687b      	ldr	r3, [r7, #4]
 801692a:	68db      	ldr	r3, [r3, #12]
 801692c:	4619      	mov	r1, r3
 801692e:	4610      	mov	r0, r2
 8016930:	f7fd fc05 	bl	801413e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8016934:	68fb      	ldr	r3, [r7, #12]
 8016936:	3316      	adds	r3, #22
 8016938:	6939      	ldr	r1, [r7, #16]
 801693a:	4618      	mov	r0, r3
 801693c:	f7fd fbff 	bl	801413e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8016940:	68fb      	ldr	r3, [r7, #12]
 8016942:	3312      	adds	r3, #18
 8016944:	2100      	movs	r1, #0
 8016946:	4618      	mov	r0, r3
 8016948:	f7fd fbde 	bl	8014108 <st_word>
					fs->wflag = 1;
 801694c:	68bb      	ldr	r3, [r7, #8]
 801694e:	2201      	movs	r2, #1
 8016950:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8016952:	68bb      	ldr	r3, [r7, #8]
 8016954:	4618      	mov	r0, r3
 8016956:	f7fd fe7b 	bl	8014650 <sync_fs>
 801695a:	4603      	mov	r3, r0
 801695c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801695e:	687b      	ldr	r3, [r7, #4]
 8016960:	7d1b      	ldrb	r3, [r3, #20]
 8016962:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8016966:	b2da      	uxtb	r2, r3
 8016968:	687b      	ldr	r3, [r7, #4]
 801696a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801696c:	7dfb      	ldrb	r3, [r7, #23]
}
 801696e:	4618      	mov	r0, r3
 8016970:	3718      	adds	r7, #24
 8016972:	46bd      	mov	sp, r7
 8016974:	bd80      	pop	{r7, pc}

08016976 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8016976:	b580      	push	{r7, lr}
 8016978:	b084      	sub	sp, #16
 801697a:	af00      	add	r7, sp, #0
 801697c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801697e:	6878      	ldr	r0, [r7, #4]
 8016980:	f7ff ff7b 	bl	801687a <f_sync>
 8016984:	4603      	mov	r3, r0
 8016986:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8016988:	7bfb      	ldrb	r3, [r7, #15]
 801698a:	2b00      	cmp	r3, #0
 801698c:	d118      	bne.n	80169c0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801698e:	687b      	ldr	r3, [r7, #4]
 8016990:	f107 0208 	add.w	r2, r7, #8
 8016994:	4611      	mov	r1, r2
 8016996:	4618      	mov	r0, r3
 8016998:	f7ff fbc4 	bl	8016124 <validate>
 801699c:	4603      	mov	r3, r0
 801699e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80169a0:	7bfb      	ldrb	r3, [r7, #15]
 80169a2:	2b00      	cmp	r3, #0
 80169a4:	d10c      	bne.n	80169c0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	691b      	ldr	r3, [r3, #16]
 80169aa:	4618      	mov	r0, r3
 80169ac:	f7fd fd7e 	bl	80144ac <dec_lock>
 80169b0:	4603      	mov	r3, r0
 80169b2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80169b4:	7bfb      	ldrb	r3, [r7, #15]
 80169b6:	2b00      	cmp	r3, #0
 80169b8:	d102      	bne.n	80169c0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80169ba:	687b      	ldr	r3, [r7, #4]
 80169bc:	2200      	movs	r2, #0
 80169be:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80169c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80169c2:	4618      	mov	r0, r3
 80169c4:	3710      	adds	r7, #16
 80169c6:	46bd      	mov	sp, r7
 80169c8:	bd80      	pop	{r7, pc}

080169ca <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80169ca:	b580      	push	{r7, lr}
 80169cc:	b090      	sub	sp, #64	@ 0x40
 80169ce:	af00      	add	r7, sp, #0
 80169d0:	6078      	str	r0, [r7, #4]
 80169d2:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80169d4:	687b      	ldr	r3, [r7, #4]
 80169d6:	f107 0208 	add.w	r2, r7, #8
 80169da:	4611      	mov	r1, r2
 80169dc:	4618      	mov	r0, r3
 80169de:	f7ff fba1 	bl	8016124 <validate>
 80169e2:	4603      	mov	r3, r0
 80169e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80169e8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	d103      	bne.n	80169f8 <f_lseek+0x2e>
 80169f0:	687b      	ldr	r3, [r7, #4]
 80169f2:	7d5b      	ldrb	r3, [r3, #21]
 80169f4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80169f8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	d002      	beq.n	8016a06 <f_lseek+0x3c>
 8016a00:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016a04:	e1e6      	b.n	8016dd4 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8016a06:	687b      	ldr	r3, [r7, #4]
 8016a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	f000 80d1 	beq.w	8016bb2 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8016a10:	683b      	ldr	r3, [r7, #0]
 8016a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a16:	d15a      	bne.n	8016ace <f_lseek+0x104>
			tbl = fp->cltbl;
 8016a18:	687b      	ldr	r3, [r7, #4]
 8016a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016a1c:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8016a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a20:	1d1a      	adds	r2, r3, #4
 8016a22:	627a      	str	r2, [r7, #36]	@ 0x24
 8016a24:	681b      	ldr	r3, [r3, #0]
 8016a26:	617b      	str	r3, [r7, #20]
 8016a28:	2302      	movs	r3, #2
 8016a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8016a2c:	687b      	ldr	r3, [r7, #4]
 8016a2e:	689b      	ldr	r3, [r3, #8]
 8016a30:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8016a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016a34:	2b00      	cmp	r3, #0
 8016a36:	d03a      	beq.n	8016aae <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8016a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016a3a:	613b      	str	r3, [r7, #16]
 8016a3c:	2300      	movs	r3, #0
 8016a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a42:	3302      	adds	r3, #2
 8016a44:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8016a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016a48:	60fb      	str	r3, [r7, #12]
 8016a4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a4c:	3301      	adds	r3, #1
 8016a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8016a50:	687b      	ldr	r3, [r7, #4]
 8016a52:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016a54:	4618      	mov	r0, r3
 8016a56:	f7fd fe88 	bl	801476a <get_fat>
 8016a5a:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8016a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016a5e:	2b01      	cmp	r3, #1
 8016a60:	d804      	bhi.n	8016a6c <f_lseek+0xa2>
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	2202      	movs	r2, #2
 8016a66:	755a      	strb	r2, [r3, #21]
 8016a68:	2302      	movs	r3, #2
 8016a6a:	e1b3      	b.n	8016dd4 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a72:	d104      	bne.n	8016a7e <f_lseek+0xb4>
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	2201      	movs	r2, #1
 8016a78:	755a      	strb	r2, [r3, #21]
 8016a7a:	2301      	movs	r3, #1
 8016a7c:	e1aa      	b.n	8016dd4 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8016a7e:	68fb      	ldr	r3, [r7, #12]
 8016a80:	3301      	adds	r3, #1
 8016a82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016a84:	429a      	cmp	r2, r3
 8016a86:	d0de      	beq.n	8016a46 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8016a88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016a8a:	697b      	ldr	r3, [r7, #20]
 8016a8c:	429a      	cmp	r2, r3
 8016a8e:	d809      	bhi.n	8016aa4 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8016a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a92:	1d1a      	adds	r2, r3, #4
 8016a94:	627a      	str	r2, [r7, #36]	@ 0x24
 8016a96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016a98:	601a      	str	r2, [r3, #0]
 8016a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a9c:	1d1a      	adds	r2, r3, #4
 8016a9e:	627a      	str	r2, [r7, #36]	@ 0x24
 8016aa0:	693a      	ldr	r2, [r7, #16]
 8016aa2:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8016aa4:	68bb      	ldr	r3, [r7, #8]
 8016aa6:	699b      	ldr	r3, [r3, #24]
 8016aa8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016aaa:	429a      	cmp	r2, r3
 8016aac:	d3c4      	bcc.n	8016a38 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ab2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016ab4:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8016ab6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016ab8:	697b      	ldr	r3, [r7, #20]
 8016aba:	429a      	cmp	r2, r3
 8016abc:	d803      	bhi.n	8016ac6 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8016abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ac0:	2200      	movs	r2, #0
 8016ac2:	601a      	str	r2, [r3, #0]
 8016ac4:	e184      	b.n	8016dd0 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8016ac6:	2311      	movs	r3, #17
 8016ac8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8016acc:	e180      	b.n	8016dd0 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8016ace:	687b      	ldr	r3, [r7, #4]
 8016ad0:	68db      	ldr	r3, [r3, #12]
 8016ad2:	683a      	ldr	r2, [r7, #0]
 8016ad4:	429a      	cmp	r2, r3
 8016ad6:	d902      	bls.n	8016ade <f_lseek+0x114>
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	68db      	ldr	r3, [r3, #12]
 8016adc:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8016ade:	687b      	ldr	r3, [r7, #4]
 8016ae0:	683a      	ldr	r2, [r7, #0]
 8016ae2:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8016ae4:	683b      	ldr	r3, [r7, #0]
 8016ae6:	2b00      	cmp	r3, #0
 8016ae8:	f000 8172 	beq.w	8016dd0 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8016aec:	683b      	ldr	r3, [r7, #0]
 8016aee:	3b01      	subs	r3, #1
 8016af0:	4619      	mov	r1, r3
 8016af2:	6878      	ldr	r0, [r7, #4]
 8016af4:	f7fe f8c7 	bl	8014c86 <clmt_clust>
 8016af8:	4602      	mov	r2, r0
 8016afa:	687b      	ldr	r3, [r7, #4]
 8016afc:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8016afe:	68ba      	ldr	r2, [r7, #8]
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	69db      	ldr	r3, [r3, #28]
 8016b04:	4619      	mov	r1, r3
 8016b06:	4610      	mov	r0, r2
 8016b08:	f7fd fe10 	bl	801472c <clust2sect>
 8016b0c:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8016b0e:	69bb      	ldr	r3, [r7, #24]
 8016b10:	2b00      	cmp	r3, #0
 8016b12:	d104      	bne.n	8016b1e <f_lseek+0x154>
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	2202      	movs	r2, #2
 8016b18:	755a      	strb	r2, [r3, #21]
 8016b1a:	2302      	movs	r3, #2
 8016b1c:	e15a      	b.n	8016dd4 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8016b1e:	683b      	ldr	r3, [r7, #0]
 8016b20:	3b01      	subs	r3, #1
 8016b22:	0a5b      	lsrs	r3, r3, #9
 8016b24:	68ba      	ldr	r2, [r7, #8]
 8016b26:	8952      	ldrh	r2, [r2, #10]
 8016b28:	3a01      	subs	r2, #1
 8016b2a:	4013      	ands	r3, r2
 8016b2c:	69ba      	ldr	r2, [r7, #24]
 8016b2e:	4413      	add	r3, r2
 8016b30:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	699b      	ldr	r3, [r3, #24]
 8016b36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016b3a:	2b00      	cmp	r3, #0
 8016b3c:	f000 8148 	beq.w	8016dd0 <f_lseek+0x406>
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	6a1b      	ldr	r3, [r3, #32]
 8016b44:	69ba      	ldr	r2, [r7, #24]
 8016b46:	429a      	cmp	r2, r3
 8016b48:	f000 8142 	beq.w	8016dd0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	7d1b      	ldrb	r3, [r3, #20]
 8016b50:	b25b      	sxtb	r3, r3
 8016b52:	2b00      	cmp	r3, #0
 8016b54:	da18      	bge.n	8016b88 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016b56:	68bb      	ldr	r3, [r7, #8]
 8016b58:	7858      	ldrb	r0, [r3, #1]
 8016b5a:	687b      	ldr	r3, [r7, #4]
 8016b5c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	6a1a      	ldr	r2, [r3, #32]
 8016b64:	2301      	movs	r3, #1
 8016b66:	f7fd fa55 	bl	8014014 <disk_write>
 8016b6a:	4603      	mov	r3, r0
 8016b6c:	2b00      	cmp	r3, #0
 8016b6e:	d004      	beq.n	8016b7a <f_lseek+0x1b0>
 8016b70:	687b      	ldr	r3, [r7, #4]
 8016b72:	2201      	movs	r2, #1
 8016b74:	755a      	strb	r2, [r3, #21]
 8016b76:	2301      	movs	r3, #1
 8016b78:	e12c      	b.n	8016dd4 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8016b7a:	687b      	ldr	r3, [r7, #4]
 8016b7c:	7d1b      	ldrb	r3, [r3, #20]
 8016b7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016b82:	b2da      	uxtb	r2, r3
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8016b88:	68bb      	ldr	r3, [r7, #8]
 8016b8a:	7858      	ldrb	r0, [r3, #1]
 8016b8c:	687b      	ldr	r3, [r7, #4]
 8016b8e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016b92:	2301      	movs	r3, #1
 8016b94:	69ba      	ldr	r2, [r7, #24]
 8016b96:	f7fd fa1d 	bl	8013fd4 <disk_read>
 8016b9a:	4603      	mov	r3, r0
 8016b9c:	2b00      	cmp	r3, #0
 8016b9e:	d004      	beq.n	8016baa <f_lseek+0x1e0>
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	2201      	movs	r2, #1
 8016ba4:	755a      	strb	r2, [r3, #21]
 8016ba6:	2301      	movs	r3, #1
 8016ba8:	e114      	b.n	8016dd4 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8016baa:	687b      	ldr	r3, [r7, #4]
 8016bac:	69ba      	ldr	r2, [r7, #24]
 8016bae:	621a      	str	r2, [r3, #32]
 8016bb0:	e10e      	b.n	8016dd0 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8016bb2:	687b      	ldr	r3, [r7, #4]
 8016bb4:	68db      	ldr	r3, [r3, #12]
 8016bb6:	683a      	ldr	r2, [r7, #0]
 8016bb8:	429a      	cmp	r2, r3
 8016bba:	d908      	bls.n	8016bce <f_lseek+0x204>
 8016bbc:	687b      	ldr	r3, [r7, #4]
 8016bbe:	7d1b      	ldrb	r3, [r3, #20]
 8016bc0:	f003 0302 	and.w	r3, r3, #2
 8016bc4:	2b00      	cmp	r3, #0
 8016bc6:	d102      	bne.n	8016bce <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8016bc8:	687b      	ldr	r3, [r7, #4]
 8016bca:	68db      	ldr	r3, [r3, #12]
 8016bcc:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8016bce:	687b      	ldr	r3, [r7, #4]
 8016bd0:	699b      	ldr	r3, [r3, #24]
 8016bd2:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8016bd4:	2300      	movs	r3, #0
 8016bd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016bdc:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8016bde:	683b      	ldr	r3, [r7, #0]
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	f000 80a7 	beq.w	8016d34 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8016be6:	68bb      	ldr	r3, [r7, #8]
 8016be8:	895b      	ldrh	r3, [r3, #10]
 8016bea:	025b      	lsls	r3, r3, #9
 8016bec:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8016bee:	6a3b      	ldr	r3, [r7, #32]
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d01b      	beq.n	8016c2c <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8016bf4:	683b      	ldr	r3, [r7, #0]
 8016bf6:	1e5a      	subs	r2, r3, #1
 8016bf8:	69fb      	ldr	r3, [r7, #28]
 8016bfa:	fbb2 f2f3 	udiv	r2, r2, r3
 8016bfe:	6a3b      	ldr	r3, [r7, #32]
 8016c00:	1e59      	subs	r1, r3, #1
 8016c02:	69fb      	ldr	r3, [r7, #28]
 8016c04:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8016c08:	429a      	cmp	r2, r3
 8016c0a:	d30f      	bcc.n	8016c2c <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8016c0c:	6a3b      	ldr	r3, [r7, #32]
 8016c0e:	1e5a      	subs	r2, r3, #1
 8016c10:	69fb      	ldr	r3, [r7, #28]
 8016c12:	425b      	negs	r3, r3
 8016c14:	401a      	ands	r2, r3
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8016c1a:	687b      	ldr	r3, [r7, #4]
 8016c1c:	699b      	ldr	r3, [r3, #24]
 8016c1e:	683a      	ldr	r2, [r7, #0]
 8016c20:	1ad3      	subs	r3, r2, r3
 8016c22:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	69db      	ldr	r3, [r3, #28]
 8016c28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016c2a:	e022      	b.n	8016c72 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	689b      	ldr	r3, [r3, #8]
 8016c30:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8016c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c34:	2b00      	cmp	r3, #0
 8016c36:	d119      	bne.n	8016c6c <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8016c38:	687b      	ldr	r3, [r7, #4]
 8016c3a:	2100      	movs	r1, #0
 8016c3c:	4618      	mov	r0, r3
 8016c3e:	f7fd ff8a 	bl	8014b56 <create_chain>
 8016c42:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c46:	2b01      	cmp	r3, #1
 8016c48:	d104      	bne.n	8016c54 <f_lseek+0x28a>
 8016c4a:	687b      	ldr	r3, [r7, #4]
 8016c4c:	2202      	movs	r2, #2
 8016c4e:	755a      	strb	r2, [r3, #21]
 8016c50:	2302      	movs	r3, #2
 8016c52:	e0bf      	b.n	8016dd4 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016c5a:	d104      	bne.n	8016c66 <f_lseek+0x29c>
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	2201      	movs	r2, #1
 8016c60:	755a      	strb	r2, [r3, #21]
 8016c62:	2301      	movs	r3, #1
 8016c64:	e0b6      	b.n	8016dd4 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8016c66:	687b      	ldr	r3, [r7, #4]
 8016c68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016c6a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8016c6c:	687b      	ldr	r3, [r7, #4]
 8016c6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016c70:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8016c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c74:	2b00      	cmp	r3, #0
 8016c76:	d05d      	beq.n	8016d34 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8016c78:	e03a      	b.n	8016cf0 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8016c7a:	683a      	ldr	r2, [r7, #0]
 8016c7c:	69fb      	ldr	r3, [r7, #28]
 8016c7e:	1ad3      	subs	r3, r2, r3
 8016c80:	603b      	str	r3, [r7, #0]
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	699a      	ldr	r2, [r3, #24]
 8016c86:	69fb      	ldr	r3, [r7, #28]
 8016c88:	441a      	add	r2, r3
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	7d1b      	ldrb	r3, [r3, #20]
 8016c92:	f003 0302 	and.w	r3, r3, #2
 8016c96:	2b00      	cmp	r3, #0
 8016c98:	d00b      	beq.n	8016cb2 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016c9e:	4618      	mov	r0, r3
 8016ca0:	f7fd ff59 	bl	8014b56 <create_chain>
 8016ca4:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8016ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	d108      	bne.n	8016cbe <f_lseek+0x2f4>
							ofs = 0; break;
 8016cac:	2300      	movs	r3, #0
 8016cae:	603b      	str	r3, [r7, #0]
 8016cb0:	e022      	b.n	8016cf8 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8016cb2:	687b      	ldr	r3, [r7, #4]
 8016cb4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016cb6:	4618      	mov	r0, r3
 8016cb8:	f7fd fd57 	bl	801476a <get_fat>
 8016cbc:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016cc4:	d104      	bne.n	8016cd0 <f_lseek+0x306>
 8016cc6:	687b      	ldr	r3, [r7, #4]
 8016cc8:	2201      	movs	r2, #1
 8016cca:	755a      	strb	r2, [r3, #21]
 8016ccc:	2301      	movs	r3, #1
 8016cce:	e081      	b.n	8016dd4 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8016cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016cd2:	2b01      	cmp	r3, #1
 8016cd4:	d904      	bls.n	8016ce0 <f_lseek+0x316>
 8016cd6:	68bb      	ldr	r3, [r7, #8]
 8016cd8:	699b      	ldr	r3, [r3, #24]
 8016cda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016cdc:	429a      	cmp	r2, r3
 8016cde:	d304      	bcc.n	8016cea <f_lseek+0x320>
 8016ce0:	687b      	ldr	r3, [r7, #4]
 8016ce2:	2202      	movs	r2, #2
 8016ce4:	755a      	strb	r2, [r3, #21]
 8016ce6:	2302      	movs	r3, #2
 8016ce8:	e074      	b.n	8016dd4 <f_lseek+0x40a>
					fp->clust = clst;
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016cee:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8016cf0:	683a      	ldr	r2, [r7, #0]
 8016cf2:	69fb      	ldr	r3, [r7, #28]
 8016cf4:	429a      	cmp	r2, r3
 8016cf6:	d8c0      	bhi.n	8016c7a <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8016cf8:	687b      	ldr	r3, [r7, #4]
 8016cfa:	699a      	ldr	r2, [r3, #24]
 8016cfc:	683b      	ldr	r3, [r7, #0]
 8016cfe:	441a      	add	r2, r3
 8016d00:	687b      	ldr	r3, [r7, #4]
 8016d02:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8016d04:	683b      	ldr	r3, [r7, #0]
 8016d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	d012      	beq.n	8016d34 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8016d0e:	68bb      	ldr	r3, [r7, #8]
 8016d10:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016d12:	4618      	mov	r0, r3
 8016d14:	f7fd fd0a 	bl	801472c <clust2sect>
 8016d18:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8016d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	d104      	bne.n	8016d2a <f_lseek+0x360>
 8016d20:	687b      	ldr	r3, [r7, #4]
 8016d22:	2202      	movs	r2, #2
 8016d24:	755a      	strb	r2, [r3, #21]
 8016d26:	2302      	movs	r3, #2
 8016d28:	e054      	b.n	8016dd4 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8016d2a:	683b      	ldr	r3, [r7, #0]
 8016d2c:	0a5b      	lsrs	r3, r3, #9
 8016d2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016d30:	4413      	add	r3, r2
 8016d32:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8016d34:	687b      	ldr	r3, [r7, #4]
 8016d36:	699a      	ldr	r2, [r3, #24]
 8016d38:	687b      	ldr	r3, [r7, #4]
 8016d3a:	68db      	ldr	r3, [r3, #12]
 8016d3c:	429a      	cmp	r2, r3
 8016d3e:	d90a      	bls.n	8016d56 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8016d40:	687b      	ldr	r3, [r7, #4]
 8016d42:	699a      	ldr	r2, [r3, #24]
 8016d44:	687b      	ldr	r3, [r7, #4]
 8016d46:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8016d48:	687b      	ldr	r3, [r7, #4]
 8016d4a:	7d1b      	ldrb	r3, [r3, #20]
 8016d4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016d50:	b2da      	uxtb	r2, r3
 8016d52:	687b      	ldr	r3, [r7, #4]
 8016d54:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8016d56:	687b      	ldr	r3, [r7, #4]
 8016d58:	699b      	ldr	r3, [r3, #24]
 8016d5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016d5e:	2b00      	cmp	r3, #0
 8016d60:	d036      	beq.n	8016dd0 <f_lseek+0x406>
 8016d62:	687b      	ldr	r3, [r7, #4]
 8016d64:	6a1b      	ldr	r3, [r3, #32]
 8016d66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016d68:	429a      	cmp	r2, r3
 8016d6a:	d031      	beq.n	8016dd0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	7d1b      	ldrb	r3, [r3, #20]
 8016d70:	b25b      	sxtb	r3, r3
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	da18      	bge.n	8016da8 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016d76:	68bb      	ldr	r3, [r7, #8]
 8016d78:	7858      	ldrb	r0, [r3, #1]
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	6a1a      	ldr	r2, [r3, #32]
 8016d84:	2301      	movs	r3, #1
 8016d86:	f7fd f945 	bl	8014014 <disk_write>
 8016d8a:	4603      	mov	r3, r0
 8016d8c:	2b00      	cmp	r3, #0
 8016d8e:	d004      	beq.n	8016d9a <f_lseek+0x3d0>
 8016d90:	687b      	ldr	r3, [r7, #4]
 8016d92:	2201      	movs	r2, #1
 8016d94:	755a      	strb	r2, [r3, #21]
 8016d96:	2301      	movs	r3, #1
 8016d98:	e01c      	b.n	8016dd4 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016d9a:	687b      	ldr	r3, [r7, #4]
 8016d9c:	7d1b      	ldrb	r3, [r3, #20]
 8016d9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016da2:	b2da      	uxtb	r2, r3
 8016da4:	687b      	ldr	r3, [r7, #4]
 8016da6:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8016da8:	68bb      	ldr	r3, [r7, #8]
 8016daa:	7858      	ldrb	r0, [r3, #1]
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016db2:	2301      	movs	r3, #1
 8016db4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016db6:	f7fd f90d 	bl	8013fd4 <disk_read>
 8016dba:	4603      	mov	r3, r0
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	d004      	beq.n	8016dca <f_lseek+0x400>
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	2201      	movs	r2, #1
 8016dc4:	755a      	strb	r2, [r3, #21]
 8016dc6:	2301      	movs	r3, #1
 8016dc8:	e004      	b.n	8016dd4 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8016dca:	687b      	ldr	r3, [r7, #4]
 8016dcc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016dce:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8016dd0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8016dd4:	4618      	mov	r0, r3
 8016dd6:	3740      	adds	r7, #64	@ 0x40
 8016dd8:	46bd      	mov	sp, r7
 8016dda:	bd80      	pop	{r7, pc}

08016ddc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8016ddc:	b480      	push	{r7}
 8016dde:	b087      	sub	sp, #28
 8016de0:	af00      	add	r7, sp, #0
 8016de2:	60f8      	str	r0, [r7, #12]
 8016de4:	60b9      	str	r1, [r7, #8]
 8016de6:	4613      	mov	r3, r2
 8016de8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8016dea:	2301      	movs	r3, #1
 8016dec:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8016dee:	2300      	movs	r3, #0
 8016df0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8016df2:	4b1f      	ldr	r3, [pc, #124]	@ (8016e70 <FATFS_LinkDriverEx+0x94>)
 8016df4:	7a5b      	ldrb	r3, [r3, #9]
 8016df6:	b2db      	uxtb	r3, r3
 8016df8:	2b00      	cmp	r3, #0
 8016dfa:	d131      	bne.n	8016e60 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8016dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8016e70 <FATFS_LinkDriverEx+0x94>)
 8016dfe:	7a5b      	ldrb	r3, [r3, #9]
 8016e00:	b2db      	uxtb	r3, r3
 8016e02:	461a      	mov	r2, r3
 8016e04:	4b1a      	ldr	r3, [pc, #104]	@ (8016e70 <FATFS_LinkDriverEx+0x94>)
 8016e06:	2100      	movs	r1, #0
 8016e08:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8016e0a:	4b19      	ldr	r3, [pc, #100]	@ (8016e70 <FATFS_LinkDriverEx+0x94>)
 8016e0c:	7a5b      	ldrb	r3, [r3, #9]
 8016e0e:	b2db      	uxtb	r3, r3
 8016e10:	4a17      	ldr	r2, [pc, #92]	@ (8016e70 <FATFS_LinkDriverEx+0x94>)
 8016e12:	009b      	lsls	r3, r3, #2
 8016e14:	4413      	add	r3, r2
 8016e16:	68fa      	ldr	r2, [r7, #12]
 8016e18:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8016e1a:	4b15      	ldr	r3, [pc, #84]	@ (8016e70 <FATFS_LinkDriverEx+0x94>)
 8016e1c:	7a5b      	ldrb	r3, [r3, #9]
 8016e1e:	b2db      	uxtb	r3, r3
 8016e20:	461a      	mov	r2, r3
 8016e22:	4b13      	ldr	r3, [pc, #76]	@ (8016e70 <FATFS_LinkDriverEx+0x94>)
 8016e24:	4413      	add	r3, r2
 8016e26:	79fa      	ldrb	r2, [r7, #7]
 8016e28:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8016e2a:	4b11      	ldr	r3, [pc, #68]	@ (8016e70 <FATFS_LinkDriverEx+0x94>)
 8016e2c:	7a5b      	ldrb	r3, [r3, #9]
 8016e2e:	b2db      	uxtb	r3, r3
 8016e30:	1c5a      	adds	r2, r3, #1
 8016e32:	b2d1      	uxtb	r1, r2
 8016e34:	4a0e      	ldr	r2, [pc, #56]	@ (8016e70 <FATFS_LinkDriverEx+0x94>)
 8016e36:	7251      	strb	r1, [r2, #9]
 8016e38:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8016e3a:	7dbb      	ldrb	r3, [r7, #22]
 8016e3c:	3330      	adds	r3, #48	@ 0x30
 8016e3e:	b2da      	uxtb	r2, r3
 8016e40:	68bb      	ldr	r3, [r7, #8]
 8016e42:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8016e44:	68bb      	ldr	r3, [r7, #8]
 8016e46:	3301      	adds	r3, #1
 8016e48:	223a      	movs	r2, #58	@ 0x3a
 8016e4a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8016e4c:	68bb      	ldr	r3, [r7, #8]
 8016e4e:	3302      	adds	r3, #2
 8016e50:	222f      	movs	r2, #47	@ 0x2f
 8016e52:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8016e54:	68bb      	ldr	r3, [r7, #8]
 8016e56:	3303      	adds	r3, #3
 8016e58:	2200      	movs	r2, #0
 8016e5a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8016e5c:	2300      	movs	r3, #0
 8016e5e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8016e60:	7dfb      	ldrb	r3, [r7, #23]
}
 8016e62:	4618      	mov	r0, r3
 8016e64:	371c      	adds	r7, #28
 8016e66:	46bd      	mov	sp, r7
 8016e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e6c:	4770      	bx	lr
 8016e6e:	bf00      	nop
 8016e70:	20002bb4 	.word	0x20002bb4

08016e74 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8016e74:	b580      	push	{r7, lr}
 8016e76:	b082      	sub	sp, #8
 8016e78:	af00      	add	r7, sp, #0
 8016e7a:	6078      	str	r0, [r7, #4]
 8016e7c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8016e7e:	2200      	movs	r2, #0
 8016e80:	6839      	ldr	r1, [r7, #0]
 8016e82:	6878      	ldr	r0, [r7, #4]
 8016e84:	f7ff ffaa 	bl	8016ddc <FATFS_LinkDriverEx>
 8016e88:	4603      	mov	r3, r0
}
 8016e8a:	4618      	mov	r0, r3
 8016e8c:	3708      	adds	r7, #8
 8016e8e:	46bd      	mov	sp, r7
 8016e90:	bd80      	pop	{r7, pc}
	...

08016e94 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8016e94:	b480      	push	{r7}
 8016e96:	b085      	sub	sp, #20
 8016e98:	af00      	add	r7, sp, #0
 8016e9a:	4603      	mov	r3, r0
 8016e9c:	6039      	str	r1, [r7, #0]
 8016e9e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8016ea0:	88fb      	ldrh	r3, [r7, #6]
 8016ea2:	2b7f      	cmp	r3, #127	@ 0x7f
 8016ea4:	d802      	bhi.n	8016eac <ff_convert+0x18>
		c = chr;
 8016ea6:	88fb      	ldrh	r3, [r7, #6]
 8016ea8:	81fb      	strh	r3, [r7, #14]
 8016eaa:	e025      	b.n	8016ef8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8016eac:	683b      	ldr	r3, [r7, #0]
 8016eae:	2b00      	cmp	r3, #0
 8016eb0:	d00b      	beq.n	8016eca <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8016eb2:	88fb      	ldrh	r3, [r7, #6]
 8016eb4:	2bff      	cmp	r3, #255	@ 0xff
 8016eb6:	d805      	bhi.n	8016ec4 <ff_convert+0x30>
 8016eb8:	88fb      	ldrh	r3, [r7, #6]
 8016eba:	3b80      	subs	r3, #128	@ 0x80
 8016ebc:	4a12      	ldr	r2, [pc, #72]	@ (8016f08 <ff_convert+0x74>)
 8016ebe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016ec2:	e000      	b.n	8016ec6 <ff_convert+0x32>
 8016ec4:	2300      	movs	r3, #0
 8016ec6:	81fb      	strh	r3, [r7, #14]
 8016ec8:	e016      	b.n	8016ef8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8016eca:	2300      	movs	r3, #0
 8016ecc:	81fb      	strh	r3, [r7, #14]
 8016ece:	e009      	b.n	8016ee4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8016ed0:	89fb      	ldrh	r3, [r7, #14]
 8016ed2:	4a0d      	ldr	r2, [pc, #52]	@ (8016f08 <ff_convert+0x74>)
 8016ed4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016ed8:	88fa      	ldrh	r2, [r7, #6]
 8016eda:	429a      	cmp	r2, r3
 8016edc:	d006      	beq.n	8016eec <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8016ede:	89fb      	ldrh	r3, [r7, #14]
 8016ee0:	3301      	adds	r3, #1
 8016ee2:	81fb      	strh	r3, [r7, #14]
 8016ee4:	89fb      	ldrh	r3, [r7, #14]
 8016ee6:	2b7f      	cmp	r3, #127	@ 0x7f
 8016ee8:	d9f2      	bls.n	8016ed0 <ff_convert+0x3c>
 8016eea:	e000      	b.n	8016eee <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8016eec:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8016eee:	89fb      	ldrh	r3, [r7, #14]
 8016ef0:	3380      	adds	r3, #128	@ 0x80
 8016ef2:	b29b      	uxth	r3, r3
 8016ef4:	b2db      	uxtb	r3, r3
 8016ef6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8016ef8:	89fb      	ldrh	r3, [r7, #14]
}
 8016efa:	4618      	mov	r0, r3
 8016efc:	3714      	adds	r7, #20
 8016efe:	46bd      	mov	sp, r7
 8016f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f04:	4770      	bx	lr
 8016f06:	bf00      	nop
 8016f08:	0801c7d8 	.word	0x0801c7d8

08016f0c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8016f0c:	b480      	push	{r7}
 8016f0e:	b087      	sub	sp, #28
 8016f10:	af00      	add	r7, sp, #0
 8016f12:	4603      	mov	r3, r0
 8016f14:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8016f16:	88fb      	ldrh	r3, [r7, #6]
 8016f18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016f1c:	d201      	bcs.n	8016f22 <ff_wtoupper+0x16>
 8016f1e:	4b3e      	ldr	r3, [pc, #248]	@ (8017018 <ff_wtoupper+0x10c>)
 8016f20:	e000      	b.n	8016f24 <ff_wtoupper+0x18>
 8016f22:	4b3e      	ldr	r3, [pc, #248]	@ (801701c <ff_wtoupper+0x110>)
 8016f24:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8016f26:	697b      	ldr	r3, [r7, #20]
 8016f28:	1c9a      	adds	r2, r3, #2
 8016f2a:	617a      	str	r2, [r7, #20]
 8016f2c:	881b      	ldrh	r3, [r3, #0]
 8016f2e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8016f30:	8a7b      	ldrh	r3, [r7, #18]
 8016f32:	2b00      	cmp	r3, #0
 8016f34:	d068      	beq.n	8017008 <ff_wtoupper+0xfc>
 8016f36:	88fa      	ldrh	r2, [r7, #6]
 8016f38:	8a7b      	ldrh	r3, [r7, #18]
 8016f3a:	429a      	cmp	r2, r3
 8016f3c:	d364      	bcc.n	8017008 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8016f3e:	697b      	ldr	r3, [r7, #20]
 8016f40:	1c9a      	adds	r2, r3, #2
 8016f42:	617a      	str	r2, [r7, #20]
 8016f44:	881b      	ldrh	r3, [r3, #0]
 8016f46:	823b      	strh	r3, [r7, #16]
 8016f48:	8a3b      	ldrh	r3, [r7, #16]
 8016f4a:	0a1b      	lsrs	r3, r3, #8
 8016f4c:	81fb      	strh	r3, [r7, #14]
 8016f4e:	8a3b      	ldrh	r3, [r7, #16]
 8016f50:	b2db      	uxtb	r3, r3
 8016f52:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8016f54:	88fa      	ldrh	r2, [r7, #6]
 8016f56:	8a79      	ldrh	r1, [r7, #18]
 8016f58:	8a3b      	ldrh	r3, [r7, #16]
 8016f5a:	440b      	add	r3, r1
 8016f5c:	429a      	cmp	r2, r3
 8016f5e:	da49      	bge.n	8016ff4 <ff_wtoupper+0xe8>
			switch (cmd) {
 8016f60:	89fb      	ldrh	r3, [r7, #14]
 8016f62:	2b08      	cmp	r3, #8
 8016f64:	d84f      	bhi.n	8017006 <ff_wtoupper+0xfa>
 8016f66:	a201      	add	r2, pc, #4	@ (adr r2, 8016f6c <ff_wtoupper+0x60>)
 8016f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016f6c:	08016f91 	.word	0x08016f91
 8016f70:	08016fa3 	.word	0x08016fa3
 8016f74:	08016fb9 	.word	0x08016fb9
 8016f78:	08016fc1 	.word	0x08016fc1
 8016f7c:	08016fc9 	.word	0x08016fc9
 8016f80:	08016fd1 	.word	0x08016fd1
 8016f84:	08016fd9 	.word	0x08016fd9
 8016f88:	08016fe1 	.word	0x08016fe1
 8016f8c:	08016fe9 	.word	0x08016fe9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8016f90:	88fa      	ldrh	r2, [r7, #6]
 8016f92:	8a7b      	ldrh	r3, [r7, #18]
 8016f94:	1ad3      	subs	r3, r2, r3
 8016f96:	005b      	lsls	r3, r3, #1
 8016f98:	697a      	ldr	r2, [r7, #20]
 8016f9a:	4413      	add	r3, r2
 8016f9c:	881b      	ldrh	r3, [r3, #0]
 8016f9e:	80fb      	strh	r3, [r7, #6]
 8016fa0:	e027      	b.n	8016ff2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8016fa2:	88fa      	ldrh	r2, [r7, #6]
 8016fa4:	8a7b      	ldrh	r3, [r7, #18]
 8016fa6:	1ad3      	subs	r3, r2, r3
 8016fa8:	b29b      	uxth	r3, r3
 8016faa:	f003 0301 	and.w	r3, r3, #1
 8016fae:	b29b      	uxth	r3, r3
 8016fb0:	88fa      	ldrh	r2, [r7, #6]
 8016fb2:	1ad3      	subs	r3, r2, r3
 8016fb4:	80fb      	strh	r3, [r7, #6]
 8016fb6:	e01c      	b.n	8016ff2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8016fb8:	88fb      	ldrh	r3, [r7, #6]
 8016fba:	3b10      	subs	r3, #16
 8016fbc:	80fb      	strh	r3, [r7, #6]
 8016fbe:	e018      	b.n	8016ff2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8016fc0:	88fb      	ldrh	r3, [r7, #6]
 8016fc2:	3b20      	subs	r3, #32
 8016fc4:	80fb      	strh	r3, [r7, #6]
 8016fc6:	e014      	b.n	8016ff2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8016fc8:	88fb      	ldrh	r3, [r7, #6]
 8016fca:	3b30      	subs	r3, #48	@ 0x30
 8016fcc:	80fb      	strh	r3, [r7, #6]
 8016fce:	e010      	b.n	8016ff2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8016fd0:	88fb      	ldrh	r3, [r7, #6]
 8016fd2:	3b1a      	subs	r3, #26
 8016fd4:	80fb      	strh	r3, [r7, #6]
 8016fd6:	e00c      	b.n	8016ff2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8016fd8:	88fb      	ldrh	r3, [r7, #6]
 8016fda:	3308      	adds	r3, #8
 8016fdc:	80fb      	strh	r3, [r7, #6]
 8016fde:	e008      	b.n	8016ff2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8016fe0:	88fb      	ldrh	r3, [r7, #6]
 8016fe2:	3b50      	subs	r3, #80	@ 0x50
 8016fe4:	80fb      	strh	r3, [r7, #6]
 8016fe6:	e004      	b.n	8016ff2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8016fe8:	88fb      	ldrh	r3, [r7, #6]
 8016fea:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8016fee:	80fb      	strh	r3, [r7, #6]
 8016ff0:	bf00      	nop
			}
			break;
 8016ff2:	e008      	b.n	8017006 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8016ff4:	89fb      	ldrh	r3, [r7, #14]
 8016ff6:	2b00      	cmp	r3, #0
 8016ff8:	d195      	bne.n	8016f26 <ff_wtoupper+0x1a>
 8016ffa:	8a3b      	ldrh	r3, [r7, #16]
 8016ffc:	005b      	lsls	r3, r3, #1
 8016ffe:	697a      	ldr	r2, [r7, #20]
 8017000:	4413      	add	r3, r2
 8017002:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8017004:	e78f      	b.n	8016f26 <ff_wtoupper+0x1a>
			break;
 8017006:	bf00      	nop
	}

	return chr;
 8017008:	88fb      	ldrh	r3, [r7, #6]
}
 801700a:	4618      	mov	r0, r3
 801700c:	371c      	adds	r7, #28
 801700e:	46bd      	mov	sp, r7
 8017010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017014:	4770      	bx	lr
 8017016:	bf00      	nop
 8017018:	0801c8d8 	.word	0x0801c8d8
 801701c:	0801cacc 	.word	0x0801cacc

08017020 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8017020:	b580      	push	{r7, lr}
 8017022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8017024:	2200      	movs	r2, #0
 8017026:	4912      	ldr	r1, [pc, #72]	@ (8017070 <MX_USB_Device_Init+0x50>)
 8017028:	4812      	ldr	r0, [pc, #72]	@ (8017074 <MX_USB_Device_Init+0x54>)
 801702a:	f7fb fe71 	bl	8012d10 <USBD_Init>
 801702e:	4603      	mov	r3, r0
 8017030:	2b00      	cmp	r3, #0
 8017032:	d001      	beq.n	8017038 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8017034:	f7ed fb50 	bl	80046d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8017038:	490f      	ldr	r1, [pc, #60]	@ (8017078 <MX_USB_Device_Init+0x58>)
 801703a:	480e      	ldr	r0, [pc, #56]	@ (8017074 <MX_USB_Device_Init+0x54>)
 801703c:	f7fb fe98 	bl	8012d70 <USBD_RegisterClass>
 8017040:	4603      	mov	r3, r0
 8017042:	2b00      	cmp	r3, #0
 8017044:	d001      	beq.n	801704a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8017046:	f7ed fb47 	bl	80046d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 801704a:	490c      	ldr	r1, [pc, #48]	@ (801707c <MX_USB_Device_Init+0x5c>)
 801704c:	4809      	ldr	r0, [pc, #36]	@ (8017074 <MX_USB_Device_Init+0x54>)
 801704e:	f7fb fdb9 	bl	8012bc4 <USBD_CDC_RegisterInterface>
 8017052:	4603      	mov	r3, r0
 8017054:	2b00      	cmp	r3, #0
 8017056:	d001      	beq.n	801705c <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8017058:	f7ed fb3e 	bl	80046d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 801705c:	4805      	ldr	r0, [pc, #20]	@ (8017074 <MX_USB_Device_Init+0x54>)
 801705e:	f7fb feae 	bl	8012dbe <USBD_Start>
 8017062:	4603      	mov	r3, r0
 8017064:	2b00      	cmp	r3, #0
 8017066:	d001      	beq.n	801706c <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8017068:	f7ed fb36 	bl	80046d8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 801706c:	bf00      	nop
 801706e:	bd80      	pop	{r7, pc}
 8017070:	2000014c 	.word	0x2000014c
 8017074:	20002bc0 	.word	0x20002bc0
 8017078:	20000034 	.word	0x20000034
 801707c:	20000138 	.word	0x20000138

08017080 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017080:	b580      	push	{r7, lr}
 8017082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017084:	2200      	movs	r2, #0
 8017086:	4905      	ldr	r1, [pc, #20]	@ (801709c <CDC_Init_FS+0x1c>)
 8017088:	4805      	ldr	r0, [pc, #20]	@ (80170a0 <CDC_Init_FS+0x20>)
 801708a:	f7fb fdb0 	bl	8012bee <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801708e:	4905      	ldr	r1, [pc, #20]	@ (80170a4 <CDC_Init_FS+0x24>)
 8017090:	4803      	ldr	r0, [pc, #12]	@ (80170a0 <CDC_Init_FS+0x20>)
 8017092:	f7fb fdca 	bl	8012c2a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017096:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017098:	4618      	mov	r0, r3
 801709a:	bd80      	pop	{r7, pc}
 801709c:	20003290 	.word	0x20003290
 80170a0:	20002bc0 	.word	0x20002bc0
 80170a4:	20002e90 	.word	0x20002e90

080170a8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80170a8:	b480      	push	{r7}
 80170aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80170ac:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80170ae:	4618      	mov	r0, r3
 80170b0:	46bd      	mov	sp, r7
 80170b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170b6:	4770      	bx	lr

080170b8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80170b8:	b480      	push	{r7}
 80170ba:	b083      	sub	sp, #12
 80170bc:	af00      	add	r7, sp, #0
 80170be:	4603      	mov	r3, r0
 80170c0:	6039      	str	r1, [r7, #0]
 80170c2:	71fb      	strb	r3, [r7, #7]
 80170c4:	4613      	mov	r3, r2
 80170c6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80170c8:	79fb      	ldrb	r3, [r7, #7]
 80170ca:	2b23      	cmp	r3, #35	@ 0x23
 80170cc:	d84a      	bhi.n	8017164 <CDC_Control_FS+0xac>
 80170ce:	a201      	add	r2, pc, #4	@ (adr r2, 80170d4 <CDC_Control_FS+0x1c>)
 80170d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80170d4:	08017165 	.word	0x08017165
 80170d8:	08017165 	.word	0x08017165
 80170dc:	08017165 	.word	0x08017165
 80170e0:	08017165 	.word	0x08017165
 80170e4:	08017165 	.word	0x08017165
 80170e8:	08017165 	.word	0x08017165
 80170ec:	08017165 	.word	0x08017165
 80170f0:	08017165 	.word	0x08017165
 80170f4:	08017165 	.word	0x08017165
 80170f8:	08017165 	.word	0x08017165
 80170fc:	08017165 	.word	0x08017165
 8017100:	08017165 	.word	0x08017165
 8017104:	08017165 	.word	0x08017165
 8017108:	08017165 	.word	0x08017165
 801710c:	08017165 	.word	0x08017165
 8017110:	08017165 	.word	0x08017165
 8017114:	08017165 	.word	0x08017165
 8017118:	08017165 	.word	0x08017165
 801711c:	08017165 	.word	0x08017165
 8017120:	08017165 	.word	0x08017165
 8017124:	08017165 	.word	0x08017165
 8017128:	08017165 	.word	0x08017165
 801712c:	08017165 	.word	0x08017165
 8017130:	08017165 	.word	0x08017165
 8017134:	08017165 	.word	0x08017165
 8017138:	08017165 	.word	0x08017165
 801713c:	08017165 	.word	0x08017165
 8017140:	08017165 	.word	0x08017165
 8017144:	08017165 	.word	0x08017165
 8017148:	08017165 	.word	0x08017165
 801714c:	08017165 	.word	0x08017165
 8017150:	08017165 	.word	0x08017165
 8017154:	08017165 	.word	0x08017165
 8017158:	08017165 	.word	0x08017165
 801715c:	08017165 	.word	0x08017165
 8017160:	08017165 	.word	0x08017165
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017164:	bf00      	nop
  }

  return (USBD_OK);
 8017166:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017168:	4618      	mov	r0, r3
 801716a:	370c      	adds	r7, #12
 801716c:	46bd      	mov	sp, r7
 801716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017172:	4770      	bx	lr

08017174 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017174:	b580      	push	{r7, lr}
 8017176:	b082      	sub	sp, #8
 8017178:	af00      	add	r7, sp, #0
 801717a:	6078      	str	r0, [r7, #4]
 801717c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801717e:	6879      	ldr	r1, [r7, #4]
 8017180:	4805      	ldr	r0, [pc, #20]	@ (8017198 <CDC_Receive_FS+0x24>)
 8017182:	f7fb fd52 	bl	8012c2a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8017186:	4804      	ldr	r0, [pc, #16]	@ (8017198 <CDC_Receive_FS+0x24>)
 8017188:	f7fb fd98 	bl	8012cbc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801718c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801718e:	4618      	mov	r0, r3
 8017190:	3708      	adds	r7, #8
 8017192:	46bd      	mov	sp, r7
 8017194:	bd80      	pop	{r7, pc}
 8017196:	bf00      	nop
 8017198:	20002bc0 	.word	0x20002bc0

0801719c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801719c:	b580      	push	{r7, lr}
 801719e:	b084      	sub	sp, #16
 80171a0:	af00      	add	r7, sp, #0
 80171a2:	6078      	str	r0, [r7, #4]
 80171a4:	460b      	mov	r3, r1
 80171a6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80171a8:	2300      	movs	r3, #0
 80171aa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80171ac:	4b0d      	ldr	r3, [pc, #52]	@ (80171e4 <CDC_Transmit_FS+0x48>)
 80171ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80171b2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80171b4:	68bb      	ldr	r3, [r7, #8]
 80171b6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80171ba:	2b00      	cmp	r3, #0
 80171bc:	d001      	beq.n	80171c2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80171be:	2301      	movs	r3, #1
 80171c0:	e00b      	b.n	80171da <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80171c2:	887b      	ldrh	r3, [r7, #2]
 80171c4:	461a      	mov	r2, r3
 80171c6:	6879      	ldr	r1, [r7, #4]
 80171c8:	4806      	ldr	r0, [pc, #24]	@ (80171e4 <CDC_Transmit_FS+0x48>)
 80171ca:	f7fb fd10 	bl	8012bee <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80171ce:	4805      	ldr	r0, [pc, #20]	@ (80171e4 <CDC_Transmit_FS+0x48>)
 80171d0:	f7fb fd44 	bl	8012c5c <USBD_CDC_TransmitPacket>
 80171d4:	4603      	mov	r3, r0
 80171d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80171d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80171da:	4618      	mov	r0, r3
 80171dc:	3710      	adds	r7, #16
 80171de:	46bd      	mov	sp, r7
 80171e0:	bd80      	pop	{r7, pc}
 80171e2:	bf00      	nop
 80171e4:	20002bc0 	.word	0x20002bc0

080171e8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80171e8:	b480      	push	{r7}
 80171ea:	b087      	sub	sp, #28
 80171ec:	af00      	add	r7, sp, #0
 80171ee:	60f8      	str	r0, [r7, #12]
 80171f0:	60b9      	str	r1, [r7, #8]
 80171f2:	4613      	mov	r3, r2
 80171f4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80171f6:	2300      	movs	r3, #0
 80171f8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80171fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80171fe:	4618      	mov	r0, r3
 8017200:	371c      	adds	r7, #28
 8017202:	46bd      	mov	sp, r7
 8017204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017208:	4770      	bx	lr
	...

0801720c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801720c:	b480      	push	{r7}
 801720e:	b083      	sub	sp, #12
 8017210:	af00      	add	r7, sp, #0
 8017212:	4603      	mov	r3, r0
 8017214:	6039      	str	r1, [r7, #0]
 8017216:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8017218:	683b      	ldr	r3, [r7, #0]
 801721a:	2212      	movs	r2, #18
 801721c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 801721e:	4b03      	ldr	r3, [pc, #12]	@ (801722c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8017220:	4618      	mov	r0, r3
 8017222:	370c      	adds	r7, #12
 8017224:	46bd      	mov	sp, r7
 8017226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801722a:	4770      	bx	lr
 801722c:	2000016c 	.word	0x2000016c

08017230 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017230:	b480      	push	{r7}
 8017232:	b083      	sub	sp, #12
 8017234:	af00      	add	r7, sp, #0
 8017236:	4603      	mov	r3, r0
 8017238:	6039      	str	r1, [r7, #0]
 801723a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801723c:	683b      	ldr	r3, [r7, #0]
 801723e:	2204      	movs	r2, #4
 8017240:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017242:	4b03      	ldr	r3, [pc, #12]	@ (8017250 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8017244:	4618      	mov	r0, r3
 8017246:	370c      	adds	r7, #12
 8017248:	46bd      	mov	sp, r7
 801724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801724e:	4770      	bx	lr
 8017250:	20000180 	.word	0x20000180

08017254 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017254:	b580      	push	{r7, lr}
 8017256:	b082      	sub	sp, #8
 8017258:	af00      	add	r7, sp, #0
 801725a:	4603      	mov	r3, r0
 801725c:	6039      	str	r1, [r7, #0]
 801725e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017260:	79fb      	ldrb	r3, [r7, #7]
 8017262:	2b00      	cmp	r3, #0
 8017264:	d105      	bne.n	8017272 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017266:	683a      	ldr	r2, [r7, #0]
 8017268:	4907      	ldr	r1, [pc, #28]	@ (8017288 <USBD_CDC_ProductStrDescriptor+0x34>)
 801726a:	4808      	ldr	r0, [pc, #32]	@ (801728c <USBD_CDC_ProductStrDescriptor+0x38>)
 801726c:	f7fc fd91 	bl	8013d92 <USBD_GetString>
 8017270:	e004      	b.n	801727c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017272:	683a      	ldr	r2, [r7, #0]
 8017274:	4904      	ldr	r1, [pc, #16]	@ (8017288 <USBD_CDC_ProductStrDescriptor+0x34>)
 8017276:	4805      	ldr	r0, [pc, #20]	@ (801728c <USBD_CDC_ProductStrDescriptor+0x38>)
 8017278:	f7fc fd8b 	bl	8013d92 <USBD_GetString>
  }
  return USBD_StrDesc;
 801727c:	4b02      	ldr	r3, [pc, #8]	@ (8017288 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 801727e:	4618      	mov	r0, r3
 8017280:	3708      	adds	r7, #8
 8017282:	46bd      	mov	sp, r7
 8017284:	bd80      	pop	{r7, pc}
 8017286:	bf00      	nop
 8017288:	20003690 	.word	0x20003690
 801728c:	0801abe4 	.word	0x0801abe4

08017290 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017290:	b580      	push	{r7, lr}
 8017292:	b082      	sub	sp, #8
 8017294:	af00      	add	r7, sp, #0
 8017296:	4603      	mov	r3, r0
 8017298:	6039      	str	r1, [r7, #0]
 801729a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801729c:	683a      	ldr	r2, [r7, #0]
 801729e:	4904      	ldr	r1, [pc, #16]	@ (80172b0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80172a0:	4804      	ldr	r0, [pc, #16]	@ (80172b4 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80172a2:	f7fc fd76 	bl	8013d92 <USBD_GetString>
  return USBD_StrDesc;
 80172a6:	4b02      	ldr	r3, [pc, #8]	@ (80172b0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80172a8:	4618      	mov	r0, r3
 80172aa:	3708      	adds	r7, #8
 80172ac:	46bd      	mov	sp, r7
 80172ae:	bd80      	pop	{r7, pc}
 80172b0:	20003690 	.word	0x20003690
 80172b4:	0801abfc 	.word	0x0801abfc

080172b8 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80172b8:	b580      	push	{r7, lr}
 80172ba:	b082      	sub	sp, #8
 80172bc:	af00      	add	r7, sp, #0
 80172be:	4603      	mov	r3, r0
 80172c0:	6039      	str	r1, [r7, #0]
 80172c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80172c4:	683b      	ldr	r3, [r7, #0]
 80172c6:	221a      	movs	r2, #26
 80172c8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80172ca:	f000 f843 	bl	8017354 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80172ce:	4b02      	ldr	r3, [pc, #8]	@ (80172d8 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80172d0:	4618      	mov	r0, r3
 80172d2:	3708      	adds	r7, #8
 80172d4:	46bd      	mov	sp, r7
 80172d6:	bd80      	pop	{r7, pc}
 80172d8:	20000184 	.word	0x20000184

080172dc <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80172dc:	b580      	push	{r7, lr}
 80172de:	b082      	sub	sp, #8
 80172e0:	af00      	add	r7, sp, #0
 80172e2:	4603      	mov	r3, r0
 80172e4:	6039      	str	r1, [r7, #0]
 80172e6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80172e8:	79fb      	ldrb	r3, [r7, #7]
 80172ea:	2b00      	cmp	r3, #0
 80172ec:	d105      	bne.n	80172fa <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80172ee:	683a      	ldr	r2, [r7, #0]
 80172f0:	4907      	ldr	r1, [pc, #28]	@ (8017310 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80172f2:	4808      	ldr	r0, [pc, #32]	@ (8017314 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80172f4:	f7fc fd4d 	bl	8013d92 <USBD_GetString>
 80172f8:	e004      	b.n	8017304 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80172fa:	683a      	ldr	r2, [r7, #0]
 80172fc:	4904      	ldr	r1, [pc, #16]	@ (8017310 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80172fe:	4805      	ldr	r0, [pc, #20]	@ (8017314 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017300:	f7fc fd47 	bl	8013d92 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017304:	4b02      	ldr	r3, [pc, #8]	@ (8017310 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8017306:	4618      	mov	r0, r3
 8017308:	3708      	adds	r7, #8
 801730a:	46bd      	mov	sp, r7
 801730c:	bd80      	pop	{r7, pc}
 801730e:	bf00      	nop
 8017310:	20003690 	.word	0x20003690
 8017314:	0801ac10 	.word	0x0801ac10

08017318 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017318:	b580      	push	{r7, lr}
 801731a:	b082      	sub	sp, #8
 801731c:	af00      	add	r7, sp, #0
 801731e:	4603      	mov	r3, r0
 8017320:	6039      	str	r1, [r7, #0]
 8017322:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017324:	79fb      	ldrb	r3, [r7, #7]
 8017326:	2b00      	cmp	r3, #0
 8017328:	d105      	bne.n	8017336 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801732a:	683a      	ldr	r2, [r7, #0]
 801732c:	4907      	ldr	r1, [pc, #28]	@ (801734c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801732e:	4808      	ldr	r0, [pc, #32]	@ (8017350 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017330:	f7fc fd2f 	bl	8013d92 <USBD_GetString>
 8017334:	e004      	b.n	8017340 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017336:	683a      	ldr	r2, [r7, #0]
 8017338:	4904      	ldr	r1, [pc, #16]	@ (801734c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801733a:	4805      	ldr	r0, [pc, #20]	@ (8017350 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 801733c:	f7fc fd29 	bl	8013d92 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017340:	4b02      	ldr	r3, [pc, #8]	@ (801734c <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8017342:	4618      	mov	r0, r3
 8017344:	3708      	adds	r7, #8
 8017346:	46bd      	mov	sp, r7
 8017348:	bd80      	pop	{r7, pc}
 801734a:	bf00      	nop
 801734c:	20003690 	.word	0x20003690
 8017350:	0801ac1c 	.word	0x0801ac1c

08017354 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017354:	b580      	push	{r7, lr}
 8017356:	b084      	sub	sp, #16
 8017358:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801735a:	4b0f      	ldr	r3, [pc, #60]	@ (8017398 <Get_SerialNum+0x44>)
 801735c:	681b      	ldr	r3, [r3, #0]
 801735e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017360:	4b0e      	ldr	r3, [pc, #56]	@ (801739c <Get_SerialNum+0x48>)
 8017362:	681b      	ldr	r3, [r3, #0]
 8017364:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017366:	4b0e      	ldr	r3, [pc, #56]	@ (80173a0 <Get_SerialNum+0x4c>)
 8017368:	681b      	ldr	r3, [r3, #0]
 801736a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801736c:	68fa      	ldr	r2, [r7, #12]
 801736e:	687b      	ldr	r3, [r7, #4]
 8017370:	4413      	add	r3, r2
 8017372:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017374:	68fb      	ldr	r3, [r7, #12]
 8017376:	2b00      	cmp	r3, #0
 8017378:	d009      	beq.n	801738e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801737a:	2208      	movs	r2, #8
 801737c:	4909      	ldr	r1, [pc, #36]	@ (80173a4 <Get_SerialNum+0x50>)
 801737e:	68f8      	ldr	r0, [r7, #12]
 8017380:	f000 f814 	bl	80173ac <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017384:	2204      	movs	r2, #4
 8017386:	4908      	ldr	r1, [pc, #32]	@ (80173a8 <Get_SerialNum+0x54>)
 8017388:	68b8      	ldr	r0, [r7, #8]
 801738a:	f000 f80f 	bl	80173ac <IntToUnicode>
  }
}
 801738e:	bf00      	nop
 8017390:	3710      	adds	r7, #16
 8017392:	46bd      	mov	sp, r7
 8017394:	bd80      	pop	{r7, pc}
 8017396:	bf00      	nop
 8017398:	1fff7590 	.word	0x1fff7590
 801739c:	1fff7594 	.word	0x1fff7594
 80173a0:	1fff7598 	.word	0x1fff7598
 80173a4:	20000186 	.word	0x20000186
 80173a8:	20000196 	.word	0x20000196

080173ac <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80173ac:	b480      	push	{r7}
 80173ae:	b087      	sub	sp, #28
 80173b0:	af00      	add	r7, sp, #0
 80173b2:	60f8      	str	r0, [r7, #12]
 80173b4:	60b9      	str	r1, [r7, #8]
 80173b6:	4613      	mov	r3, r2
 80173b8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80173ba:	2300      	movs	r3, #0
 80173bc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80173be:	2300      	movs	r3, #0
 80173c0:	75fb      	strb	r3, [r7, #23]
 80173c2:	e027      	b.n	8017414 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80173c4:	68fb      	ldr	r3, [r7, #12]
 80173c6:	0f1b      	lsrs	r3, r3, #28
 80173c8:	2b09      	cmp	r3, #9
 80173ca:	d80b      	bhi.n	80173e4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80173cc:	68fb      	ldr	r3, [r7, #12]
 80173ce:	0f1b      	lsrs	r3, r3, #28
 80173d0:	b2da      	uxtb	r2, r3
 80173d2:	7dfb      	ldrb	r3, [r7, #23]
 80173d4:	005b      	lsls	r3, r3, #1
 80173d6:	4619      	mov	r1, r3
 80173d8:	68bb      	ldr	r3, [r7, #8]
 80173da:	440b      	add	r3, r1
 80173dc:	3230      	adds	r2, #48	@ 0x30
 80173de:	b2d2      	uxtb	r2, r2
 80173e0:	701a      	strb	r2, [r3, #0]
 80173e2:	e00a      	b.n	80173fa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80173e4:	68fb      	ldr	r3, [r7, #12]
 80173e6:	0f1b      	lsrs	r3, r3, #28
 80173e8:	b2da      	uxtb	r2, r3
 80173ea:	7dfb      	ldrb	r3, [r7, #23]
 80173ec:	005b      	lsls	r3, r3, #1
 80173ee:	4619      	mov	r1, r3
 80173f0:	68bb      	ldr	r3, [r7, #8]
 80173f2:	440b      	add	r3, r1
 80173f4:	3237      	adds	r2, #55	@ 0x37
 80173f6:	b2d2      	uxtb	r2, r2
 80173f8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80173fa:	68fb      	ldr	r3, [r7, #12]
 80173fc:	011b      	lsls	r3, r3, #4
 80173fe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017400:	7dfb      	ldrb	r3, [r7, #23]
 8017402:	005b      	lsls	r3, r3, #1
 8017404:	3301      	adds	r3, #1
 8017406:	68ba      	ldr	r2, [r7, #8]
 8017408:	4413      	add	r3, r2
 801740a:	2200      	movs	r2, #0
 801740c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801740e:	7dfb      	ldrb	r3, [r7, #23]
 8017410:	3301      	adds	r3, #1
 8017412:	75fb      	strb	r3, [r7, #23]
 8017414:	7dfa      	ldrb	r2, [r7, #23]
 8017416:	79fb      	ldrb	r3, [r7, #7]
 8017418:	429a      	cmp	r2, r3
 801741a:	d3d3      	bcc.n	80173c4 <IntToUnicode+0x18>
  }
}
 801741c:	bf00      	nop
 801741e:	bf00      	nop
 8017420:	371c      	adds	r7, #28
 8017422:	46bd      	mov	sp, r7
 8017424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017428:	4770      	bx	lr
	...

0801742c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801742c:	b580      	push	{r7, lr}
 801742e:	b094      	sub	sp, #80	@ 0x50
 8017430:	af00      	add	r7, sp, #0
 8017432:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8017434:	f107 030c 	add.w	r3, r7, #12
 8017438:	2244      	movs	r2, #68	@ 0x44
 801743a:	2100      	movs	r1, #0
 801743c:	4618      	mov	r0, r3
 801743e:	f001 f8c6 	bl	80185ce <memset>
  if(pcdHandle->Instance==USB)
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	681b      	ldr	r3, [r3, #0]
 8017446:	4a15      	ldr	r2, [pc, #84]	@ (801749c <HAL_PCD_MspInit+0x70>)
 8017448:	4293      	cmp	r3, r2
 801744a:	d123      	bne.n	8017494 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801744c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8017450:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8017452:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8017456:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8017458:	f107 030c 	add.w	r3, r7, #12
 801745c:	4618      	mov	r0, r3
 801745e:	f7f6 fd83 	bl	800df68 <HAL_RCCEx_PeriphCLKConfig>
 8017462:	4603      	mov	r3, r0
 8017464:	2b00      	cmp	r3, #0
 8017466:	d001      	beq.n	801746c <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8017468:	f7ed f936 	bl	80046d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 801746c:	4b0c      	ldr	r3, [pc, #48]	@ (80174a0 <HAL_PCD_MspInit+0x74>)
 801746e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017470:	4a0b      	ldr	r2, [pc, #44]	@ (80174a0 <HAL_PCD_MspInit+0x74>)
 8017472:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8017476:	6593      	str	r3, [r2, #88]	@ 0x58
 8017478:	4b09      	ldr	r3, [pc, #36]	@ (80174a0 <HAL_PCD_MspInit+0x74>)
 801747a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801747c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8017480:	60bb      	str	r3, [r7, #8]
 8017482:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8017484:	2200      	movs	r2, #0
 8017486:	2100      	movs	r1, #0
 8017488:	2014      	movs	r0, #20
 801748a:	f7f2 fbac 	bl	8009be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 801748e:	2014      	movs	r0, #20
 8017490:	f7f2 fbc3 	bl	8009c1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8017494:	bf00      	nop
 8017496:	3750      	adds	r7, #80	@ 0x50
 8017498:	46bd      	mov	sp, r7
 801749a:	bd80      	pop	{r7, pc}
 801749c:	40005c00 	.word	0x40005c00
 80174a0:	40021000 	.word	0x40021000

080174a4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80174a4:	b580      	push	{r7, lr}
 80174a6:	b082      	sub	sp, #8
 80174a8:	af00      	add	r7, sp, #0
 80174aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80174b8:	4619      	mov	r1, r3
 80174ba:	4610      	mov	r0, r2
 80174bc:	f7fb fcca 	bl	8012e54 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80174c0:	bf00      	nop
 80174c2:	3708      	adds	r7, #8
 80174c4:	46bd      	mov	sp, r7
 80174c6:	bd80      	pop	{r7, pc}

080174c8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80174c8:	b580      	push	{r7, lr}
 80174ca:	b082      	sub	sp, #8
 80174cc:	af00      	add	r7, sp, #0
 80174ce:	6078      	str	r0, [r7, #4]
 80174d0:	460b      	mov	r3, r1
 80174d2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80174d4:	687b      	ldr	r3, [r7, #4]
 80174d6:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80174da:	78fa      	ldrb	r2, [r7, #3]
 80174dc:	6879      	ldr	r1, [r7, #4]
 80174de:	4613      	mov	r3, r2
 80174e0:	009b      	lsls	r3, r3, #2
 80174e2:	4413      	add	r3, r2
 80174e4:	00db      	lsls	r3, r3, #3
 80174e6:	440b      	add	r3, r1
 80174e8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80174ec:	681a      	ldr	r2, [r3, #0]
 80174ee:	78fb      	ldrb	r3, [r7, #3]
 80174f0:	4619      	mov	r1, r3
 80174f2:	f7fb fd04 	bl	8012efe <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80174f6:	bf00      	nop
 80174f8:	3708      	adds	r7, #8
 80174fa:	46bd      	mov	sp, r7
 80174fc:	bd80      	pop	{r7, pc}

080174fe <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80174fe:	b580      	push	{r7, lr}
 8017500:	b082      	sub	sp, #8
 8017502:	af00      	add	r7, sp, #0
 8017504:	6078      	str	r0, [r7, #4]
 8017506:	460b      	mov	r3, r1
 8017508:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801750a:	687b      	ldr	r3, [r7, #4]
 801750c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8017510:	78fa      	ldrb	r2, [r7, #3]
 8017512:	6879      	ldr	r1, [r7, #4]
 8017514:	4613      	mov	r3, r2
 8017516:	009b      	lsls	r3, r3, #2
 8017518:	4413      	add	r3, r2
 801751a:	00db      	lsls	r3, r3, #3
 801751c:	440b      	add	r3, r1
 801751e:	3324      	adds	r3, #36	@ 0x24
 8017520:	681a      	ldr	r2, [r3, #0]
 8017522:	78fb      	ldrb	r3, [r7, #3]
 8017524:	4619      	mov	r1, r3
 8017526:	f7fb fd4d 	bl	8012fc4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 801752a:	bf00      	nop
 801752c:	3708      	adds	r7, #8
 801752e:	46bd      	mov	sp, r7
 8017530:	bd80      	pop	{r7, pc}

08017532 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017532:	b580      	push	{r7, lr}
 8017534:	b082      	sub	sp, #8
 8017536:	af00      	add	r7, sp, #0
 8017538:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801753a:	687b      	ldr	r3, [r7, #4]
 801753c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017540:	4618      	mov	r0, r3
 8017542:	f7fb fe61 	bl	8013208 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8017546:	bf00      	nop
 8017548:	3708      	adds	r7, #8
 801754a:	46bd      	mov	sp, r7
 801754c:	bd80      	pop	{r7, pc}

0801754e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801754e:	b580      	push	{r7, lr}
 8017550:	b084      	sub	sp, #16
 8017552:	af00      	add	r7, sp, #0
 8017554:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017556:	2301      	movs	r3, #1
 8017558:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 801755a:	687b      	ldr	r3, [r7, #4]
 801755c:	795b      	ldrb	r3, [r3, #5]
 801755e:	2b02      	cmp	r3, #2
 8017560:	d001      	beq.n	8017566 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8017562:	f7ed f8b9 	bl	80046d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017566:	687b      	ldr	r3, [r7, #4]
 8017568:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801756c:	7bfa      	ldrb	r2, [r7, #15]
 801756e:	4611      	mov	r1, r2
 8017570:	4618      	mov	r0, r3
 8017572:	f7fb fe0b 	bl	801318c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017576:	687b      	ldr	r3, [r7, #4]
 8017578:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801757c:	4618      	mov	r0, r3
 801757e:	f7fb fdb7 	bl	80130f0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8017582:	bf00      	nop
 8017584:	3710      	adds	r7, #16
 8017586:	46bd      	mov	sp, r7
 8017588:	bd80      	pop	{r7, pc}
	...

0801758c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801758c:	b580      	push	{r7, lr}
 801758e:	b082      	sub	sp, #8
 8017590:	af00      	add	r7, sp, #0
 8017592:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017594:	687b      	ldr	r3, [r7, #4]
 8017596:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801759a:	4618      	mov	r0, r3
 801759c:	f7fb fe06 	bl	80131ac <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80175a0:	687b      	ldr	r3, [r7, #4]
 80175a2:	7a5b      	ldrb	r3, [r3, #9]
 80175a4:	2b00      	cmp	r3, #0
 80175a6:	d005      	beq.n	80175b4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80175a8:	4b04      	ldr	r3, [pc, #16]	@ (80175bc <HAL_PCD_SuspendCallback+0x30>)
 80175aa:	691b      	ldr	r3, [r3, #16]
 80175ac:	4a03      	ldr	r2, [pc, #12]	@ (80175bc <HAL_PCD_SuspendCallback+0x30>)
 80175ae:	f043 0306 	orr.w	r3, r3, #6
 80175b2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80175b4:	bf00      	nop
 80175b6:	3708      	adds	r7, #8
 80175b8:	46bd      	mov	sp, r7
 80175ba:	bd80      	pop	{r7, pc}
 80175bc:	e000ed00 	.word	0xe000ed00

080175c0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80175c0:	b580      	push	{r7, lr}
 80175c2:	b082      	sub	sp, #8
 80175c4:	af00      	add	r7, sp, #0
 80175c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80175c8:	687b      	ldr	r3, [r7, #4]
 80175ca:	7a5b      	ldrb	r3, [r3, #9]
 80175cc:	2b00      	cmp	r3, #0
 80175ce:	d007      	beq.n	80175e0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80175d0:	4b08      	ldr	r3, [pc, #32]	@ (80175f4 <HAL_PCD_ResumeCallback+0x34>)
 80175d2:	691b      	ldr	r3, [r3, #16]
 80175d4:	4a07      	ldr	r2, [pc, #28]	@ (80175f4 <HAL_PCD_ResumeCallback+0x34>)
 80175d6:	f023 0306 	bic.w	r3, r3, #6
 80175da:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80175dc:	f000 f9f8 	bl	80179d0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80175e0:	687b      	ldr	r3, [r7, #4]
 80175e2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80175e6:	4618      	mov	r0, r3
 80175e8:	f7fb fdf6 	bl	80131d8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 80175ec:	bf00      	nop
 80175ee:	3708      	adds	r7, #8
 80175f0:	46bd      	mov	sp, r7
 80175f2:	bd80      	pop	{r7, pc}
 80175f4:	e000ed00 	.word	0xe000ed00

080175f8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80175f8:	b580      	push	{r7, lr}
 80175fa:	b082      	sub	sp, #8
 80175fc:	af00      	add	r7, sp, #0
 80175fe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8017600:	4a2b      	ldr	r2, [pc, #172]	@ (80176b0 <USBD_LL_Init+0xb8>)
 8017602:	687b      	ldr	r3, [r7, #4]
 8017604:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	4a29      	ldr	r2, [pc, #164]	@ (80176b0 <USBD_LL_Init+0xb8>)
 801760c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8017610:	4b27      	ldr	r3, [pc, #156]	@ (80176b0 <USBD_LL_Init+0xb8>)
 8017612:	4a28      	ldr	r2, [pc, #160]	@ (80176b4 <USBD_LL_Init+0xbc>)
 8017614:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8017616:	4b26      	ldr	r3, [pc, #152]	@ (80176b0 <USBD_LL_Init+0xb8>)
 8017618:	2208      	movs	r2, #8
 801761a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 801761c:	4b24      	ldr	r3, [pc, #144]	@ (80176b0 <USBD_LL_Init+0xb8>)
 801761e:	2202      	movs	r2, #2
 8017620:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017622:	4b23      	ldr	r3, [pc, #140]	@ (80176b0 <USBD_LL_Init+0xb8>)
 8017624:	2202      	movs	r2, #2
 8017626:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8017628:	4b21      	ldr	r3, [pc, #132]	@ (80176b0 <USBD_LL_Init+0xb8>)
 801762a:	2200      	movs	r2, #0
 801762c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 801762e:	4b20      	ldr	r3, [pc, #128]	@ (80176b0 <USBD_LL_Init+0xb8>)
 8017630:	2200      	movs	r2, #0
 8017632:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8017634:	4b1e      	ldr	r3, [pc, #120]	@ (80176b0 <USBD_LL_Init+0xb8>)
 8017636:	2200      	movs	r2, #0
 8017638:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 801763a:	4b1d      	ldr	r3, [pc, #116]	@ (80176b0 <USBD_LL_Init+0xb8>)
 801763c:	2200      	movs	r2, #0
 801763e:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8017640:	481b      	ldr	r0, [pc, #108]	@ (80176b0 <USBD_LL_Init+0xb8>)
 8017642:	f7f4 f9ae 	bl	800b9a2 <HAL_PCD_Init>
 8017646:	4603      	mov	r3, r0
 8017648:	2b00      	cmp	r3, #0
 801764a:	d001      	beq.n	8017650 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 801764c:	f7ed f844 	bl	80046d8 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017656:	2318      	movs	r3, #24
 8017658:	2200      	movs	r2, #0
 801765a:	2100      	movs	r1, #0
 801765c:	f7f5 fe35 	bl	800d2ca <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017666:	2358      	movs	r3, #88	@ 0x58
 8017668:	2200      	movs	r2, #0
 801766a:	2180      	movs	r1, #128	@ 0x80
 801766c:	f7f5 fe2d 	bl	800d2ca <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8017670:	687b      	ldr	r3, [r7, #4]
 8017672:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017676:	23c0      	movs	r3, #192	@ 0xc0
 8017678:	2200      	movs	r2, #0
 801767a:	2181      	movs	r1, #129	@ 0x81
 801767c:	f7f5 fe25 	bl	800d2ca <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8017680:	687b      	ldr	r3, [r7, #4]
 8017682:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017686:	f44f 7388 	mov.w	r3, #272	@ 0x110
 801768a:	2200      	movs	r2, #0
 801768c:	2101      	movs	r1, #1
 801768e:	f7f5 fe1c 	bl	800d2ca <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017698:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801769c:	2200      	movs	r2, #0
 801769e:	2182      	movs	r1, #130	@ 0x82
 80176a0:	f7f5 fe13 	bl	800d2ca <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80176a4:	2300      	movs	r3, #0
}
 80176a6:	4618      	mov	r0, r3
 80176a8:	3708      	adds	r7, #8
 80176aa:	46bd      	mov	sp, r7
 80176ac:	bd80      	pop	{r7, pc}
 80176ae:	bf00      	nop
 80176b0:	20003890 	.word	0x20003890
 80176b4:	40005c00 	.word	0x40005c00

080176b8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80176b8:	b580      	push	{r7, lr}
 80176ba:	b084      	sub	sp, #16
 80176bc:	af00      	add	r7, sp, #0
 80176be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80176c0:	2300      	movs	r3, #0
 80176c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80176c4:	2300      	movs	r3, #0
 80176c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80176c8:	687b      	ldr	r3, [r7, #4]
 80176ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80176ce:	4618      	mov	r0, r3
 80176d0:	f7f4 fa35 	bl	800bb3e <HAL_PCD_Start>
 80176d4:	4603      	mov	r3, r0
 80176d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80176d8:	7bfb      	ldrb	r3, [r7, #15]
 80176da:	4618      	mov	r0, r3
 80176dc:	f000 f97e 	bl	80179dc <USBD_Get_USB_Status>
 80176e0:	4603      	mov	r3, r0
 80176e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80176e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80176e6:	4618      	mov	r0, r3
 80176e8:	3710      	adds	r7, #16
 80176ea:	46bd      	mov	sp, r7
 80176ec:	bd80      	pop	{r7, pc}

080176ee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80176ee:	b580      	push	{r7, lr}
 80176f0:	b084      	sub	sp, #16
 80176f2:	af00      	add	r7, sp, #0
 80176f4:	6078      	str	r0, [r7, #4]
 80176f6:	4608      	mov	r0, r1
 80176f8:	4611      	mov	r1, r2
 80176fa:	461a      	mov	r2, r3
 80176fc:	4603      	mov	r3, r0
 80176fe:	70fb      	strb	r3, [r7, #3]
 8017700:	460b      	mov	r3, r1
 8017702:	70bb      	strb	r3, [r7, #2]
 8017704:	4613      	mov	r3, r2
 8017706:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017708:	2300      	movs	r3, #0
 801770a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801770c:	2300      	movs	r3, #0
 801770e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017710:	687b      	ldr	r3, [r7, #4]
 8017712:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017716:	78bb      	ldrb	r3, [r7, #2]
 8017718:	883a      	ldrh	r2, [r7, #0]
 801771a:	78f9      	ldrb	r1, [r7, #3]
 801771c:	f7f4 fb7c 	bl	800be18 <HAL_PCD_EP_Open>
 8017720:	4603      	mov	r3, r0
 8017722:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017724:	7bfb      	ldrb	r3, [r7, #15]
 8017726:	4618      	mov	r0, r3
 8017728:	f000 f958 	bl	80179dc <USBD_Get_USB_Status>
 801772c:	4603      	mov	r3, r0
 801772e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017730:	7bbb      	ldrb	r3, [r7, #14]
}
 8017732:	4618      	mov	r0, r3
 8017734:	3710      	adds	r7, #16
 8017736:	46bd      	mov	sp, r7
 8017738:	bd80      	pop	{r7, pc}

0801773a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801773a:	b580      	push	{r7, lr}
 801773c:	b084      	sub	sp, #16
 801773e:	af00      	add	r7, sp, #0
 8017740:	6078      	str	r0, [r7, #4]
 8017742:	460b      	mov	r3, r1
 8017744:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017746:	2300      	movs	r3, #0
 8017748:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801774a:	2300      	movs	r3, #0
 801774c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801774e:	687b      	ldr	r3, [r7, #4]
 8017750:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017754:	78fa      	ldrb	r2, [r7, #3]
 8017756:	4611      	mov	r1, r2
 8017758:	4618      	mov	r0, r3
 801775a:	f7f4 fbbc 	bl	800bed6 <HAL_PCD_EP_Close>
 801775e:	4603      	mov	r3, r0
 8017760:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017762:	7bfb      	ldrb	r3, [r7, #15]
 8017764:	4618      	mov	r0, r3
 8017766:	f000 f939 	bl	80179dc <USBD_Get_USB_Status>
 801776a:	4603      	mov	r3, r0
 801776c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801776e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017770:	4618      	mov	r0, r3
 8017772:	3710      	adds	r7, #16
 8017774:	46bd      	mov	sp, r7
 8017776:	bd80      	pop	{r7, pc}

08017778 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017778:	b580      	push	{r7, lr}
 801777a:	b084      	sub	sp, #16
 801777c:	af00      	add	r7, sp, #0
 801777e:	6078      	str	r0, [r7, #4]
 8017780:	460b      	mov	r3, r1
 8017782:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017784:	2300      	movs	r3, #0
 8017786:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017788:	2300      	movs	r3, #0
 801778a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801778c:	687b      	ldr	r3, [r7, #4]
 801778e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017792:	78fa      	ldrb	r2, [r7, #3]
 8017794:	4611      	mov	r1, r2
 8017796:	4618      	mov	r0, r3
 8017798:	f7f4 fc65 	bl	800c066 <HAL_PCD_EP_SetStall>
 801779c:	4603      	mov	r3, r0
 801779e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80177a0:	7bfb      	ldrb	r3, [r7, #15]
 80177a2:	4618      	mov	r0, r3
 80177a4:	f000 f91a 	bl	80179dc <USBD_Get_USB_Status>
 80177a8:	4603      	mov	r3, r0
 80177aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177ac:	7bbb      	ldrb	r3, [r7, #14]
}
 80177ae:	4618      	mov	r0, r3
 80177b0:	3710      	adds	r7, #16
 80177b2:	46bd      	mov	sp, r7
 80177b4:	bd80      	pop	{r7, pc}

080177b6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80177b6:	b580      	push	{r7, lr}
 80177b8:	b084      	sub	sp, #16
 80177ba:	af00      	add	r7, sp, #0
 80177bc:	6078      	str	r0, [r7, #4]
 80177be:	460b      	mov	r3, r1
 80177c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80177c2:	2300      	movs	r3, #0
 80177c4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177c6:	2300      	movs	r3, #0
 80177c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80177ca:	687b      	ldr	r3, [r7, #4]
 80177cc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80177d0:	78fa      	ldrb	r2, [r7, #3]
 80177d2:	4611      	mov	r1, r2
 80177d4:	4618      	mov	r0, r3
 80177d6:	f7f4 fc98 	bl	800c10a <HAL_PCD_EP_ClrStall>
 80177da:	4603      	mov	r3, r0
 80177dc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80177de:	7bfb      	ldrb	r3, [r7, #15]
 80177e0:	4618      	mov	r0, r3
 80177e2:	f000 f8fb 	bl	80179dc <USBD_Get_USB_Status>
 80177e6:	4603      	mov	r3, r0
 80177e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177ea:	7bbb      	ldrb	r3, [r7, #14]
}
 80177ec:	4618      	mov	r0, r3
 80177ee:	3710      	adds	r7, #16
 80177f0:	46bd      	mov	sp, r7
 80177f2:	bd80      	pop	{r7, pc}

080177f4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80177f4:	b480      	push	{r7}
 80177f6:	b085      	sub	sp, #20
 80177f8:	af00      	add	r7, sp, #0
 80177fa:	6078      	str	r0, [r7, #4]
 80177fc:	460b      	mov	r3, r1
 80177fe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017806:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017808:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801780c:	2b00      	cmp	r3, #0
 801780e:	da0b      	bge.n	8017828 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017810:	78fb      	ldrb	r3, [r7, #3]
 8017812:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017816:	68f9      	ldr	r1, [r7, #12]
 8017818:	4613      	mov	r3, r2
 801781a:	009b      	lsls	r3, r3, #2
 801781c:	4413      	add	r3, r2
 801781e:	00db      	lsls	r3, r3, #3
 8017820:	440b      	add	r3, r1
 8017822:	3312      	adds	r3, #18
 8017824:	781b      	ldrb	r3, [r3, #0]
 8017826:	e00b      	b.n	8017840 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017828:	78fb      	ldrb	r3, [r7, #3]
 801782a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801782e:	68f9      	ldr	r1, [r7, #12]
 8017830:	4613      	mov	r3, r2
 8017832:	009b      	lsls	r3, r3, #2
 8017834:	4413      	add	r3, r2
 8017836:	00db      	lsls	r3, r3, #3
 8017838:	440b      	add	r3, r1
 801783a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 801783e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017840:	4618      	mov	r0, r3
 8017842:	3714      	adds	r7, #20
 8017844:	46bd      	mov	sp, r7
 8017846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801784a:	4770      	bx	lr

0801784c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801784c:	b580      	push	{r7, lr}
 801784e:	b084      	sub	sp, #16
 8017850:	af00      	add	r7, sp, #0
 8017852:	6078      	str	r0, [r7, #4]
 8017854:	460b      	mov	r3, r1
 8017856:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017858:	2300      	movs	r3, #0
 801785a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801785c:	2300      	movs	r3, #0
 801785e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017860:	687b      	ldr	r3, [r7, #4]
 8017862:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017866:	78fa      	ldrb	r2, [r7, #3]
 8017868:	4611      	mov	r1, r2
 801786a:	4618      	mov	r0, r3
 801786c:	f7f4 fab0 	bl	800bdd0 <HAL_PCD_SetAddress>
 8017870:	4603      	mov	r3, r0
 8017872:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017874:	7bfb      	ldrb	r3, [r7, #15]
 8017876:	4618      	mov	r0, r3
 8017878:	f000 f8b0 	bl	80179dc <USBD_Get_USB_Status>
 801787c:	4603      	mov	r3, r0
 801787e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017880:	7bbb      	ldrb	r3, [r7, #14]
}
 8017882:	4618      	mov	r0, r3
 8017884:	3710      	adds	r7, #16
 8017886:	46bd      	mov	sp, r7
 8017888:	bd80      	pop	{r7, pc}

0801788a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801788a:	b580      	push	{r7, lr}
 801788c:	b086      	sub	sp, #24
 801788e:	af00      	add	r7, sp, #0
 8017890:	60f8      	str	r0, [r7, #12]
 8017892:	607a      	str	r2, [r7, #4]
 8017894:	603b      	str	r3, [r7, #0]
 8017896:	460b      	mov	r3, r1
 8017898:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801789a:	2300      	movs	r3, #0
 801789c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801789e:	2300      	movs	r3, #0
 80178a0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80178a2:	68fb      	ldr	r3, [r7, #12]
 80178a4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80178a8:	7af9      	ldrb	r1, [r7, #11]
 80178aa:	683b      	ldr	r3, [r7, #0]
 80178ac:	687a      	ldr	r2, [r7, #4]
 80178ae:	f7f4 fba3 	bl	800bff8 <HAL_PCD_EP_Transmit>
 80178b2:	4603      	mov	r3, r0
 80178b4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80178b6:	7dfb      	ldrb	r3, [r7, #23]
 80178b8:	4618      	mov	r0, r3
 80178ba:	f000 f88f 	bl	80179dc <USBD_Get_USB_Status>
 80178be:	4603      	mov	r3, r0
 80178c0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80178c2:	7dbb      	ldrb	r3, [r7, #22]
}
 80178c4:	4618      	mov	r0, r3
 80178c6:	3718      	adds	r7, #24
 80178c8:	46bd      	mov	sp, r7
 80178ca:	bd80      	pop	{r7, pc}

080178cc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80178cc:	b580      	push	{r7, lr}
 80178ce:	b086      	sub	sp, #24
 80178d0:	af00      	add	r7, sp, #0
 80178d2:	60f8      	str	r0, [r7, #12]
 80178d4:	607a      	str	r2, [r7, #4]
 80178d6:	603b      	str	r3, [r7, #0]
 80178d8:	460b      	mov	r3, r1
 80178da:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80178dc:	2300      	movs	r3, #0
 80178de:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80178e0:	2300      	movs	r3, #0
 80178e2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80178e4:	68fb      	ldr	r3, [r7, #12]
 80178e6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80178ea:	7af9      	ldrb	r1, [r7, #11]
 80178ec:	683b      	ldr	r3, [r7, #0]
 80178ee:	687a      	ldr	r2, [r7, #4]
 80178f0:	f7f4 fb39 	bl	800bf66 <HAL_PCD_EP_Receive>
 80178f4:	4603      	mov	r3, r0
 80178f6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80178f8:	7dfb      	ldrb	r3, [r7, #23]
 80178fa:	4618      	mov	r0, r3
 80178fc:	f000 f86e 	bl	80179dc <USBD_Get_USB_Status>
 8017900:	4603      	mov	r3, r0
 8017902:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017904:	7dbb      	ldrb	r3, [r7, #22]
}
 8017906:	4618      	mov	r0, r3
 8017908:	3718      	adds	r7, #24
 801790a:	46bd      	mov	sp, r7
 801790c:	bd80      	pop	{r7, pc}

0801790e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801790e:	b580      	push	{r7, lr}
 8017910:	b082      	sub	sp, #8
 8017912:	af00      	add	r7, sp, #0
 8017914:	6078      	str	r0, [r7, #4]
 8017916:	460b      	mov	r3, r1
 8017918:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801791a:	687b      	ldr	r3, [r7, #4]
 801791c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017920:	78fa      	ldrb	r2, [r7, #3]
 8017922:	4611      	mov	r1, r2
 8017924:	4618      	mov	r0, r3
 8017926:	f7f4 fb4f 	bl	800bfc8 <HAL_PCD_EP_GetRxCount>
 801792a:	4603      	mov	r3, r0
}
 801792c:	4618      	mov	r0, r3
 801792e:	3708      	adds	r7, #8
 8017930:	46bd      	mov	sp, r7
 8017932:	bd80      	pop	{r7, pc}

08017934 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017934:	b580      	push	{r7, lr}
 8017936:	b082      	sub	sp, #8
 8017938:	af00      	add	r7, sp, #0
 801793a:	6078      	str	r0, [r7, #4]
 801793c:	460b      	mov	r3, r1
 801793e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8017940:	78fb      	ldrb	r3, [r7, #3]
 8017942:	2b00      	cmp	r3, #0
 8017944:	d002      	beq.n	801794c <HAL_PCDEx_LPM_Callback+0x18>
 8017946:	2b01      	cmp	r3, #1
 8017948:	d013      	beq.n	8017972 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 801794a:	e023      	b.n	8017994 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 801794c:	687b      	ldr	r3, [r7, #4]
 801794e:	7a5b      	ldrb	r3, [r3, #9]
 8017950:	2b00      	cmp	r3, #0
 8017952:	d007      	beq.n	8017964 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8017954:	f000 f83c 	bl	80179d0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017958:	4b10      	ldr	r3, [pc, #64]	@ (801799c <HAL_PCDEx_LPM_Callback+0x68>)
 801795a:	691b      	ldr	r3, [r3, #16]
 801795c:	4a0f      	ldr	r2, [pc, #60]	@ (801799c <HAL_PCDEx_LPM_Callback+0x68>)
 801795e:	f023 0306 	bic.w	r3, r3, #6
 8017962:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8017964:	687b      	ldr	r3, [r7, #4]
 8017966:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801796a:	4618      	mov	r0, r3
 801796c:	f7fb fc34 	bl	80131d8 <USBD_LL_Resume>
    break;
 8017970:	e010      	b.n	8017994 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8017972:	687b      	ldr	r3, [r7, #4]
 8017974:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017978:	4618      	mov	r0, r3
 801797a:	f7fb fc17 	bl	80131ac <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801797e:	687b      	ldr	r3, [r7, #4]
 8017980:	7a5b      	ldrb	r3, [r3, #9]
 8017982:	2b00      	cmp	r3, #0
 8017984:	d005      	beq.n	8017992 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017986:	4b05      	ldr	r3, [pc, #20]	@ (801799c <HAL_PCDEx_LPM_Callback+0x68>)
 8017988:	691b      	ldr	r3, [r3, #16]
 801798a:	4a04      	ldr	r2, [pc, #16]	@ (801799c <HAL_PCDEx_LPM_Callback+0x68>)
 801798c:	f043 0306 	orr.w	r3, r3, #6
 8017990:	6113      	str	r3, [r2, #16]
    break;
 8017992:	bf00      	nop
}
 8017994:	bf00      	nop
 8017996:	3708      	adds	r7, #8
 8017998:	46bd      	mov	sp, r7
 801799a:	bd80      	pop	{r7, pc}
 801799c:	e000ed00 	.word	0xe000ed00

080179a0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80179a0:	b480      	push	{r7}
 80179a2:	b083      	sub	sp, #12
 80179a4:	af00      	add	r7, sp, #0
 80179a6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80179a8:	4b03      	ldr	r3, [pc, #12]	@ (80179b8 <USBD_static_malloc+0x18>)
}
 80179aa:	4618      	mov	r0, r3
 80179ac:	370c      	adds	r7, #12
 80179ae:	46bd      	mov	sp, r7
 80179b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179b4:	4770      	bx	lr
 80179b6:	bf00      	nop
 80179b8:	20003b6c 	.word	0x20003b6c

080179bc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80179bc:	b480      	push	{r7}
 80179be:	b083      	sub	sp, #12
 80179c0:	af00      	add	r7, sp, #0
 80179c2:	6078      	str	r0, [r7, #4]

}
 80179c4:	bf00      	nop
 80179c6:	370c      	adds	r7, #12
 80179c8:	46bd      	mov	sp, r7
 80179ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179ce:	4770      	bx	lr

080179d0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80179d0:	b580      	push	{r7, lr}
 80179d2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80179d4:	f7ec fbc0 	bl	8004158 <SystemClock_Config>
}
 80179d8:	bf00      	nop
 80179da:	bd80      	pop	{r7, pc}

080179dc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80179dc:	b480      	push	{r7}
 80179de:	b085      	sub	sp, #20
 80179e0:	af00      	add	r7, sp, #0
 80179e2:	4603      	mov	r3, r0
 80179e4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80179e6:	2300      	movs	r3, #0
 80179e8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80179ea:	79fb      	ldrb	r3, [r7, #7]
 80179ec:	2b03      	cmp	r3, #3
 80179ee:	d817      	bhi.n	8017a20 <USBD_Get_USB_Status+0x44>
 80179f0:	a201      	add	r2, pc, #4	@ (adr r2, 80179f8 <USBD_Get_USB_Status+0x1c>)
 80179f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80179f6:	bf00      	nop
 80179f8:	08017a09 	.word	0x08017a09
 80179fc:	08017a0f 	.word	0x08017a0f
 8017a00:	08017a15 	.word	0x08017a15
 8017a04:	08017a1b 	.word	0x08017a1b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017a08:	2300      	movs	r3, #0
 8017a0a:	73fb      	strb	r3, [r7, #15]
    break;
 8017a0c:	e00b      	b.n	8017a26 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017a0e:	2303      	movs	r3, #3
 8017a10:	73fb      	strb	r3, [r7, #15]
    break;
 8017a12:	e008      	b.n	8017a26 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017a14:	2301      	movs	r3, #1
 8017a16:	73fb      	strb	r3, [r7, #15]
    break;
 8017a18:	e005      	b.n	8017a26 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017a1a:	2303      	movs	r3, #3
 8017a1c:	73fb      	strb	r3, [r7, #15]
    break;
 8017a1e:	e002      	b.n	8017a26 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017a20:	2303      	movs	r3, #3
 8017a22:	73fb      	strb	r3, [r7, #15]
    break;
 8017a24:	bf00      	nop
  }
  return usb_status;
 8017a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a28:	4618      	mov	r0, r3
 8017a2a:	3714      	adds	r7, #20
 8017a2c:	46bd      	mov	sp, r7
 8017a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a32:	4770      	bx	lr

08017a34 <__cvt>:
 8017a34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017a38:	ec57 6b10 	vmov	r6, r7, d0
 8017a3c:	2f00      	cmp	r7, #0
 8017a3e:	460c      	mov	r4, r1
 8017a40:	4619      	mov	r1, r3
 8017a42:	463b      	mov	r3, r7
 8017a44:	bfbb      	ittet	lt
 8017a46:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8017a4a:	461f      	movlt	r7, r3
 8017a4c:	2300      	movge	r3, #0
 8017a4e:	232d      	movlt	r3, #45	@ 0x2d
 8017a50:	700b      	strb	r3, [r1, #0]
 8017a52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017a54:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8017a58:	4691      	mov	r9, r2
 8017a5a:	f023 0820 	bic.w	r8, r3, #32
 8017a5e:	bfbc      	itt	lt
 8017a60:	4632      	movlt	r2, r6
 8017a62:	4616      	movlt	r6, r2
 8017a64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017a68:	d005      	beq.n	8017a76 <__cvt+0x42>
 8017a6a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8017a6e:	d100      	bne.n	8017a72 <__cvt+0x3e>
 8017a70:	3401      	adds	r4, #1
 8017a72:	2102      	movs	r1, #2
 8017a74:	e000      	b.n	8017a78 <__cvt+0x44>
 8017a76:	2103      	movs	r1, #3
 8017a78:	ab03      	add	r3, sp, #12
 8017a7a:	9301      	str	r3, [sp, #4]
 8017a7c:	ab02      	add	r3, sp, #8
 8017a7e:	9300      	str	r3, [sp, #0]
 8017a80:	ec47 6b10 	vmov	d0, r6, r7
 8017a84:	4653      	mov	r3, sl
 8017a86:	4622      	mov	r2, r4
 8017a88:	f000 feba 	bl	8018800 <_dtoa_r>
 8017a8c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8017a90:	4605      	mov	r5, r0
 8017a92:	d119      	bne.n	8017ac8 <__cvt+0x94>
 8017a94:	f019 0f01 	tst.w	r9, #1
 8017a98:	d00e      	beq.n	8017ab8 <__cvt+0x84>
 8017a9a:	eb00 0904 	add.w	r9, r0, r4
 8017a9e:	2200      	movs	r2, #0
 8017aa0:	2300      	movs	r3, #0
 8017aa2:	4630      	mov	r0, r6
 8017aa4:	4639      	mov	r1, r7
 8017aa6:	f7e9 f837 	bl	8000b18 <__aeabi_dcmpeq>
 8017aaa:	b108      	cbz	r0, 8017ab0 <__cvt+0x7c>
 8017aac:	f8cd 900c 	str.w	r9, [sp, #12]
 8017ab0:	2230      	movs	r2, #48	@ 0x30
 8017ab2:	9b03      	ldr	r3, [sp, #12]
 8017ab4:	454b      	cmp	r3, r9
 8017ab6:	d31e      	bcc.n	8017af6 <__cvt+0xc2>
 8017ab8:	9b03      	ldr	r3, [sp, #12]
 8017aba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017abc:	1b5b      	subs	r3, r3, r5
 8017abe:	4628      	mov	r0, r5
 8017ac0:	6013      	str	r3, [r2, #0]
 8017ac2:	b004      	add	sp, #16
 8017ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ac8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017acc:	eb00 0904 	add.w	r9, r0, r4
 8017ad0:	d1e5      	bne.n	8017a9e <__cvt+0x6a>
 8017ad2:	7803      	ldrb	r3, [r0, #0]
 8017ad4:	2b30      	cmp	r3, #48	@ 0x30
 8017ad6:	d10a      	bne.n	8017aee <__cvt+0xba>
 8017ad8:	2200      	movs	r2, #0
 8017ada:	2300      	movs	r3, #0
 8017adc:	4630      	mov	r0, r6
 8017ade:	4639      	mov	r1, r7
 8017ae0:	f7e9 f81a 	bl	8000b18 <__aeabi_dcmpeq>
 8017ae4:	b918      	cbnz	r0, 8017aee <__cvt+0xba>
 8017ae6:	f1c4 0401 	rsb	r4, r4, #1
 8017aea:	f8ca 4000 	str.w	r4, [sl]
 8017aee:	f8da 3000 	ldr.w	r3, [sl]
 8017af2:	4499      	add	r9, r3
 8017af4:	e7d3      	b.n	8017a9e <__cvt+0x6a>
 8017af6:	1c59      	adds	r1, r3, #1
 8017af8:	9103      	str	r1, [sp, #12]
 8017afa:	701a      	strb	r2, [r3, #0]
 8017afc:	e7d9      	b.n	8017ab2 <__cvt+0x7e>

08017afe <__exponent>:
 8017afe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017b00:	2900      	cmp	r1, #0
 8017b02:	bfba      	itte	lt
 8017b04:	4249      	neglt	r1, r1
 8017b06:	232d      	movlt	r3, #45	@ 0x2d
 8017b08:	232b      	movge	r3, #43	@ 0x2b
 8017b0a:	2909      	cmp	r1, #9
 8017b0c:	7002      	strb	r2, [r0, #0]
 8017b0e:	7043      	strb	r3, [r0, #1]
 8017b10:	dd29      	ble.n	8017b66 <__exponent+0x68>
 8017b12:	f10d 0307 	add.w	r3, sp, #7
 8017b16:	461d      	mov	r5, r3
 8017b18:	270a      	movs	r7, #10
 8017b1a:	461a      	mov	r2, r3
 8017b1c:	fbb1 f6f7 	udiv	r6, r1, r7
 8017b20:	fb07 1416 	mls	r4, r7, r6, r1
 8017b24:	3430      	adds	r4, #48	@ 0x30
 8017b26:	f802 4c01 	strb.w	r4, [r2, #-1]
 8017b2a:	460c      	mov	r4, r1
 8017b2c:	2c63      	cmp	r4, #99	@ 0x63
 8017b2e:	f103 33ff 	add.w	r3, r3, #4294967295
 8017b32:	4631      	mov	r1, r6
 8017b34:	dcf1      	bgt.n	8017b1a <__exponent+0x1c>
 8017b36:	3130      	adds	r1, #48	@ 0x30
 8017b38:	1e94      	subs	r4, r2, #2
 8017b3a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8017b3e:	1c41      	adds	r1, r0, #1
 8017b40:	4623      	mov	r3, r4
 8017b42:	42ab      	cmp	r3, r5
 8017b44:	d30a      	bcc.n	8017b5c <__exponent+0x5e>
 8017b46:	f10d 0309 	add.w	r3, sp, #9
 8017b4a:	1a9b      	subs	r3, r3, r2
 8017b4c:	42ac      	cmp	r4, r5
 8017b4e:	bf88      	it	hi
 8017b50:	2300      	movhi	r3, #0
 8017b52:	3302      	adds	r3, #2
 8017b54:	4403      	add	r3, r0
 8017b56:	1a18      	subs	r0, r3, r0
 8017b58:	b003      	add	sp, #12
 8017b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017b5c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8017b60:	f801 6f01 	strb.w	r6, [r1, #1]!
 8017b64:	e7ed      	b.n	8017b42 <__exponent+0x44>
 8017b66:	2330      	movs	r3, #48	@ 0x30
 8017b68:	3130      	adds	r1, #48	@ 0x30
 8017b6a:	7083      	strb	r3, [r0, #2]
 8017b6c:	70c1      	strb	r1, [r0, #3]
 8017b6e:	1d03      	adds	r3, r0, #4
 8017b70:	e7f1      	b.n	8017b56 <__exponent+0x58>
	...

08017b74 <_printf_float>:
 8017b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b78:	b08d      	sub	sp, #52	@ 0x34
 8017b7a:	460c      	mov	r4, r1
 8017b7c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8017b80:	4616      	mov	r6, r2
 8017b82:	461f      	mov	r7, r3
 8017b84:	4605      	mov	r5, r0
 8017b86:	f000 fd2b 	bl	80185e0 <_localeconv_r>
 8017b8a:	6803      	ldr	r3, [r0, #0]
 8017b8c:	9304      	str	r3, [sp, #16]
 8017b8e:	4618      	mov	r0, r3
 8017b90:	f7e8 fb96 	bl	80002c0 <strlen>
 8017b94:	2300      	movs	r3, #0
 8017b96:	930a      	str	r3, [sp, #40]	@ 0x28
 8017b98:	f8d8 3000 	ldr.w	r3, [r8]
 8017b9c:	9005      	str	r0, [sp, #20]
 8017b9e:	3307      	adds	r3, #7
 8017ba0:	f023 0307 	bic.w	r3, r3, #7
 8017ba4:	f103 0208 	add.w	r2, r3, #8
 8017ba8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8017bac:	f8d4 b000 	ldr.w	fp, [r4]
 8017bb0:	f8c8 2000 	str.w	r2, [r8]
 8017bb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017bb8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8017bbc:	9307      	str	r3, [sp, #28]
 8017bbe:	f8cd 8018 	str.w	r8, [sp, #24]
 8017bc2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8017bc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017bca:	4b9c      	ldr	r3, [pc, #624]	@ (8017e3c <_printf_float+0x2c8>)
 8017bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8017bd0:	f7e8 ffd4 	bl	8000b7c <__aeabi_dcmpun>
 8017bd4:	bb70      	cbnz	r0, 8017c34 <_printf_float+0xc0>
 8017bd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017bda:	4b98      	ldr	r3, [pc, #608]	@ (8017e3c <_printf_float+0x2c8>)
 8017bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8017be0:	f7e8 ffae 	bl	8000b40 <__aeabi_dcmple>
 8017be4:	bb30      	cbnz	r0, 8017c34 <_printf_float+0xc0>
 8017be6:	2200      	movs	r2, #0
 8017be8:	2300      	movs	r3, #0
 8017bea:	4640      	mov	r0, r8
 8017bec:	4649      	mov	r1, r9
 8017bee:	f7e8 ff9d 	bl	8000b2c <__aeabi_dcmplt>
 8017bf2:	b110      	cbz	r0, 8017bfa <_printf_float+0x86>
 8017bf4:	232d      	movs	r3, #45	@ 0x2d
 8017bf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017bfa:	4a91      	ldr	r2, [pc, #580]	@ (8017e40 <_printf_float+0x2cc>)
 8017bfc:	4b91      	ldr	r3, [pc, #580]	@ (8017e44 <_printf_float+0x2d0>)
 8017bfe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8017c02:	bf8c      	ite	hi
 8017c04:	4690      	movhi	r8, r2
 8017c06:	4698      	movls	r8, r3
 8017c08:	2303      	movs	r3, #3
 8017c0a:	6123      	str	r3, [r4, #16]
 8017c0c:	f02b 0304 	bic.w	r3, fp, #4
 8017c10:	6023      	str	r3, [r4, #0]
 8017c12:	f04f 0900 	mov.w	r9, #0
 8017c16:	9700      	str	r7, [sp, #0]
 8017c18:	4633      	mov	r3, r6
 8017c1a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8017c1c:	4621      	mov	r1, r4
 8017c1e:	4628      	mov	r0, r5
 8017c20:	f000 f9d2 	bl	8017fc8 <_printf_common>
 8017c24:	3001      	adds	r0, #1
 8017c26:	f040 808d 	bne.w	8017d44 <_printf_float+0x1d0>
 8017c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8017c2e:	b00d      	add	sp, #52	@ 0x34
 8017c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c34:	4642      	mov	r2, r8
 8017c36:	464b      	mov	r3, r9
 8017c38:	4640      	mov	r0, r8
 8017c3a:	4649      	mov	r1, r9
 8017c3c:	f7e8 ff9e 	bl	8000b7c <__aeabi_dcmpun>
 8017c40:	b140      	cbz	r0, 8017c54 <_printf_float+0xe0>
 8017c42:	464b      	mov	r3, r9
 8017c44:	2b00      	cmp	r3, #0
 8017c46:	bfbc      	itt	lt
 8017c48:	232d      	movlt	r3, #45	@ 0x2d
 8017c4a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8017c4e:	4a7e      	ldr	r2, [pc, #504]	@ (8017e48 <_printf_float+0x2d4>)
 8017c50:	4b7e      	ldr	r3, [pc, #504]	@ (8017e4c <_printf_float+0x2d8>)
 8017c52:	e7d4      	b.n	8017bfe <_printf_float+0x8a>
 8017c54:	6863      	ldr	r3, [r4, #4]
 8017c56:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8017c5a:	9206      	str	r2, [sp, #24]
 8017c5c:	1c5a      	adds	r2, r3, #1
 8017c5e:	d13b      	bne.n	8017cd8 <_printf_float+0x164>
 8017c60:	2306      	movs	r3, #6
 8017c62:	6063      	str	r3, [r4, #4]
 8017c64:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8017c68:	2300      	movs	r3, #0
 8017c6a:	6022      	str	r2, [r4, #0]
 8017c6c:	9303      	str	r3, [sp, #12]
 8017c6e:	ab0a      	add	r3, sp, #40	@ 0x28
 8017c70:	e9cd a301 	strd	sl, r3, [sp, #4]
 8017c74:	ab09      	add	r3, sp, #36	@ 0x24
 8017c76:	9300      	str	r3, [sp, #0]
 8017c78:	6861      	ldr	r1, [r4, #4]
 8017c7a:	ec49 8b10 	vmov	d0, r8, r9
 8017c7e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8017c82:	4628      	mov	r0, r5
 8017c84:	f7ff fed6 	bl	8017a34 <__cvt>
 8017c88:	9b06      	ldr	r3, [sp, #24]
 8017c8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017c8c:	2b47      	cmp	r3, #71	@ 0x47
 8017c8e:	4680      	mov	r8, r0
 8017c90:	d129      	bne.n	8017ce6 <_printf_float+0x172>
 8017c92:	1cc8      	adds	r0, r1, #3
 8017c94:	db02      	blt.n	8017c9c <_printf_float+0x128>
 8017c96:	6863      	ldr	r3, [r4, #4]
 8017c98:	4299      	cmp	r1, r3
 8017c9a:	dd41      	ble.n	8017d20 <_printf_float+0x1ac>
 8017c9c:	f1aa 0a02 	sub.w	sl, sl, #2
 8017ca0:	fa5f fa8a 	uxtb.w	sl, sl
 8017ca4:	3901      	subs	r1, #1
 8017ca6:	4652      	mov	r2, sl
 8017ca8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8017cac:	9109      	str	r1, [sp, #36]	@ 0x24
 8017cae:	f7ff ff26 	bl	8017afe <__exponent>
 8017cb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017cb4:	1813      	adds	r3, r2, r0
 8017cb6:	2a01      	cmp	r2, #1
 8017cb8:	4681      	mov	r9, r0
 8017cba:	6123      	str	r3, [r4, #16]
 8017cbc:	dc02      	bgt.n	8017cc4 <_printf_float+0x150>
 8017cbe:	6822      	ldr	r2, [r4, #0]
 8017cc0:	07d2      	lsls	r2, r2, #31
 8017cc2:	d501      	bpl.n	8017cc8 <_printf_float+0x154>
 8017cc4:	3301      	adds	r3, #1
 8017cc6:	6123      	str	r3, [r4, #16]
 8017cc8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8017ccc:	2b00      	cmp	r3, #0
 8017cce:	d0a2      	beq.n	8017c16 <_printf_float+0xa2>
 8017cd0:	232d      	movs	r3, #45	@ 0x2d
 8017cd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017cd6:	e79e      	b.n	8017c16 <_printf_float+0xa2>
 8017cd8:	9a06      	ldr	r2, [sp, #24]
 8017cda:	2a47      	cmp	r2, #71	@ 0x47
 8017cdc:	d1c2      	bne.n	8017c64 <_printf_float+0xf0>
 8017cde:	2b00      	cmp	r3, #0
 8017ce0:	d1c0      	bne.n	8017c64 <_printf_float+0xf0>
 8017ce2:	2301      	movs	r3, #1
 8017ce4:	e7bd      	b.n	8017c62 <_printf_float+0xee>
 8017ce6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017cea:	d9db      	bls.n	8017ca4 <_printf_float+0x130>
 8017cec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8017cf0:	d118      	bne.n	8017d24 <_printf_float+0x1b0>
 8017cf2:	2900      	cmp	r1, #0
 8017cf4:	6863      	ldr	r3, [r4, #4]
 8017cf6:	dd0b      	ble.n	8017d10 <_printf_float+0x19c>
 8017cf8:	6121      	str	r1, [r4, #16]
 8017cfa:	b913      	cbnz	r3, 8017d02 <_printf_float+0x18e>
 8017cfc:	6822      	ldr	r2, [r4, #0]
 8017cfe:	07d0      	lsls	r0, r2, #31
 8017d00:	d502      	bpl.n	8017d08 <_printf_float+0x194>
 8017d02:	3301      	adds	r3, #1
 8017d04:	440b      	add	r3, r1
 8017d06:	6123      	str	r3, [r4, #16]
 8017d08:	65a1      	str	r1, [r4, #88]	@ 0x58
 8017d0a:	f04f 0900 	mov.w	r9, #0
 8017d0e:	e7db      	b.n	8017cc8 <_printf_float+0x154>
 8017d10:	b913      	cbnz	r3, 8017d18 <_printf_float+0x1a4>
 8017d12:	6822      	ldr	r2, [r4, #0]
 8017d14:	07d2      	lsls	r2, r2, #31
 8017d16:	d501      	bpl.n	8017d1c <_printf_float+0x1a8>
 8017d18:	3302      	adds	r3, #2
 8017d1a:	e7f4      	b.n	8017d06 <_printf_float+0x192>
 8017d1c:	2301      	movs	r3, #1
 8017d1e:	e7f2      	b.n	8017d06 <_printf_float+0x192>
 8017d20:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8017d24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017d26:	4299      	cmp	r1, r3
 8017d28:	db05      	blt.n	8017d36 <_printf_float+0x1c2>
 8017d2a:	6823      	ldr	r3, [r4, #0]
 8017d2c:	6121      	str	r1, [r4, #16]
 8017d2e:	07d8      	lsls	r0, r3, #31
 8017d30:	d5ea      	bpl.n	8017d08 <_printf_float+0x194>
 8017d32:	1c4b      	adds	r3, r1, #1
 8017d34:	e7e7      	b.n	8017d06 <_printf_float+0x192>
 8017d36:	2900      	cmp	r1, #0
 8017d38:	bfd4      	ite	le
 8017d3a:	f1c1 0202 	rsble	r2, r1, #2
 8017d3e:	2201      	movgt	r2, #1
 8017d40:	4413      	add	r3, r2
 8017d42:	e7e0      	b.n	8017d06 <_printf_float+0x192>
 8017d44:	6823      	ldr	r3, [r4, #0]
 8017d46:	055a      	lsls	r2, r3, #21
 8017d48:	d407      	bmi.n	8017d5a <_printf_float+0x1e6>
 8017d4a:	6923      	ldr	r3, [r4, #16]
 8017d4c:	4642      	mov	r2, r8
 8017d4e:	4631      	mov	r1, r6
 8017d50:	4628      	mov	r0, r5
 8017d52:	47b8      	blx	r7
 8017d54:	3001      	adds	r0, #1
 8017d56:	d12b      	bne.n	8017db0 <_printf_float+0x23c>
 8017d58:	e767      	b.n	8017c2a <_printf_float+0xb6>
 8017d5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017d5e:	f240 80dd 	bls.w	8017f1c <_printf_float+0x3a8>
 8017d62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8017d66:	2200      	movs	r2, #0
 8017d68:	2300      	movs	r3, #0
 8017d6a:	f7e8 fed5 	bl	8000b18 <__aeabi_dcmpeq>
 8017d6e:	2800      	cmp	r0, #0
 8017d70:	d033      	beq.n	8017dda <_printf_float+0x266>
 8017d72:	4a37      	ldr	r2, [pc, #220]	@ (8017e50 <_printf_float+0x2dc>)
 8017d74:	2301      	movs	r3, #1
 8017d76:	4631      	mov	r1, r6
 8017d78:	4628      	mov	r0, r5
 8017d7a:	47b8      	blx	r7
 8017d7c:	3001      	adds	r0, #1
 8017d7e:	f43f af54 	beq.w	8017c2a <_printf_float+0xb6>
 8017d82:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8017d86:	4543      	cmp	r3, r8
 8017d88:	db02      	blt.n	8017d90 <_printf_float+0x21c>
 8017d8a:	6823      	ldr	r3, [r4, #0]
 8017d8c:	07d8      	lsls	r0, r3, #31
 8017d8e:	d50f      	bpl.n	8017db0 <_printf_float+0x23c>
 8017d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017d94:	4631      	mov	r1, r6
 8017d96:	4628      	mov	r0, r5
 8017d98:	47b8      	blx	r7
 8017d9a:	3001      	adds	r0, #1
 8017d9c:	f43f af45 	beq.w	8017c2a <_printf_float+0xb6>
 8017da0:	f04f 0900 	mov.w	r9, #0
 8017da4:	f108 38ff 	add.w	r8, r8, #4294967295
 8017da8:	f104 0a1a 	add.w	sl, r4, #26
 8017dac:	45c8      	cmp	r8, r9
 8017dae:	dc09      	bgt.n	8017dc4 <_printf_float+0x250>
 8017db0:	6823      	ldr	r3, [r4, #0]
 8017db2:	079b      	lsls	r3, r3, #30
 8017db4:	f100 8103 	bmi.w	8017fbe <_printf_float+0x44a>
 8017db8:	68e0      	ldr	r0, [r4, #12]
 8017dba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017dbc:	4298      	cmp	r0, r3
 8017dbe:	bfb8      	it	lt
 8017dc0:	4618      	movlt	r0, r3
 8017dc2:	e734      	b.n	8017c2e <_printf_float+0xba>
 8017dc4:	2301      	movs	r3, #1
 8017dc6:	4652      	mov	r2, sl
 8017dc8:	4631      	mov	r1, r6
 8017dca:	4628      	mov	r0, r5
 8017dcc:	47b8      	blx	r7
 8017dce:	3001      	adds	r0, #1
 8017dd0:	f43f af2b 	beq.w	8017c2a <_printf_float+0xb6>
 8017dd4:	f109 0901 	add.w	r9, r9, #1
 8017dd8:	e7e8      	b.n	8017dac <_printf_float+0x238>
 8017dda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017ddc:	2b00      	cmp	r3, #0
 8017dde:	dc39      	bgt.n	8017e54 <_printf_float+0x2e0>
 8017de0:	4a1b      	ldr	r2, [pc, #108]	@ (8017e50 <_printf_float+0x2dc>)
 8017de2:	2301      	movs	r3, #1
 8017de4:	4631      	mov	r1, r6
 8017de6:	4628      	mov	r0, r5
 8017de8:	47b8      	blx	r7
 8017dea:	3001      	adds	r0, #1
 8017dec:	f43f af1d 	beq.w	8017c2a <_printf_float+0xb6>
 8017df0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8017df4:	ea59 0303 	orrs.w	r3, r9, r3
 8017df8:	d102      	bne.n	8017e00 <_printf_float+0x28c>
 8017dfa:	6823      	ldr	r3, [r4, #0]
 8017dfc:	07d9      	lsls	r1, r3, #31
 8017dfe:	d5d7      	bpl.n	8017db0 <_printf_float+0x23c>
 8017e00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017e04:	4631      	mov	r1, r6
 8017e06:	4628      	mov	r0, r5
 8017e08:	47b8      	blx	r7
 8017e0a:	3001      	adds	r0, #1
 8017e0c:	f43f af0d 	beq.w	8017c2a <_printf_float+0xb6>
 8017e10:	f04f 0a00 	mov.w	sl, #0
 8017e14:	f104 0b1a 	add.w	fp, r4, #26
 8017e18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017e1a:	425b      	negs	r3, r3
 8017e1c:	4553      	cmp	r3, sl
 8017e1e:	dc01      	bgt.n	8017e24 <_printf_float+0x2b0>
 8017e20:	464b      	mov	r3, r9
 8017e22:	e793      	b.n	8017d4c <_printf_float+0x1d8>
 8017e24:	2301      	movs	r3, #1
 8017e26:	465a      	mov	r2, fp
 8017e28:	4631      	mov	r1, r6
 8017e2a:	4628      	mov	r0, r5
 8017e2c:	47b8      	blx	r7
 8017e2e:	3001      	adds	r0, #1
 8017e30:	f43f aefb 	beq.w	8017c2a <_printf_float+0xb6>
 8017e34:	f10a 0a01 	add.w	sl, sl, #1
 8017e38:	e7ee      	b.n	8017e18 <_printf_float+0x2a4>
 8017e3a:	bf00      	nop
 8017e3c:	7fefffff 	.word	0x7fefffff
 8017e40:	0801cb8c 	.word	0x0801cb8c
 8017e44:	0801cb88 	.word	0x0801cb88
 8017e48:	0801cb94 	.word	0x0801cb94
 8017e4c:	0801cb90 	.word	0x0801cb90
 8017e50:	0801cb98 	.word	0x0801cb98
 8017e54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017e56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017e5a:	4553      	cmp	r3, sl
 8017e5c:	bfa8      	it	ge
 8017e5e:	4653      	movge	r3, sl
 8017e60:	2b00      	cmp	r3, #0
 8017e62:	4699      	mov	r9, r3
 8017e64:	dc36      	bgt.n	8017ed4 <_printf_float+0x360>
 8017e66:	f04f 0b00 	mov.w	fp, #0
 8017e6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017e6e:	f104 021a 	add.w	r2, r4, #26
 8017e72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017e74:	9306      	str	r3, [sp, #24]
 8017e76:	eba3 0309 	sub.w	r3, r3, r9
 8017e7a:	455b      	cmp	r3, fp
 8017e7c:	dc31      	bgt.n	8017ee2 <_printf_float+0x36e>
 8017e7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017e80:	459a      	cmp	sl, r3
 8017e82:	dc3a      	bgt.n	8017efa <_printf_float+0x386>
 8017e84:	6823      	ldr	r3, [r4, #0]
 8017e86:	07da      	lsls	r2, r3, #31
 8017e88:	d437      	bmi.n	8017efa <_printf_float+0x386>
 8017e8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017e8c:	ebaa 0903 	sub.w	r9, sl, r3
 8017e90:	9b06      	ldr	r3, [sp, #24]
 8017e92:	ebaa 0303 	sub.w	r3, sl, r3
 8017e96:	4599      	cmp	r9, r3
 8017e98:	bfa8      	it	ge
 8017e9a:	4699      	movge	r9, r3
 8017e9c:	f1b9 0f00 	cmp.w	r9, #0
 8017ea0:	dc33      	bgt.n	8017f0a <_printf_float+0x396>
 8017ea2:	f04f 0800 	mov.w	r8, #0
 8017ea6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017eaa:	f104 0b1a 	add.w	fp, r4, #26
 8017eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017eb0:	ebaa 0303 	sub.w	r3, sl, r3
 8017eb4:	eba3 0309 	sub.w	r3, r3, r9
 8017eb8:	4543      	cmp	r3, r8
 8017eba:	f77f af79 	ble.w	8017db0 <_printf_float+0x23c>
 8017ebe:	2301      	movs	r3, #1
 8017ec0:	465a      	mov	r2, fp
 8017ec2:	4631      	mov	r1, r6
 8017ec4:	4628      	mov	r0, r5
 8017ec6:	47b8      	blx	r7
 8017ec8:	3001      	adds	r0, #1
 8017eca:	f43f aeae 	beq.w	8017c2a <_printf_float+0xb6>
 8017ece:	f108 0801 	add.w	r8, r8, #1
 8017ed2:	e7ec      	b.n	8017eae <_printf_float+0x33a>
 8017ed4:	4642      	mov	r2, r8
 8017ed6:	4631      	mov	r1, r6
 8017ed8:	4628      	mov	r0, r5
 8017eda:	47b8      	blx	r7
 8017edc:	3001      	adds	r0, #1
 8017ede:	d1c2      	bne.n	8017e66 <_printf_float+0x2f2>
 8017ee0:	e6a3      	b.n	8017c2a <_printf_float+0xb6>
 8017ee2:	2301      	movs	r3, #1
 8017ee4:	4631      	mov	r1, r6
 8017ee6:	4628      	mov	r0, r5
 8017ee8:	9206      	str	r2, [sp, #24]
 8017eea:	47b8      	blx	r7
 8017eec:	3001      	adds	r0, #1
 8017eee:	f43f ae9c 	beq.w	8017c2a <_printf_float+0xb6>
 8017ef2:	9a06      	ldr	r2, [sp, #24]
 8017ef4:	f10b 0b01 	add.w	fp, fp, #1
 8017ef8:	e7bb      	b.n	8017e72 <_printf_float+0x2fe>
 8017efa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017efe:	4631      	mov	r1, r6
 8017f00:	4628      	mov	r0, r5
 8017f02:	47b8      	blx	r7
 8017f04:	3001      	adds	r0, #1
 8017f06:	d1c0      	bne.n	8017e8a <_printf_float+0x316>
 8017f08:	e68f      	b.n	8017c2a <_printf_float+0xb6>
 8017f0a:	9a06      	ldr	r2, [sp, #24]
 8017f0c:	464b      	mov	r3, r9
 8017f0e:	4442      	add	r2, r8
 8017f10:	4631      	mov	r1, r6
 8017f12:	4628      	mov	r0, r5
 8017f14:	47b8      	blx	r7
 8017f16:	3001      	adds	r0, #1
 8017f18:	d1c3      	bne.n	8017ea2 <_printf_float+0x32e>
 8017f1a:	e686      	b.n	8017c2a <_printf_float+0xb6>
 8017f1c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017f20:	f1ba 0f01 	cmp.w	sl, #1
 8017f24:	dc01      	bgt.n	8017f2a <_printf_float+0x3b6>
 8017f26:	07db      	lsls	r3, r3, #31
 8017f28:	d536      	bpl.n	8017f98 <_printf_float+0x424>
 8017f2a:	2301      	movs	r3, #1
 8017f2c:	4642      	mov	r2, r8
 8017f2e:	4631      	mov	r1, r6
 8017f30:	4628      	mov	r0, r5
 8017f32:	47b8      	blx	r7
 8017f34:	3001      	adds	r0, #1
 8017f36:	f43f ae78 	beq.w	8017c2a <_printf_float+0xb6>
 8017f3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017f3e:	4631      	mov	r1, r6
 8017f40:	4628      	mov	r0, r5
 8017f42:	47b8      	blx	r7
 8017f44:	3001      	adds	r0, #1
 8017f46:	f43f ae70 	beq.w	8017c2a <_printf_float+0xb6>
 8017f4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8017f4e:	2200      	movs	r2, #0
 8017f50:	2300      	movs	r3, #0
 8017f52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017f56:	f7e8 fddf 	bl	8000b18 <__aeabi_dcmpeq>
 8017f5a:	b9c0      	cbnz	r0, 8017f8e <_printf_float+0x41a>
 8017f5c:	4653      	mov	r3, sl
 8017f5e:	f108 0201 	add.w	r2, r8, #1
 8017f62:	4631      	mov	r1, r6
 8017f64:	4628      	mov	r0, r5
 8017f66:	47b8      	blx	r7
 8017f68:	3001      	adds	r0, #1
 8017f6a:	d10c      	bne.n	8017f86 <_printf_float+0x412>
 8017f6c:	e65d      	b.n	8017c2a <_printf_float+0xb6>
 8017f6e:	2301      	movs	r3, #1
 8017f70:	465a      	mov	r2, fp
 8017f72:	4631      	mov	r1, r6
 8017f74:	4628      	mov	r0, r5
 8017f76:	47b8      	blx	r7
 8017f78:	3001      	adds	r0, #1
 8017f7a:	f43f ae56 	beq.w	8017c2a <_printf_float+0xb6>
 8017f7e:	f108 0801 	add.w	r8, r8, #1
 8017f82:	45d0      	cmp	r8, sl
 8017f84:	dbf3      	blt.n	8017f6e <_printf_float+0x3fa>
 8017f86:	464b      	mov	r3, r9
 8017f88:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8017f8c:	e6df      	b.n	8017d4e <_printf_float+0x1da>
 8017f8e:	f04f 0800 	mov.w	r8, #0
 8017f92:	f104 0b1a 	add.w	fp, r4, #26
 8017f96:	e7f4      	b.n	8017f82 <_printf_float+0x40e>
 8017f98:	2301      	movs	r3, #1
 8017f9a:	4642      	mov	r2, r8
 8017f9c:	e7e1      	b.n	8017f62 <_printf_float+0x3ee>
 8017f9e:	2301      	movs	r3, #1
 8017fa0:	464a      	mov	r2, r9
 8017fa2:	4631      	mov	r1, r6
 8017fa4:	4628      	mov	r0, r5
 8017fa6:	47b8      	blx	r7
 8017fa8:	3001      	adds	r0, #1
 8017faa:	f43f ae3e 	beq.w	8017c2a <_printf_float+0xb6>
 8017fae:	f108 0801 	add.w	r8, r8, #1
 8017fb2:	68e3      	ldr	r3, [r4, #12]
 8017fb4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017fb6:	1a5b      	subs	r3, r3, r1
 8017fb8:	4543      	cmp	r3, r8
 8017fba:	dcf0      	bgt.n	8017f9e <_printf_float+0x42a>
 8017fbc:	e6fc      	b.n	8017db8 <_printf_float+0x244>
 8017fbe:	f04f 0800 	mov.w	r8, #0
 8017fc2:	f104 0919 	add.w	r9, r4, #25
 8017fc6:	e7f4      	b.n	8017fb2 <_printf_float+0x43e>

08017fc8 <_printf_common>:
 8017fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017fcc:	4616      	mov	r6, r2
 8017fce:	4698      	mov	r8, r3
 8017fd0:	688a      	ldr	r2, [r1, #8]
 8017fd2:	690b      	ldr	r3, [r1, #16]
 8017fd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017fd8:	4293      	cmp	r3, r2
 8017fda:	bfb8      	it	lt
 8017fdc:	4613      	movlt	r3, r2
 8017fde:	6033      	str	r3, [r6, #0]
 8017fe0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017fe4:	4607      	mov	r7, r0
 8017fe6:	460c      	mov	r4, r1
 8017fe8:	b10a      	cbz	r2, 8017fee <_printf_common+0x26>
 8017fea:	3301      	adds	r3, #1
 8017fec:	6033      	str	r3, [r6, #0]
 8017fee:	6823      	ldr	r3, [r4, #0]
 8017ff0:	0699      	lsls	r1, r3, #26
 8017ff2:	bf42      	ittt	mi
 8017ff4:	6833      	ldrmi	r3, [r6, #0]
 8017ff6:	3302      	addmi	r3, #2
 8017ff8:	6033      	strmi	r3, [r6, #0]
 8017ffa:	6825      	ldr	r5, [r4, #0]
 8017ffc:	f015 0506 	ands.w	r5, r5, #6
 8018000:	d106      	bne.n	8018010 <_printf_common+0x48>
 8018002:	f104 0a19 	add.w	sl, r4, #25
 8018006:	68e3      	ldr	r3, [r4, #12]
 8018008:	6832      	ldr	r2, [r6, #0]
 801800a:	1a9b      	subs	r3, r3, r2
 801800c:	42ab      	cmp	r3, r5
 801800e:	dc26      	bgt.n	801805e <_printf_common+0x96>
 8018010:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018014:	6822      	ldr	r2, [r4, #0]
 8018016:	3b00      	subs	r3, #0
 8018018:	bf18      	it	ne
 801801a:	2301      	movne	r3, #1
 801801c:	0692      	lsls	r2, r2, #26
 801801e:	d42b      	bmi.n	8018078 <_printf_common+0xb0>
 8018020:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018024:	4641      	mov	r1, r8
 8018026:	4638      	mov	r0, r7
 8018028:	47c8      	blx	r9
 801802a:	3001      	adds	r0, #1
 801802c:	d01e      	beq.n	801806c <_printf_common+0xa4>
 801802e:	6823      	ldr	r3, [r4, #0]
 8018030:	6922      	ldr	r2, [r4, #16]
 8018032:	f003 0306 	and.w	r3, r3, #6
 8018036:	2b04      	cmp	r3, #4
 8018038:	bf02      	ittt	eq
 801803a:	68e5      	ldreq	r5, [r4, #12]
 801803c:	6833      	ldreq	r3, [r6, #0]
 801803e:	1aed      	subeq	r5, r5, r3
 8018040:	68a3      	ldr	r3, [r4, #8]
 8018042:	bf0c      	ite	eq
 8018044:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018048:	2500      	movne	r5, #0
 801804a:	4293      	cmp	r3, r2
 801804c:	bfc4      	itt	gt
 801804e:	1a9b      	subgt	r3, r3, r2
 8018050:	18ed      	addgt	r5, r5, r3
 8018052:	2600      	movs	r6, #0
 8018054:	341a      	adds	r4, #26
 8018056:	42b5      	cmp	r5, r6
 8018058:	d11a      	bne.n	8018090 <_printf_common+0xc8>
 801805a:	2000      	movs	r0, #0
 801805c:	e008      	b.n	8018070 <_printf_common+0xa8>
 801805e:	2301      	movs	r3, #1
 8018060:	4652      	mov	r2, sl
 8018062:	4641      	mov	r1, r8
 8018064:	4638      	mov	r0, r7
 8018066:	47c8      	blx	r9
 8018068:	3001      	adds	r0, #1
 801806a:	d103      	bne.n	8018074 <_printf_common+0xac>
 801806c:	f04f 30ff 	mov.w	r0, #4294967295
 8018070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018074:	3501      	adds	r5, #1
 8018076:	e7c6      	b.n	8018006 <_printf_common+0x3e>
 8018078:	18e1      	adds	r1, r4, r3
 801807a:	1c5a      	adds	r2, r3, #1
 801807c:	2030      	movs	r0, #48	@ 0x30
 801807e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018082:	4422      	add	r2, r4
 8018084:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018088:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801808c:	3302      	adds	r3, #2
 801808e:	e7c7      	b.n	8018020 <_printf_common+0x58>
 8018090:	2301      	movs	r3, #1
 8018092:	4622      	mov	r2, r4
 8018094:	4641      	mov	r1, r8
 8018096:	4638      	mov	r0, r7
 8018098:	47c8      	blx	r9
 801809a:	3001      	adds	r0, #1
 801809c:	d0e6      	beq.n	801806c <_printf_common+0xa4>
 801809e:	3601      	adds	r6, #1
 80180a0:	e7d9      	b.n	8018056 <_printf_common+0x8e>
	...

080180a4 <_printf_i>:
 80180a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80180a8:	7e0f      	ldrb	r7, [r1, #24]
 80180aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80180ac:	2f78      	cmp	r7, #120	@ 0x78
 80180ae:	4691      	mov	r9, r2
 80180b0:	4680      	mov	r8, r0
 80180b2:	460c      	mov	r4, r1
 80180b4:	469a      	mov	sl, r3
 80180b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80180ba:	d807      	bhi.n	80180cc <_printf_i+0x28>
 80180bc:	2f62      	cmp	r7, #98	@ 0x62
 80180be:	d80a      	bhi.n	80180d6 <_printf_i+0x32>
 80180c0:	2f00      	cmp	r7, #0
 80180c2:	f000 80d1 	beq.w	8018268 <_printf_i+0x1c4>
 80180c6:	2f58      	cmp	r7, #88	@ 0x58
 80180c8:	f000 80b8 	beq.w	801823c <_printf_i+0x198>
 80180cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80180d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80180d4:	e03a      	b.n	801814c <_printf_i+0xa8>
 80180d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80180da:	2b15      	cmp	r3, #21
 80180dc:	d8f6      	bhi.n	80180cc <_printf_i+0x28>
 80180de:	a101      	add	r1, pc, #4	@ (adr r1, 80180e4 <_printf_i+0x40>)
 80180e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80180e4:	0801813d 	.word	0x0801813d
 80180e8:	08018151 	.word	0x08018151
 80180ec:	080180cd 	.word	0x080180cd
 80180f0:	080180cd 	.word	0x080180cd
 80180f4:	080180cd 	.word	0x080180cd
 80180f8:	080180cd 	.word	0x080180cd
 80180fc:	08018151 	.word	0x08018151
 8018100:	080180cd 	.word	0x080180cd
 8018104:	080180cd 	.word	0x080180cd
 8018108:	080180cd 	.word	0x080180cd
 801810c:	080180cd 	.word	0x080180cd
 8018110:	0801824f 	.word	0x0801824f
 8018114:	0801817b 	.word	0x0801817b
 8018118:	08018209 	.word	0x08018209
 801811c:	080180cd 	.word	0x080180cd
 8018120:	080180cd 	.word	0x080180cd
 8018124:	08018271 	.word	0x08018271
 8018128:	080180cd 	.word	0x080180cd
 801812c:	0801817b 	.word	0x0801817b
 8018130:	080180cd 	.word	0x080180cd
 8018134:	080180cd 	.word	0x080180cd
 8018138:	08018211 	.word	0x08018211
 801813c:	6833      	ldr	r3, [r6, #0]
 801813e:	1d1a      	adds	r2, r3, #4
 8018140:	681b      	ldr	r3, [r3, #0]
 8018142:	6032      	str	r2, [r6, #0]
 8018144:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018148:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801814c:	2301      	movs	r3, #1
 801814e:	e09c      	b.n	801828a <_printf_i+0x1e6>
 8018150:	6833      	ldr	r3, [r6, #0]
 8018152:	6820      	ldr	r0, [r4, #0]
 8018154:	1d19      	adds	r1, r3, #4
 8018156:	6031      	str	r1, [r6, #0]
 8018158:	0606      	lsls	r6, r0, #24
 801815a:	d501      	bpl.n	8018160 <_printf_i+0xbc>
 801815c:	681d      	ldr	r5, [r3, #0]
 801815e:	e003      	b.n	8018168 <_printf_i+0xc4>
 8018160:	0645      	lsls	r5, r0, #25
 8018162:	d5fb      	bpl.n	801815c <_printf_i+0xb8>
 8018164:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018168:	2d00      	cmp	r5, #0
 801816a:	da03      	bge.n	8018174 <_printf_i+0xd0>
 801816c:	232d      	movs	r3, #45	@ 0x2d
 801816e:	426d      	negs	r5, r5
 8018170:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018174:	4858      	ldr	r0, [pc, #352]	@ (80182d8 <_printf_i+0x234>)
 8018176:	230a      	movs	r3, #10
 8018178:	e011      	b.n	801819e <_printf_i+0xfa>
 801817a:	6821      	ldr	r1, [r4, #0]
 801817c:	6833      	ldr	r3, [r6, #0]
 801817e:	0608      	lsls	r0, r1, #24
 8018180:	f853 5b04 	ldr.w	r5, [r3], #4
 8018184:	d402      	bmi.n	801818c <_printf_i+0xe8>
 8018186:	0649      	lsls	r1, r1, #25
 8018188:	bf48      	it	mi
 801818a:	b2ad      	uxthmi	r5, r5
 801818c:	2f6f      	cmp	r7, #111	@ 0x6f
 801818e:	4852      	ldr	r0, [pc, #328]	@ (80182d8 <_printf_i+0x234>)
 8018190:	6033      	str	r3, [r6, #0]
 8018192:	bf14      	ite	ne
 8018194:	230a      	movne	r3, #10
 8018196:	2308      	moveq	r3, #8
 8018198:	2100      	movs	r1, #0
 801819a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801819e:	6866      	ldr	r6, [r4, #4]
 80181a0:	60a6      	str	r6, [r4, #8]
 80181a2:	2e00      	cmp	r6, #0
 80181a4:	db05      	blt.n	80181b2 <_printf_i+0x10e>
 80181a6:	6821      	ldr	r1, [r4, #0]
 80181a8:	432e      	orrs	r6, r5
 80181aa:	f021 0104 	bic.w	r1, r1, #4
 80181ae:	6021      	str	r1, [r4, #0]
 80181b0:	d04b      	beq.n	801824a <_printf_i+0x1a6>
 80181b2:	4616      	mov	r6, r2
 80181b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80181b8:	fb03 5711 	mls	r7, r3, r1, r5
 80181bc:	5dc7      	ldrb	r7, [r0, r7]
 80181be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80181c2:	462f      	mov	r7, r5
 80181c4:	42bb      	cmp	r3, r7
 80181c6:	460d      	mov	r5, r1
 80181c8:	d9f4      	bls.n	80181b4 <_printf_i+0x110>
 80181ca:	2b08      	cmp	r3, #8
 80181cc:	d10b      	bne.n	80181e6 <_printf_i+0x142>
 80181ce:	6823      	ldr	r3, [r4, #0]
 80181d0:	07df      	lsls	r7, r3, #31
 80181d2:	d508      	bpl.n	80181e6 <_printf_i+0x142>
 80181d4:	6923      	ldr	r3, [r4, #16]
 80181d6:	6861      	ldr	r1, [r4, #4]
 80181d8:	4299      	cmp	r1, r3
 80181da:	bfde      	ittt	le
 80181dc:	2330      	movle	r3, #48	@ 0x30
 80181de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80181e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80181e6:	1b92      	subs	r2, r2, r6
 80181e8:	6122      	str	r2, [r4, #16]
 80181ea:	f8cd a000 	str.w	sl, [sp]
 80181ee:	464b      	mov	r3, r9
 80181f0:	aa03      	add	r2, sp, #12
 80181f2:	4621      	mov	r1, r4
 80181f4:	4640      	mov	r0, r8
 80181f6:	f7ff fee7 	bl	8017fc8 <_printf_common>
 80181fa:	3001      	adds	r0, #1
 80181fc:	d14a      	bne.n	8018294 <_printf_i+0x1f0>
 80181fe:	f04f 30ff 	mov.w	r0, #4294967295
 8018202:	b004      	add	sp, #16
 8018204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018208:	6823      	ldr	r3, [r4, #0]
 801820a:	f043 0320 	orr.w	r3, r3, #32
 801820e:	6023      	str	r3, [r4, #0]
 8018210:	4832      	ldr	r0, [pc, #200]	@ (80182dc <_printf_i+0x238>)
 8018212:	2778      	movs	r7, #120	@ 0x78
 8018214:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018218:	6823      	ldr	r3, [r4, #0]
 801821a:	6831      	ldr	r1, [r6, #0]
 801821c:	061f      	lsls	r7, r3, #24
 801821e:	f851 5b04 	ldr.w	r5, [r1], #4
 8018222:	d402      	bmi.n	801822a <_printf_i+0x186>
 8018224:	065f      	lsls	r7, r3, #25
 8018226:	bf48      	it	mi
 8018228:	b2ad      	uxthmi	r5, r5
 801822a:	6031      	str	r1, [r6, #0]
 801822c:	07d9      	lsls	r1, r3, #31
 801822e:	bf44      	itt	mi
 8018230:	f043 0320 	orrmi.w	r3, r3, #32
 8018234:	6023      	strmi	r3, [r4, #0]
 8018236:	b11d      	cbz	r5, 8018240 <_printf_i+0x19c>
 8018238:	2310      	movs	r3, #16
 801823a:	e7ad      	b.n	8018198 <_printf_i+0xf4>
 801823c:	4826      	ldr	r0, [pc, #152]	@ (80182d8 <_printf_i+0x234>)
 801823e:	e7e9      	b.n	8018214 <_printf_i+0x170>
 8018240:	6823      	ldr	r3, [r4, #0]
 8018242:	f023 0320 	bic.w	r3, r3, #32
 8018246:	6023      	str	r3, [r4, #0]
 8018248:	e7f6      	b.n	8018238 <_printf_i+0x194>
 801824a:	4616      	mov	r6, r2
 801824c:	e7bd      	b.n	80181ca <_printf_i+0x126>
 801824e:	6833      	ldr	r3, [r6, #0]
 8018250:	6825      	ldr	r5, [r4, #0]
 8018252:	6961      	ldr	r1, [r4, #20]
 8018254:	1d18      	adds	r0, r3, #4
 8018256:	6030      	str	r0, [r6, #0]
 8018258:	062e      	lsls	r6, r5, #24
 801825a:	681b      	ldr	r3, [r3, #0]
 801825c:	d501      	bpl.n	8018262 <_printf_i+0x1be>
 801825e:	6019      	str	r1, [r3, #0]
 8018260:	e002      	b.n	8018268 <_printf_i+0x1c4>
 8018262:	0668      	lsls	r0, r5, #25
 8018264:	d5fb      	bpl.n	801825e <_printf_i+0x1ba>
 8018266:	8019      	strh	r1, [r3, #0]
 8018268:	2300      	movs	r3, #0
 801826a:	6123      	str	r3, [r4, #16]
 801826c:	4616      	mov	r6, r2
 801826e:	e7bc      	b.n	80181ea <_printf_i+0x146>
 8018270:	6833      	ldr	r3, [r6, #0]
 8018272:	1d1a      	adds	r2, r3, #4
 8018274:	6032      	str	r2, [r6, #0]
 8018276:	681e      	ldr	r6, [r3, #0]
 8018278:	6862      	ldr	r2, [r4, #4]
 801827a:	2100      	movs	r1, #0
 801827c:	4630      	mov	r0, r6
 801827e:	f7e7 ffcf 	bl	8000220 <memchr>
 8018282:	b108      	cbz	r0, 8018288 <_printf_i+0x1e4>
 8018284:	1b80      	subs	r0, r0, r6
 8018286:	6060      	str	r0, [r4, #4]
 8018288:	6863      	ldr	r3, [r4, #4]
 801828a:	6123      	str	r3, [r4, #16]
 801828c:	2300      	movs	r3, #0
 801828e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018292:	e7aa      	b.n	80181ea <_printf_i+0x146>
 8018294:	6923      	ldr	r3, [r4, #16]
 8018296:	4632      	mov	r2, r6
 8018298:	4649      	mov	r1, r9
 801829a:	4640      	mov	r0, r8
 801829c:	47d0      	blx	sl
 801829e:	3001      	adds	r0, #1
 80182a0:	d0ad      	beq.n	80181fe <_printf_i+0x15a>
 80182a2:	6823      	ldr	r3, [r4, #0]
 80182a4:	079b      	lsls	r3, r3, #30
 80182a6:	d413      	bmi.n	80182d0 <_printf_i+0x22c>
 80182a8:	68e0      	ldr	r0, [r4, #12]
 80182aa:	9b03      	ldr	r3, [sp, #12]
 80182ac:	4298      	cmp	r0, r3
 80182ae:	bfb8      	it	lt
 80182b0:	4618      	movlt	r0, r3
 80182b2:	e7a6      	b.n	8018202 <_printf_i+0x15e>
 80182b4:	2301      	movs	r3, #1
 80182b6:	4632      	mov	r2, r6
 80182b8:	4649      	mov	r1, r9
 80182ba:	4640      	mov	r0, r8
 80182bc:	47d0      	blx	sl
 80182be:	3001      	adds	r0, #1
 80182c0:	d09d      	beq.n	80181fe <_printf_i+0x15a>
 80182c2:	3501      	adds	r5, #1
 80182c4:	68e3      	ldr	r3, [r4, #12]
 80182c6:	9903      	ldr	r1, [sp, #12]
 80182c8:	1a5b      	subs	r3, r3, r1
 80182ca:	42ab      	cmp	r3, r5
 80182cc:	dcf2      	bgt.n	80182b4 <_printf_i+0x210>
 80182ce:	e7eb      	b.n	80182a8 <_printf_i+0x204>
 80182d0:	2500      	movs	r5, #0
 80182d2:	f104 0619 	add.w	r6, r4, #25
 80182d6:	e7f5      	b.n	80182c4 <_printf_i+0x220>
 80182d8:	0801cb9a 	.word	0x0801cb9a
 80182dc:	0801cbab 	.word	0x0801cbab

080182e0 <std>:
 80182e0:	2300      	movs	r3, #0
 80182e2:	b510      	push	{r4, lr}
 80182e4:	4604      	mov	r4, r0
 80182e6:	e9c0 3300 	strd	r3, r3, [r0]
 80182ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80182ee:	6083      	str	r3, [r0, #8]
 80182f0:	8181      	strh	r1, [r0, #12]
 80182f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80182f4:	81c2      	strh	r2, [r0, #14]
 80182f6:	6183      	str	r3, [r0, #24]
 80182f8:	4619      	mov	r1, r3
 80182fa:	2208      	movs	r2, #8
 80182fc:	305c      	adds	r0, #92	@ 0x5c
 80182fe:	f000 f966 	bl	80185ce <memset>
 8018302:	4b0d      	ldr	r3, [pc, #52]	@ (8018338 <std+0x58>)
 8018304:	6263      	str	r3, [r4, #36]	@ 0x24
 8018306:	4b0d      	ldr	r3, [pc, #52]	@ (801833c <std+0x5c>)
 8018308:	62a3      	str	r3, [r4, #40]	@ 0x28
 801830a:	4b0d      	ldr	r3, [pc, #52]	@ (8018340 <std+0x60>)
 801830c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801830e:	4b0d      	ldr	r3, [pc, #52]	@ (8018344 <std+0x64>)
 8018310:	6323      	str	r3, [r4, #48]	@ 0x30
 8018312:	4b0d      	ldr	r3, [pc, #52]	@ (8018348 <std+0x68>)
 8018314:	6224      	str	r4, [r4, #32]
 8018316:	429c      	cmp	r4, r3
 8018318:	d006      	beq.n	8018328 <std+0x48>
 801831a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801831e:	4294      	cmp	r4, r2
 8018320:	d002      	beq.n	8018328 <std+0x48>
 8018322:	33d0      	adds	r3, #208	@ 0xd0
 8018324:	429c      	cmp	r4, r3
 8018326:	d105      	bne.n	8018334 <std+0x54>
 8018328:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801832c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018330:	f000 b9ca 	b.w	80186c8 <__retarget_lock_init_recursive>
 8018334:	bd10      	pop	{r4, pc}
 8018336:	bf00      	nop
 8018338:	08018515 	.word	0x08018515
 801833c:	08018537 	.word	0x08018537
 8018340:	0801856f 	.word	0x0801856f
 8018344:	08018593 	.word	0x08018593
 8018348:	20003d8c 	.word	0x20003d8c

0801834c <stdio_exit_handler>:
 801834c:	4a02      	ldr	r2, [pc, #8]	@ (8018358 <stdio_exit_handler+0xc>)
 801834e:	4903      	ldr	r1, [pc, #12]	@ (801835c <stdio_exit_handler+0x10>)
 8018350:	4803      	ldr	r0, [pc, #12]	@ (8018360 <stdio_exit_handler+0x14>)
 8018352:	f000 b869 	b.w	8018428 <_fwalk_sglue>
 8018356:	bf00      	nop
 8018358:	200001a0 	.word	0x200001a0
 801835c:	0801a04d 	.word	0x0801a04d
 8018360:	200001b0 	.word	0x200001b0

08018364 <cleanup_stdio>:
 8018364:	6841      	ldr	r1, [r0, #4]
 8018366:	4b0c      	ldr	r3, [pc, #48]	@ (8018398 <cleanup_stdio+0x34>)
 8018368:	4299      	cmp	r1, r3
 801836a:	b510      	push	{r4, lr}
 801836c:	4604      	mov	r4, r0
 801836e:	d001      	beq.n	8018374 <cleanup_stdio+0x10>
 8018370:	f001 fe6c 	bl	801a04c <_fflush_r>
 8018374:	68a1      	ldr	r1, [r4, #8]
 8018376:	4b09      	ldr	r3, [pc, #36]	@ (801839c <cleanup_stdio+0x38>)
 8018378:	4299      	cmp	r1, r3
 801837a:	d002      	beq.n	8018382 <cleanup_stdio+0x1e>
 801837c:	4620      	mov	r0, r4
 801837e:	f001 fe65 	bl	801a04c <_fflush_r>
 8018382:	68e1      	ldr	r1, [r4, #12]
 8018384:	4b06      	ldr	r3, [pc, #24]	@ (80183a0 <cleanup_stdio+0x3c>)
 8018386:	4299      	cmp	r1, r3
 8018388:	d004      	beq.n	8018394 <cleanup_stdio+0x30>
 801838a:	4620      	mov	r0, r4
 801838c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018390:	f001 be5c 	b.w	801a04c <_fflush_r>
 8018394:	bd10      	pop	{r4, pc}
 8018396:	bf00      	nop
 8018398:	20003d8c 	.word	0x20003d8c
 801839c:	20003df4 	.word	0x20003df4
 80183a0:	20003e5c 	.word	0x20003e5c

080183a4 <global_stdio_init.part.0>:
 80183a4:	b510      	push	{r4, lr}
 80183a6:	4b0b      	ldr	r3, [pc, #44]	@ (80183d4 <global_stdio_init.part.0+0x30>)
 80183a8:	4c0b      	ldr	r4, [pc, #44]	@ (80183d8 <global_stdio_init.part.0+0x34>)
 80183aa:	4a0c      	ldr	r2, [pc, #48]	@ (80183dc <global_stdio_init.part.0+0x38>)
 80183ac:	601a      	str	r2, [r3, #0]
 80183ae:	4620      	mov	r0, r4
 80183b0:	2200      	movs	r2, #0
 80183b2:	2104      	movs	r1, #4
 80183b4:	f7ff ff94 	bl	80182e0 <std>
 80183b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80183bc:	2201      	movs	r2, #1
 80183be:	2109      	movs	r1, #9
 80183c0:	f7ff ff8e 	bl	80182e0 <std>
 80183c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80183c8:	2202      	movs	r2, #2
 80183ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80183ce:	2112      	movs	r1, #18
 80183d0:	f7ff bf86 	b.w	80182e0 <std>
 80183d4:	20003ec4 	.word	0x20003ec4
 80183d8:	20003d8c 	.word	0x20003d8c
 80183dc:	0801834d 	.word	0x0801834d

080183e0 <__sfp_lock_acquire>:
 80183e0:	4801      	ldr	r0, [pc, #4]	@ (80183e8 <__sfp_lock_acquire+0x8>)
 80183e2:	f000 b972 	b.w	80186ca <__retarget_lock_acquire_recursive>
 80183e6:	bf00      	nop
 80183e8:	20003ecd 	.word	0x20003ecd

080183ec <__sfp_lock_release>:
 80183ec:	4801      	ldr	r0, [pc, #4]	@ (80183f4 <__sfp_lock_release+0x8>)
 80183ee:	f000 b96d 	b.w	80186cc <__retarget_lock_release_recursive>
 80183f2:	bf00      	nop
 80183f4:	20003ecd 	.word	0x20003ecd

080183f8 <__sinit>:
 80183f8:	b510      	push	{r4, lr}
 80183fa:	4604      	mov	r4, r0
 80183fc:	f7ff fff0 	bl	80183e0 <__sfp_lock_acquire>
 8018400:	6a23      	ldr	r3, [r4, #32]
 8018402:	b11b      	cbz	r3, 801840c <__sinit+0x14>
 8018404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018408:	f7ff bff0 	b.w	80183ec <__sfp_lock_release>
 801840c:	4b04      	ldr	r3, [pc, #16]	@ (8018420 <__sinit+0x28>)
 801840e:	6223      	str	r3, [r4, #32]
 8018410:	4b04      	ldr	r3, [pc, #16]	@ (8018424 <__sinit+0x2c>)
 8018412:	681b      	ldr	r3, [r3, #0]
 8018414:	2b00      	cmp	r3, #0
 8018416:	d1f5      	bne.n	8018404 <__sinit+0xc>
 8018418:	f7ff ffc4 	bl	80183a4 <global_stdio_init.part.0>
 801841c:	e7f2      	b.n	8018404 <__sinit+0xc>
 801841e:	bf00      	nop
 8018420:	08018365 	.word	0x08018365
 8018424:	20003ec4 	.word	0x20003ec4

08018428 <_fwalk_sglue>:
 8018428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801842c:	4607      	mov	r7, r0
 801842e:	4688      	mov	r8, r1
 8018430:	4614      	mov	r4, r2
 8018432:	2600      	movs	r6, #0
 8018434:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018438:	f1b9 0901 	subs.w	r9, r9, #1
 801843c:	d505      	bpl.n	801844a <_fwalk_sglue+0x22>
 801843e:	6824      	ldr	r4, [r4, #0]
 8018440:	2c00      	cmp	r4, #0
 8018442:	d1f7      	bne.n	8018434 <_fwalk_sglue+0xc>
 8018444:	4630      	mov	r0, r6
 8018446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801844a:	89ab      	ldrh	r3, [r5, #12]
 801844c:	2b01      	cmp	r3, #1
 801844e:	d907      	bls.n	8018460 <_fwalk_sglue+0x38>
 8018450:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018454:	3301      	adds	r3, #1
 8018456:	d003      	beq.n	8018460 <_fwalk_sglue+0x38>
 8018458:	4629      	mov	r1, r5
 801845a:	4638      	mov	r0, r7
 801845c:	47c0      	blx	r8
 801845e:	4306      	orrs	r6, r0
 8018460:	3568      	adds	r5, #104	@ 0x68
 8018462:	e7e9      	b.n	8018438 <_fwalk_sglue+0x10>

08018464 <sniprintf>:
 8018464:	b40c      	push	{r2, r3}
 8018466:	b530      	push	{r4, r5, lr}
 8018468:	4b18      	ldr	r3, [pc, #96]	@ (80184cc <sniprintf+0x68>)
 801846a:	1e0c      	subs	r4, r1, #0
 801846c:	681d      	ldr	r5, [r3, #0]
 801846e:	b09d      	sub	sp, #116	@ 0x74
 8018470:	da08      	bge.n	8018484 <sniprintf+0x20>
 8018472:	238b      	movs	r3, #139	@ 0x8b
 8018474:	602b      	str	r3, [r5, #0]
 8018476:	f04f 30ff 	mov.w	r0, #4294967295
 801847a:	b01d      	add	sp, #116	@ 0x74
 801847c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018480:	b002      	add	sp, #8
 8018482:	4770      	bx	lr
 8018484:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018488:	f8ad 3014 	strh.w	r3, [sp, #20]
 801848c:	f04f 0300 	mov.w	r3, #0
 8018490:	931b      	str	r3, [sp, #108]	@ 0x6c
 8018492:	bf14      	ite	ne
 8018494:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018498:	4623      	moveq	r3, r4
 801849a:	9304      	str	r3, [sp, #16]
 801849c:	9307      	str	r3, [sp, #28]
 801849e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80184a2:	9002      	str	r0, [sp, #8]
 80184a4:	9006      	str	r0, [sp, #24]
 80184a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80184aa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80184ac:	ab21      	add	r3, sp, #132	@ 0x84
 80184ae:	a902      	add	r1, sp, #8
 80184b0:	4628      	mov	r0, r5
 80184b2:	9301      	str	r3, [sp, #4]
 80184b4:	f001 fc4a 	bl	8019d4c <_svfiprintf_r>
 80184b8:	1c43      	adds	r3, r0, #1
 80184ba:	bfbc      	itt	lt
 80184bc:	238b      	movlt	r3, #139	@ 0x8b
 80184be:	602b      	strlt	r3, [r5, #0]
 80184c0:	2c00      	cmp	r4, #0
 80184c2:	d0da      	beq.n	801847a <sniprintf+0x16>
 80184c4:	9b02      	ldr	r3, [sp, #8]
 80184c6:	2200      	movs	r2, #0
 80184c8:	701a      	strb	r2, [r3, #0]
 80184ca:	e7d6      	b.n	801847a <sniprintf+0x16>
 80184cc:	200001ac 	.word	0x200001ac

080184d0 <siprintf>:
 80184d0:	b40e      	push	{r1, r2, r3}
 80184d2:	b510      	push	{r4, lr}
 80184d4:	b09d      	sub	sp, #116	@ 0x74
 80184d6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80184d8:	9002      	str	r0, [sp, #8]
 80184da:	9006      	str	r0, [sp, #24]
 80184dc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80184e0:	480a      	ldr	r0, [pc, #40]	@ (801850c <siprintf+0x3c>)
 80184e2:	9107      	str	r1, [sp, #28]
 80184e4:	9104      	str	r1, [sp, #16]
 80184e6:	490a      	ldr	r1, [pc, #40]	@ (8018510 <siprintf+0x40>)
 80184e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80184ec:	9105      	str	r1, [sp, #20]
 80184ee:	2400      	movs	r4, #0
 80184f0:	a902      	add	r1, sp, #8
 80184f2:	6800      	ldr	r0, [r0, #0]
 80184f4:	9301      	str	r3, [sp, #4]
 80184f6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80184f8:	f001 fc28 	bl	8019d4c <_svfiprintf_r>
 80184fc:	9b02      	ldr	r3, [sp, #8]
 80184fe:	701c      	strb	r4, [r3, #0]
 8018500:	b01d      	add	sp, #116	@ 0x74
 8018502:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018506:	b003      	add	sp, #12
 8018508:	4770      	bx	lr
 801850a:	bf00      	nop
 801850c:	200001ac 	.word	0x200001ac
 8018510:	ffff0208 	.word	0xffff0208

08018514 <__sread>:
 8018514:	b510      	push	{r4, lr}
 8018516:	460c      	mov	r4, r1
 8018518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801851c:	f000 f886 	bl	801862c <_read_r>
 8018520:	2800      	cmp	r0, #0
 8018522:	bfab      	itete	ge
 8018524:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8018526:	89a3      	ldrhlt	r3, [r4, #12]
 8018528:	181b      	addge	r3, r3, r0
 801852a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801852e:	bfac      	ite	ge
 8018530:	6563      	strge	r3, [r4, #84]	@ 0x54
 8018532:	81a3      	strhlt	r3, [r4, #12]
 8018534:	bd10      	pop	{r4, pc}

08018536 <__swrite>:
 8018536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801853a:	461f      	mov	r7, r3
 801853c:	898b      	ldrh	r3, [r1, #12]
 801853e:	05db      	lsls	r3, r3, #23
 8018540:	4605      	mov	r5, r0
 8018542:	460c      	mov	r4, r1
 8018544:	4616      	mov	r6, r2
 8018546:	d505      	bpl.n	8018554 <__swrite+0x1e>
 8018548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801854c:	2302      	movs	r3, #2
 801854e:	2200      	movs	r2, #0
 8018550:	f000 f85a 	bl	8018608 <_lseek_r>
 8018554:	89a3      	ldrh	r3, [r4, #12]
 8018556:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801855a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801855e:	81a3      	strh	r3, [r4, #12]
 8018560:	4632      	mov	r2, r6
 8018562:	463b      	mov	r3, r7
 8018564:	4628      	mov	r0, r5
 8018566:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801856a:	f000 b871 	b.w	8018650 <_write_r>

0801856e <__sseek>:
 801856e:	b510      	push	{r4, lr}
 8018570:	460c      	mov	r4, r1
 8018572:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018576:	f000 f847 	bl	8018608 <_lseek_r>
 801857a:	1c43      	adds	r3, r0, #1
 801857c:	89a3      	ldrh	r3, [r4, #12]
 801857e:	bf15      	itete	ne
 8018580:	6560      	strne	r0, [r4, #84]	@ 0x54
 8018582:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8018586:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801858a:	81a3      	strheq	r3, [r4, #12]
 801858c:	bf18      	it	ne
 801858e:	81a3      	strhne	r3, [r4, #12]
 8018590:	bd10      	pop	{r4, pc}

08018592 <__sclose>:
 8018592:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018596:	f000 b827 	b.w	80185e8 <_close_r>

0801859a <memmove>:
 801859a:	4288      	cmp	r0, r1
 801859c:	b510      	push	{r4, lr}
 801859e:	eb01 0402 	add.w	r4, r1, r2
 80185a2:	d902      	bls.n	80185aa <memmove+0x10>
 80185a4:	4284      	cmp	r4, r0
 80185a6:	4623      	mov	r3, r4
 80185a8:	d807      	bhi.n	80185ba <memmove+0x20>
 80185aa:	1e43      	subs	r3, r0, #1
 80185ac:	42a1      	cmp	r1, r4
 80185ae:	d008      	beq.n	80185c2 <memmove+0x28>
 80185b0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80185b4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80185b8:	e7f8      	b.n	80185ac <memmove+0x12>
 80185ba:	4402      	add	r2, r0
 80185bc:	4601      	mov	r1, r0
 80185be:	428a      	cmp	r2, r1
 80185c0:	d100      	bne.n	80185c4 <memmove+0x2a>
 80185c2:	bd10      	pop	{r4, pc}
 80185c4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80185c8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80185cc:	e7f7      	b.n	80185be <memmove+0x24>

080185ce <memset>:
 80185ce:	4402      	add	r2, r0
 80185d0:	4603      	mov	r3, r0
 80185d2:	4293      	cmp	r3, r2
 80185d4:	d100      	bne.n	80185d8 <memset+0xa>
 80185d6:	4770      	bx	lr
 80185d8:	f803 1b01 	strb.w	r1, [r3], #1
 80185dc:	e7f9      	b.n	80185d2 <memset+0x4>
	...

080185e0 <_localeconv_r>:
 80185e0:	4800      	ldr	r0, [pc, #0]	@ (80185e4 <_localeconv_r+0x4>)
 80185e2:	4770      	bx	lr
 80185e4:	200002ec 	.word	0x200002ec

080185e8 <_close_r>:
 80185e8:	b538      	push	{r3, r4, r5, lr}
 80185ea:	4d06      	ldr	r5, [pc, #24]	@ (8018604 <_close_r+0x1c>)
 80185ec:	2300      	movs	r3, #0
 80185ee:	4604      	mov	r4, r0
 80185f0:	4608      	mov	r0, r1
 80185f2:	602b      	str	r3, [r5, #0]
 80185f4:	f7ec fba0 	bl	8004d38 <_close>
 80185f8:	1c43      	adds	r3, r0, #1
 80185fa:	d102      	bne.n	8018602 <_close_r+0x1a>
 80185fc:	682b      	ldr	r3, [r5, #0]
 80185fe:	b103      	cbz	r3, 8018602 <_close_r+0x1a>
 8018600:	6023      	str	r3, [r4, #0]
 8018602:	bd38      	pop	{r3, r4, r5, pc}
 8018604:	20003ec8 	.word	0x20003ec8

08018608 <_lseek_r>:
 8018608:	b538      	push	{r3, r4, r5, lr}
 801860a:	4d07      	ldr	r5, [pc, #28]	@ (8018628 <_lseek_r+0x20>)
 801860c:	4604      	mov	r4, r0
 801860e:	4608      	mov	r0, r1
 8018610:	4611      	mov	r1, r2
 8018612:	2200      	movs	r2, #0
 8018614:	602a      	str	r2, [r5, #0]
 8018616:	461a      	mov	r2, r3
 8018618:	f7ec fbb5 	bl	8004d86 <_lseek>
 801861c:	1c43      	adds	r3, r0, #1
 801861e:	d102      	bne.n	8018626 <_lseek_r+0x1e>
 8018620:	682b      	ldr	r3, [r5, #0]
 8018622:	b103      	cbz	r3, 8018626 <_lseek_r+0x1e>
 8018624:	6023      	str	r3, [r4, #0]
 8018626:	bd38      	pop	{r3, r4, r5, pc}
 8018628:	20003ec8 	.word	0x20003ec8

0801862c <_read_r>:
 801862c:	b538      	push	{r3, r4, r5, lr}
 801862e:	4d07      	ldr	r5, [pc, #28]	@ (801864c <_read_r+0x20>)
 8018630:	4604      	mov	r4, r0
 8018632:	4608      	mov	r0, r1
 8018634:	4611      	mov	r1, r2
 8018636:	2200      	movs	r2, #0
 8018638:	602a      	str	r2, [r5, #0]
 801863a:	461a      	mov	r2, r3
 801863c:	f7ec fb43 	bl	8004cc6 <_read>
 8018640:	1c43      	adds	r3, r0, #1
 8018642:	d102      	bne.n	801864a <_read_r+0x1e>
 8018644:	682b      	ldr	r3, [r5, #0]
 8018646:	b103      	cbz	r3, 801864a <_read_r+0x1e>
 8018648:	6023      	str	r3, [r4, #0]
 801864a:	bd38      	pop	{r3, r4, r5, pc}
 801864c:	20003ec8 	.word	0x20003ec8

08018650 <_write_r>:
 8018650:	b538      	push	{r3, r4, r5, lr}
 8018652:	4d07      	ldr	r5, [pc, #28]	@ (8018670 <_write_r+0x20>)
 8018654:	4604      	mov	r4, r0
 8018656:	4608      	mov	r0, r1
 8018658:	4611      	mov	r1, r2
 801865a:	2200      	movs	r2, #0
 801865c:	602a      	str	r2, [r5, #0]
 801865e:	461a      	mov	r2, r3
 8018660:	f7ec fb4e 	bl	8004d00 <_write>
 8018664:	1c43      	adds	r3, r0, #1
 8018666:	d102      	bne.n	801866e <_write_r+0x1e>
 8018668:	682b      	ldr	r3, [r5, #0]
 801866a:	b103      	cbz	r3, 801866e <_write_r+0x1e>
 801866c:	6023      	str	r3, [r4, #0]
 801866e:	bd38      	pop	{r3, r4, r5, pc}
 8018670:	20003ec8 	.word	0x20003ec8

08018674 <__errno>:
 8018674:	4b01      	ldr	r3, [pc, #4]	@ (801867c <__errno+0x8>)
 8018676:	6818      	ldr	r0, [r3, #0]
 8018678:	4770      	bx	lr
 801867a:	bf00      	nop
 801867c:	200001ac 	.word	0x200001ac

08018680 <__libc_init_array>:
 8018680:	b570      	push	{r4, r5, r6, lr}
 8018682:	4d0d      	ldr	r5, [pc, #52]	@ (80186b8 <__libc_init_array+0x38>)
 8018684:	4c0d      	ldr	r4, [pc, #52]	@ (80186bc <__libc_init_array+0x3c>)
 8018686:	1b64      	subs	r4, r4, r5
 8018688:	10a4      	asrs	r4, r4, #2
 801868a:	2600      	movs	r6, #0
 801868c:	42a6      	cmp	r6, r4
 801868e:	d109      	bne.n	80186a4 <__libc_init_array+0x24>
 8018690:	4d0b      	ldr	r5, [pc, #44]	@ (80186c0 <__libc_init_array+0x40>)
 8018692:	4c0c      	ldr	r4, [pc, #48]	@ (80186c4 <__libc_init_array+0x44>)
 8018694:	f002 f850 	bl	801a738 <_init>
 8018698:	1b64      	subs	r4, r4, r5
 801869a:	10a4      	asrs	r4, r4, #2
 801869c:	2600      	movs	r6, #0
 801869e:	42a6      	cmp	r6, r4
 80186a0:	d105      	bne.n	80186ae <__libc_init_array+0x2e>
 80186a2:	bd70      	pop	{r4, r5, r6, pc}
 80186a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80186a8:	4798      	blx	r3
 80186aa:	3601      	adds	r6, #1
 80186ac:	e7ee      	b.n	801868c <__libc_init_array+0xc>
 80186ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80186b2:	4798      	blx	r3
 80186b4:	3601      	adds	r6, #1
 80186b6:	e7f2      	b.n	801869e <__libc_init_array+0x1e>
 80186b8:	0801cf04 	.word	0x0801cf04
 80186bc:	0801cf04 	.word	0x0801cf04
 80186c0:	0801cf04 	.word	0x0801cf04
 80186c4:	0801cf08 	.word	0x0801cf08

080186c8 <__retarget_lock_init_recursive>:
 80186c8:	4770      	bx	lr

080186ca <__retarget_lock_acquire_recursive>:
 80186ca:	4770      	bx	lr

080186cc <__retarget_lock_release_recursive>:
 80186cc:	4770      	bx	lr

080186ce <memcpy>:
 80186ce:	440a      	add	r2, r1
 80186d0:	4291      	cmp	r1, r2
 80186d2:	f100 33ff 	add.w	r3, r0, #4294967295
 80186d6:	d100      	bne.n	80186da <memcpy+0xc>
 80186d8:	4770      	bx	lr
 80186da:	b510      	push	{r4, lr}
 80186dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80186e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80186e4:	4291      	cmp	r1, r2
 80186e6:	d1f9      	bne.n	80186dc <memcpy+0xe>
 80186e8:	bd10      	pop	{r4, pc}

080186ea <quorem>:
 80186ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186ee:	6903      	ldr	r3, [r0, #16]
 80186f0:	690c      	ldr	r4, [r1, #16]
 80186f2:	42a3      	cmp	r3, r4
 80186f4:	4607      	mov	r7, r0
 80186f6:	db7e      	blt.n	80187f6 <quorem+0x10c>
 80186f8:	3c01      	subs	r4, #1
 80186fa:	f101 0814 	add.w	r8, r1, #20
 80186fe:	00a3      	lsls	r3, r4, #2
 8018700:	f100 0514 	add.w	r5, r0, #20
 8018704:	9300      	str	r3, [sp, #0]
 8018706:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801870a:	9301      	str	r3, [sp, #4]
 801870c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8018710:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018714:	3301      	adds	r3, #1
 8018716:	429a      	cmp	r2, r3
 8018718:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801871c:	fbb2 f6f3 	udiv	r6, r2, r3
 8018720:	d32e      	bcc.n	8018780 <quorem+0x96>
 8018722:	f04f 0a00 	mov.w	sl, #0
 8018726:	46c4      	mov	ip, r8
 8018728:	46ae      	mov	lr, r5
 801872a:	46d3      	mov	fp, sl
 801872c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8018730:	b298      	uxth	r0, r3
 8018732:	fb06 a000 	mla	r0, r6, r0, sl
 8018736:	0c02      	lsrs	r2, r0, #16
 8018738:	0c1b      	lsrs	r3, r3, #16
 801873a:	fb06 2303 	mla	r3, r6, r3, r2
 801873e:	f8de 2000 	ldr.w	r2, [lr]
 8018742:	b280      	uxth	r0, r0
 8018744:	b292      	uxth	r2, r2
 8018746:	1a12      	subs	r2, r2, r0
 8018748:	445a      	add	r2, fp
 801874a:	f8de 0000 	ldr.w	r0, [lr]
 801874e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018752:	b29b      	uxth	r3, r3
 8018754:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8018758:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801875c:	b292      	uxth	r2, r2
 801875e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8018762:	45e1      	cmp	r9, ip
 8018764:	f84e 2b04 	str.w	r2, [lr], #4
 8018768:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801876c:	d2de      	bcs.n	801872c <quorem+0x42>
 801876e:	9b00      	ldr	r3, [sp, #0]
 8018770:	58eb      	ldr	r3, [r5, r3]
 8018772:	b92b      	cbnz	r3, 8018780 <quorem+0x96>
 8018774:	9b01      	ldr	r3, [sp, #4]
 8018776:	3b04      	subs	r3, #4
 8018778:	429d      	cmp	r5, r3
 801877a:	461a      	mov	r2, r3
 801877c:	d32f      	bcc.n	80187de <quorem+0xf4>
 801877e:	613c      	str	r4, [r7, #16]
 8018780:	4638      	mov	r0, r7
 8018782:	f001 f97f 	bl	8019a84 <__mcmp>
 8018786:	2800      	cmp	r0, #0
 8018788:	db25      	blt.n	80187d6 <quorem+0xec>
 801878a:	4629      	mov	r1, r5
 801878c:	2000      	movs	r0, #0
 801878e:	f858 2b04 	ldr.w	r2, [r8], #4
 8018792:	f8d1 c000 	ldr.w	ip, [r1]
 8018796:	fa1f fe82 	uxth.w	lr, r2
 801879a:	fa1f f38c 	uxth.w	r3, ip
 801879e:	eba3 030e 	sub.w	r3, r3, lr
 80187a2:	4403      	add	r3, r0
 80187a4:	0c12      	lsrs	r2, r2, #16
 80187a6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80187aa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80187ae:	b29b      	uxth	r3, r3
 80187b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80187b4:	45c1      	cmp	r9, r8
 80187b6:	f841 3b04 	str.w	r3, [r1], #4
 80187ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 80187be:	d2e6      	bcs.n	801878e <quorem+0xa4>
 80187c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80187c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80187c8:	b922      	cbnz	r2, 80187d4 <quorem+0xea>
 80187ca:	3b04      	subs	r3, #4
 80187cc:	429d      	cmp	r5, r3
 80187ce:	461a      	mov	r2, r3
 80187d0:	d30b      	bcc.n	80187ea <quorem+0x100>
 80187d2:	613c      	str	r4, [r7, #16]
 80187d4:	3601      	adds	r6, #1
 80187d6:	4630      	mov	r0, r6
 80187d8:	b003      	add	sp, #12
 80187da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187de:	6812      	ldr	r2, [r2, #0]
 80187e0:	3b04      	subs	r3, #4
 80187e2:	2a00      	cmp	r2, #0
 80187e4:	d1cb      	bne.n	801877e <quorem+0x94>
 80187e6:	3c01      	subs	r4, #1
 80187e8:	e7c6      	b.n	8018778 <quorem+0x8e>
 80187ea:	6812      	ldr	r2, [r2, #0]
 80187ec:	3b04      	subs	r3, #4
 80187ee:	2a00      	cmp	r2, #0
 80187f0:	d1ef      	bne.n	80187d2 <quorem+0xe8>
 80187f2:	3c01      	subs	r4, #1
 80187f4:	e7ea      	b.n	80187cc <quorem+0xe2>
 80187f6:	2000      	movs	r0, #0
 80187f8:	e7ee      	b.n	80187d8 <quorem+0xee>
 80187fa:	0000      	movs	r0, r0
 80187fc:	0000      	movs	r0, r0
	...

08018800 <_dtoa_r>:
 8018800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018804:	69c7      	ldr	r7, [r0, #28]
 8018806:	b097      	sub	sp, #92	@ 0x5c
 8018808:	ed8d 0b04 	vstr	d0, [sp, #16]
 801880c:	ec55 4b10 	vmov	r4, r5, d0
 8018810:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8018812:	9107      	str	r1, [sp, #28]
 8018814:	4681      	mov	r9, r0
 8018816:	920c      	str	r2, [sp, #48]	@ 0x30
 8018818:	9311      	str	r3, [sp, #68]	@ 0x44
 801881a:	b97f      	cbnz	r7, 801883c <_dtoa_r+0x3c>
 801881c:	2010      	movs	r0, #16
 801881e:	f000 fe09 	bl	8019434 <malloc>
 8018822:	4602      	mov	r2, r0
 8018824:	f8c9 001c 	str.w	r0, [r9, #28]
 8018828:	b920      	cbnz	r0, 8018834 <_dtoa_r+0x34>
 801882a:	4ba9      	ldr	r3, [pc, #676]	@ (8018ad0 <_dtoa_r+0x2d0>)
 801882c:	21ef      	movs	r1, #239	@ 0xef
 801882e:	48a9      	ldr	r0, [pc, #676]	@ (8018ad4 <_dtoa_r+0x2d4>)
 8018830:	f001 fc44 	bl	801a0bc <__assert_func>
 8018834:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8018838:	6007      	str	r7, [r0, #0]
 801883a:	60c7      	str	r7, [r0, #12]
 801883c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018840:	6819      	ldr	r1, [r3, #0]
 8018842:	b159      	cbz	r1, 801885c <_dtoa_r+0x5c>
 8018844:	685a      	ldr	r2, [r3, #4]
 8018846:	604a      	str	r2, [r1, #4]
 8018848:	2301      	movs	r3, #1
 801884a:	4093      	lsls	r3, r2
 801884c:	608b      	str	r3, [r1, #8]
 801884e:	4648      	mov	r0, r9
 8018850:	f000 fee6 	bl	8019620 <_Bfree>
 8018854:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018858:	2200      	movs	r2, #0
 801885a:	601a      	str	r2, [r3, #0]
 801885c:	1e2b      	subs	r3, r5, #0
 801885e:	bfb9      	ittee	lt
 8018860:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8018864:	9305      	strlt	r3, [sp, #20]
 8018866:	2300      	movge	r3, #0
 8018868:	6033      	strge	r3, [r6, #0]
 801886a:	9f05      	ldr	r7, [sp, #20]
 801886c:	4b9a      	ldr	r3, [pc, #616]	@ (8018ad8 <_dtoa_r+0x2d8>)
 801886e:	bfbc      	itt	lt
 8018870:	2201      	movlt	r2, #1
 8018872:	6032      	strlt	r2, [r6, #0]
 8018874:	43bb      	bics	r3, r7
 8018876:	d112      	bne.n	801889e <_dtoa_r+0x9e>
 8018878:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801887a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801887e:	6013      	str	r3, [r2, #0]
 8018880:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8018884:	4323      	orrs	r3, r4
 8018886:	f000 855a 	beq.w	801933e <_dtoa_r+0xb3e>
 801888a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801888c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8018aec <_dtoa_r+0x2ec>
 8018890:	2b00      	cmp	r3, #0
 8018892:	f000 855c 	beq.w	801934e <_dtoa_r+0xb4e>
 8018896:	f10a 0303 	add.w	r3, sl, #3
 801889a:	f000 bd56 	b.w	801934a <_dtoa_r+0xb4a>
 801889e:	ed9d 7b04 	vldr	d7, [sp, #16]
 80188a2:	2200      	movs	r2, #0
 80188a4:	ec51 0b17 	vmov	r0, r1, d7
 80188a8:	2300      	movs	r3, #0
 80188aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80188ae:	f7e8 f933 	bl	8000b18 <__aeabi_dcmpeq>
 80188b2:	4680      	mov	r8, r0
 80188b4:	b158      	cbz	r0, 80188ce <_dtoa_r+0xce>
 80188b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80188b8:	2301      	movs	r3, #1
 80188ba:	6013      	str	r3, [r2, #0]
 80188bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80188be:	b113      	cbz	r3, 80188c6 <_dtoa_r+0xc6>
 80188c0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80188c2:	4b86      	ldr	r3, [pc, #536]	@ (8018adc <_dtoa_r+0x2dc>)
 80188c4:	6013      	str	r3, [r2, #0]
 80188c6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8018af0 <_dtoa_r+0x2f0>
 80188ca:	f000 bd40 	b.w	801934e <_dtoa_r+0xb4e>
 80188ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80188d2:	aa14      	add	r2, sp, #80	@ 0x50
 80188d4:	a915      	add	r1, sp, #84	@ 0x54
 80188d6:	4648      	mov	r0, r9
 80188d8:	f001 f984 	bl	8019be4 <__d2b>
 80188dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80188e0:	9002      	str	r0, [sp, #8]
 80188e2:	2e00      	cmp	r6, #0
 80188e4:	d078      	beq.n	80189d8 <_dtoa_r+0x1d8>
 80188e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80188e8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80188ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80188f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80188f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80188f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80188fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8018900:	4619      	mov	r1, r3
 8018902:	2200      	movs	r2, #0
 8018904:	4b76      	ldr	r3, [pc, #472]	@ (8018ae0 <_dtoa_r+0x2e0>)
 8018906:	f7e7 fce7 	bl	80002d8 <__aeabi_dsub>
 801890a:	a36b      	add	r3, pc, #428	@ (adr r3, 8018ab8 <_dtoa_r+0x2b8>)
 801890c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018910:	f7e7 fe9a 	bl	8000648 <__aeabi_dmul>
 8018914:	a36a      	add	r3, pc, #424	@ (adr r3, 8018ac0 <_dtoa_r+0x2c0>)
 8018916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801891a:	f7e7 fcdf 	bl	80002dc <__adddf3>
 801891e:	4604      	mov	r4, r0
 8018920:	4630      	mov	r0, r6
 8018922:	460d      	mov	r5, r1
 8018924:	f7e7 fe26 	bl	8000574 <__aeabi_i2d>
 8018928:	a367      	add	r3, pc, #412	@ (adr r3, 8018ac8 <_dtoa_r+0x2c8>)
 801892a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801892e:	f7e7 fe8b 	bl	8000648 <__aeabi_dmul>
 8018932:	4602      	mov	r2, r0
 8018934:	460b      	mov	r3, r1
 8018936:	4620      	mov	r0, r4
 8018938:	4629      	mov	r1, r5
 801893a:	f7e7 fccf 	bl	80002dc <__adddf3>
 801893e:	4604      	mov	r4, r0
 8018940:	460d      	mov	r5, r1
 8018942:	f7e8 f931 	bl	8000ba8 <__aeabi_d2iz>
 8018946:	2200      	movs	r2, #0
 8018948:	4607      	mov	r7, r0
 801894a:	2300      	movs	r3, #0
 801894c:	4620      	mov	r0, r4
 801894e:	4629      	mov	r1, r5
 8018950:	f7e8 f8ec 	bl	8000b2c <__aeabi_dcmplt>
 8018954:	b140      	cbz	r0, 8018968 <_dtoa_r+0x168>
 8018956:	4638      	mov	r0, r7
 8018958:	f7e7 fe0c 	bl	8000574 <__aeabi_i2d>
 801895c:	4622      	mov	r2, r4
 801895e:	462b      	mov	r3, r5
 8018960:	f7e8 f8da 	bl	8000b18 <__aeabi_dcmpeq>
 8018964:	b900      	cbnz	r0, 8018968 <_dtoa_r+0x168>
 8018966:	3f01      	subs	r7, #1
 8018968:	2f16      	cmp	r7, #22
 801896a:	d852      	bhi.n	8018a12 <_dtoa_r+0x212>
 801896c:	4b5d      	ldr	r3, [pc, #372]	@ (8018ae4 <_dtoa_r+0x2e4>)
 801896e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018976:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801897a:	f7e8 f8d7 	bl	8000b2c <__aeabi_dcmplt>
 801897e:	2800      	cmp	r0, #0
 8018980:	d049      	beq.n	8018a16 <_dtoa_r+0x216>
 8018982:	3f01      	subs	r7, #1
 8018984:	2300      	movs	r3, #0
 8018986:	9310      	str	r3, [sp, #64]	@ 0x40
 8018988:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801898a:	1b9b      	subs	r3, r3, r6
 801898c:	1e5a      	subs	r2, r3, #1
 801898e:	bf45      	ittet	mi
 8018990:	f1c3 0301 	rsbmi	r3, r3, #1
 8018994:	9300      	strmi	r3, [sp, #0]
 8018996:	2300      	movpl	r3, #0
 8018998:	2300      	movmi	r3, #0
 801899a:	9206      	str	r2, [sp, #24]
 801899c:	bf54      	ite	pl
 801899e:	9300      	strpl	r3, [sp, #0]
 80189a0:	9306      	strmi	r3, [sp, #24]
 80189a2:	2f00      	cmp	r7, #0
 80189a4:	db39      	blt.n	8018a1a <_dtoa_r+0x21a>
 80189a6:	9b06      	ldr	r3, [sp, #24]
 80189a8:	970d      	str	r7, [sp, #52]	@ 0x34
 80189aa:	443b      	add	r3, r7
 80189ac:	9306      	str	r3, [sp, #24]
 80189ae:	2300      	movs	r3, #0
 80189b0:	9308      	str	r3, [sp, #32]
 80189b2:	9b07      	ldr	r3, [sp, #28]
 80189b4:	2b09      	cmp	r3, #9
 80189b6:	d863      	bhi.n	8018a80 <_dtoa_r+0x280>
 80189b8:	2b05      	cmp	r3, #5
 80189ba:	bfc4      	itt	gt
 80189bc:	3b04      	subgt	r3, #4
 80189be:	9307      	strgt	r3, [sp, #28]
 80189c0:	9b07      	ldr	r3, [sp, #28]
 80189c2:	f1a3 0302 	sub.w	r3, r3, #2
 80189c6:	bfcc      	ite	gt
 80189c8:	2400      	movgt	r4, #0
 80189ca:	2401      	movle	r4, #1
 80189cc:	2b03      	cmp	r3, #3
 80189ce:	d863      	bhi.n	8018a98 <_dtoa_r+0x298>
 80189d0:	e8df f003 	tbb	[pc, r3]
 80189d4:	2b375452 	.word	0x2b375452
 80189d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80189dc:	441e      	add	r6, r3
 80189de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80189e2:	2b20      	cmp	r3, #32
 80189e4:	bfc1      	itttt	gt
 80189e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80189ea:	409f      	lslgt	r7, r3
 80189ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80189f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80189f4:	bfd6      	itet	le
 80189f6:	f1c3 0320 	rsble	r3, r3, #32
 80189fa:	ea47 0003 	orrgt.w	r0, r7, r3
 80189fe:	fa04 f003 	lslle.w	r0, r4, r3
 8018a02:	f7e7 fda7 	bl	8000554 <__aeabi_ui2d>
 8018a06:	2201      	movs	r2, #1
 8018a08:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8018a0c:	3e01      	subs	r6, #1
 8018a0e:	9212      	str	r2, [sp, #72]	@ 0x48
 8018a10:	e776      	b.n	8018900 <_dtoa_r+0x100>
 8018a12:	2301      	movs	r3, #1
 8018a14:	e7b7      	b.n	8018986 <_dtoa_r+0x186>
 8018a16:	9010      	str	r0, [sp, #64]	@ 0x40
 8018a18:	e7b6      	b.n	8018988 <_dtoa_r+0x188>
 8018a1a:	9b00      	ldr	r3, [sp, #0]
 8018a1c:	1bdb      	subs	r3, r3, r7
 8018a1e:	9300      	str	r3, [sp, #0]
 8018a20:	427b      	negs	r3, r7
 8018a22:	9308      	str	r3, [sp, #32]
 8018a24:	2300      	movs	r3, #0
 8018a26:	930d      	str	r3, [sp, #52]	@ 0x34
 8018a28:	e7c3      	b.n	80189b2 <_dtoa_r+0x1b2>
 8018a2a:	2301      	movs	r3, #1
 8018a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8018a2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018a30:	eb07 0b03 	add.w	fp, r7, r3
 8018a34:	f10b 0301 	add.w	r3, fp, #1
 8018a38:	2b01      	cmp	r3, #1
 8018a3a:	9303      	str	r3, [sp, #12]
 8018a3c:	bfb8      	it	lt
 8018a3e:	2301      	movlt	r3, #1
 8018a40:	e006      	b.n	8018a50 <_dtoa_r+0x250>
 8018a42:	2301      	movs	r3, #1
 8018a44:	9309      	str	r3, [sp, #36]	@ 0x24
 8018a46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018a48:	2b00      	cmp	r3, #0
 8018a4a:	dd28      	ble.n	8018a9e <_dtoa_r+0x29e>
 8018a4c:	469b      	mov	fp, r3
 8018a4e:	9303      	str	r3, [sp, #12]
 8018a50:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8018a54:	2100      	movs	r1, #0
 8018a56:	2204      	movs	r2, #4
 8018a58:	f102 0514 	add.w	r5, r2, #20
 8018a5c:	429d      	cmp	r5, r3
 8018a5e:	d926      	bls.n	8018aae <_dtoa_r+0x2ae>
 8018a60:	6041      	str	r1, [r0, #4]
 8018a62:	4648      	mov	r0, r9
 8018a64:	f000 fd9c 	bl	80195a0 <_Balloc>
 8018a68:	4682      	mov	sl, r0
 8018a6a:	2800      	cmp	r0, #0
 8018a6c:	d142      	bne.n	8018af4 <_dtoa_r+0x2f4>
 8018a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8018ae8 <_dtoa_r+0x2e8>)
 8018a70:	4602      	mov	r2, r0
 8018a72:	f240 11af 	movw	r1, #431	@ 0x1af
 8018a76:	e6da      	b.n	801882e <_dtoa_r+0x2e>
 8018a78:	2300      	movs	r3, #0
 8018a7a:	e7e3      	b.n	8018a44 <_dtoa_r+0x244>
 8018a7c:	2300      	movs	r3, #0
 8018a7e:	e7d5      	b.n	8018a2c <_dtoa_r+0x22c>
 8018a80:	2401      	movs	r4, #1
 8018a82:	2300      	movs	r3, #0
 8018a84:	9307      	str	r3, [sp, #28]
 8018a86:	9409      	str	r4, [sp, #36]	@ 0x24
 8018a88:	f04f 3bff 	mov.w	fp, #4294967295
 8018a8c:	2200      	movs	r2, #0
 8018a8e:	f8cd b00c 	str.w	fp, [sp, #12]
 8018a92:	2312      	movs	r3, #18
 8018a94:	920c      	str	r2, [sp, #48]	@ 0x30
 8018a96:	e7db      	b.n	8018a50 <_dtoa_r+0x250>
 8018a98:	2301      	movs	r3, #1
 8018a9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8018a9c:	e7f4      	b.n	8018a88 <_dtoa_r+0x288>
 8018a9e:	f04f 0b01 	mov.w	fp, #1
 8018aa2:	f8cd b00c 	str.w	fp, [sp, #12]
 8018aa6:	465b      	mov	r3, fp
 8018aa8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8018aac:	e7d0      	b.n	8018a50 <_dtoa_r+0x250>
 8018aae:	3101      	adds	r1, #1
 8018ab0:	0052      	lsls	r2, r2, #1
 8018ab2:	e7d1      	b.n	8018a58 <_dtoa_r+0x258>
 8018ab4:	f3af 8000 	nop.w
 8018ab8:	636f4361 	.word	0x636f4361
 8018abc:	3fd287a7 	.word	0x3fd287a7
 8018ac0:	8b60c8b3 	.word	0x8b60c8b3
 8018ac4:	3fc68a28 	.word	0x3fc68a28
 8018ac8:	509f79fb 	.word	0x509f79fb
 8018acc:	3fd34413 	.word	0x3fd34413
 8018ad0:	0801cbc9 	.word	0x0801cbc9
 8018ad4:	0801cbe0 	.word	0x0801cbe0
 8018ad8:	7ff00000 	.word	0x7ff00000
 8018adc:	0801cb99 	.word	0x0801cb99
 8018ae0:	3ff80000 	.word	0x3ff80000
 8018ae4:	0801cd30 	.word	0x0801cd30
 8018ae8:	0801cc38 	.word	0x0801cc38
 8018aec:	0801cbc5 	.word	0x0801cbc5
 8018af0:	0801cb98 	.word	0x0801cb98
 8018af4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018af8:	6018      	str	r0, [r3, #0]
 8018afa:	9b03      	ldr	r3, [sp, #12]
 8018afc:	2b0e      	cmp	r3, #14
 8018afe:	f200 80a1 	bhi.w	8018c44 <_dtoa_r+0x444>
 8018b02:	2c00      	cmp	r4, #0
 8018b04:	f000 809e 	beq.w	8018c44 <_dtoa_r+0x444>
 8018b08:	2f00      	cmp	r7, #0
 8018b0a:	dd33      	ble.n	8018b74 <_dtoa_r+0x374>
 8018b0c:	4b9c      	ldr	r3, [pc, #624]	@ (8018d80 <_dtoa_r+0x580>)
 8018b0e:	f007 020f 	and.w	r2, r7, #15
 8018b12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018b16:	ed93 7b00 	vldr	d7, [r3]
 8018b1a:	05f8      	lsls	r0, r7, #23
 8018b1c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8018b20:	ea4f 1427 	mov.w	r4, r7, asr #4
 8018b24:	d516      	bpl.n	8018b54 <_dtoa_r+0x354>
 8018b26:	4b97      	ldr	r3, [pc, #604]	@ (8018d84 <_dtoa_r+0x584>)
 8018b28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018b2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018b30:	f7e7 feb4 	bl	800089c <__aeabi_ddiv>
 8018b34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018b38:	f004 040f 	and.w	r4, r4, #15
 8018b3c:	2603      	movs	r6, #3
 8018b3e:	4d91      	ldr	r5, [pc, #580]	@ (8018d84 <_dtoa_r+0x584>)
 8018b40:	b954      	cbnz	r4, 8018b58 <_dtoa_r+0x358>
 8018b42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018b46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018b4a:	f7e7 fea7 	bl	800089c <__aeabi_ddiv>
 8018b4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018b52:	e028      	b.n	8018ba6 <_dtoa_r+0x3a6>
 8018b54:	2602      	movs	r6, #2
 8018b56:	e7f2      	b.n	8018b3e <_dtoa_r+0x33e>
 8018b58:	07e1      	lsls	r1, r4, #31
 8018b5a:	d508      	bpl.n	8018b6e <_dtoa_r+0x36e>
 8018b5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018b60:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018b64:	f7e7 fd70 	bl	8000648 <__aeabi_dmul>
 8018b68:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018b6c:	3601      	adds	r6, #1
 8018b6e:	1064      	asrs	r4, r4, #1
 8018b70:	3508      	adds	r5, #8
 8018b72:	e7e5      	b.n	8018b40 <_dtoa_r+0x340>
 8018b74:	f000 80af 	beq.w	8018cd6 <_dtoa_r+0x4d6>
 8018b78:	427c      	negs	r4, r7
 8018b7a:	4b81      	ldr	r3, [pc, #516]	@ (8018d80 <_dtoa_r+0x580>)
 8018b7c:	4d81      	ldr	r5, [pc, #516]	@ (8018d84 <_dtoa_r+0x584>)
 8018b7e:	f004 020f 	and.w	r2, r4, #15
 8018b82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018b8e:	f7e7 fd5b 	bl	8000648 <__aeabi_dmul>
 8018b92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018b96:	1124      	asrs	r4, r4, #4
 8018b98:	2300      	movs	r3, #0
 8018b9a:	2602      	movs	r6, #2
 8018b9c:	2c00      	cmp	r4, #0
 8018b9e:	f040 808f 	bne.w	8018cc0 <_dtoa_r+0x4c0>
 8018ba2:	2b00      	cmp	r3, #0
 8018ba4:	d1d3      	bne.n	8018b4e <_dtoa_r+0x34e>
 8018ba6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018ba8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8018bac:	2b00      	cmp	r3, #0
 8018bae:	f000 8094 	beq.w	8018cda <_dtoa_r+0x4da>
 8018bb2:	4b75      	ldr	r3, [pc, #468]	@ (8018d88 <_dtoa_r+0x588>)
 8018bb4:	2200      	movs	r2, #0
 8018bb6:	4620      	mov	r0, r4
 8018bb8:	4629      	mov	r1, r5
 8018bba:	f7e7 ffb7 	bl	8000b2c <__aeabi_dcmplt>
 8018bbe:	2800      	cmp	r0, #0
 8018bc0:	f000 808b 	beq.w	8018cda <_dtoa_r+0x4da>
 8018bc4:	9b03      	ldr	r3, [sp, #12]
 8018bc6:	2b00      	cmp	r3, #0
 8018bc8:	f000 8087 	beq.w	8018cda <_dtoa_r+0x4da>
 8018bcc:	f1bb 0f00 	cmp.w	fp, #0
 8018bd0:	dd34      	ble.n	8018c3c <_dtoa_r+0x43c>
 8018bd2:	4620      	mov	r0, r4
 8018bd4:	4b6d      	ldr	r3, [pc, #436]	@ (8018d8c <_dtoa_r+0x58c>)
 8018bd6:	2200      	movs	r2, #0
 8018bd8:	4629      	mov	r1, r5
 8018bda:	f7e7 fd35 	bl	8000648 <__aeabi_dmul>
 8018bde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018be2:	f107 38ff 	add.w	r8, r7, #4294967295
 8018be6:	3601      	adds	r6, #1
 8018be8:	465c      	mov	r4, fp
 8018bea:	4630      	mov	r0, r6
 8018bec:	f7e7 fcc2 	bl	8000574 <__aeabi_i2d>
 8018bf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018bf4:	f7e7 fd28 	bl	8000648 <__aeabi_dmul>
 8018bf8:	4b65      	ldr	r3, [pc, #404]	@ (8018d90 <_dtoa_r+0x590>)
 8018bfa:	2200      	movs	r2, #0
 8018bfc:	f7e7 fb6e 	bl	80002dc <__adddf3>
 8018c00:	4605      	mov	r5, r0
 8018c02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8018c06:	2c00      	cmp	r4, #0
 8018c08:	d16a      	bne.n	8018ce0 <_dtoa_r+0x4e0>
 8018c0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018c0e:	4b61      	ldr	r3, [pc, #388]	@ (8018d94 <_dtoa_r+0x594>)
 8018c10:	2200      	movs	r2, #0
 8018c12:	f7e7 fb61 	bl	80002d8 <__aeabi_dsub>
 8018c16:	4602      	mov	r2, r0
 8018c18:	460b      	mov	r3, r1
 8018c1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018c1e:	462a      	mov	r2, r5
 8018c20:	4633      	mov	r3, r6
 8018c22:	f7e7 ffa1 	bl	8000b68 <__aeabi_dcmpgt>
 8018c26:	2800      	cmp	r0, #0
 8018c28:	f040 8298 	bne.w	801915c <_dtoa_r+0x95c>
 8018c2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018c30:	462a      	mov	r2, r5
 8018c32:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8018c36:	f7e7 ff79 	bl	8000b2c <__aeabi_dcmplt>
 8018c3a:	bb38      	cbnz	r0, 8018c8c <_dtoa_r+0x48c>
 8018c3c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8018c40:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8018c44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018c46:	2b00      	cmp	r3, #0
 8018c48:	f2c0 8157 	blt.w	8018efa <_dtoa_r+0x6fa>
 8018c4c:	2f0e      	cmp	r7, #14
 8018c4e:	f300 8154 	bgt.w	8018efa <_dtoa_r+0x6fa>
 8018c52:	4b4b      	ldr	r3, [pc, #300]	@ (8018d80 <_dtoa_r+0x580>)
 8018c54:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018c58:	ed93 7b00 	vldr	d7, [r3]
 8018c5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018c5e:	2b00      	cmp	r3, #0
 8018c60:	ed8d 7b00 	vstr	d7, [sp]
 8018c64:	f280 80e5 	bge.w	8018e32 <_dtoa_r+0x632>
 8018c68:	9b03      	ldr	r3, [sp, #12]
 8018c6a:	2b00      	cmp	r3, #0
 8018c6c:	f300 80e1 	bgt.w	8018e32 <_dtoa_r+0x632>
 8018c70:	d10c      	bne.n	8018c8c <_dtoa_r+0x48c>
 8018c72:	4b48      	ldr	r3, [pc, #288]	@ (8018d94 <_dtoa_r+0x594>)
 8018c74:	2200      	movs	r2, #0
 8018c76:	ec51 0b17 	vmov	r0, r1, d7
 8018c7a:	f7e7 fce5 	bl	8000648 <__aeabi_dmul>
 8018c7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018c82:	f7e7 ff67 	bl	8000b54 <__aeabi_dcmpge>
 8018c86:	2800      	cmp	r0, #0
 8018c88:	f000 8266 	beq.w	8019158 <_dtoa_r+0x958>
 8018c8c:	2400      	movs	r4, #0
 8018c8e:	4625      	mov	r5, r4
 8018c90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018c92:	4656      	mov	r6, sl
 8018c94:	ea6f 0803 	mvn.w	r8, r3
 8018c98:	2700      	movs	r7, #0
 8018c9a:	4621      	mov	r1, r4
 8018c9c:	4648      	mov	r0, r9
 8018c9e:	f000 fcbf 	bl	8019620 <_Bfree>
 8018ca2:	2d00      	cmp	r5, #0
 8018ca4:	f000 80bd 	beq.w	8018e22 <_dtoa_r+0x622>
 8018ca8:	b12f      	cbz	r7, 8018cb6 <_dtoa_r+0x4b6>
 8018caa:	42af      	cmp	r7, r5
 8018cac:	d003      	beq.n	8018cb6 <_dtoa_r+0x4b6>
 8018cae:	4639      	mov	r1, r7
 8018cb0:	4648      	mov	r0, r9
 8018cb2:	f000 fcb5 	bl	8019620 <_Bfree>
 8018cb6:	4629      	mov	r1, r5
 8018cb8:	4648      	mov	r0, r9
 8018cba:	f000 fcb1 	bl	8019620 <_Bfree>
 8018cbe:	e0b0      	b.n	8018e22 <_dtoa_r+0x622>
 8018cc0:	07e2      	lsls	r2, r4, #31
 8018cc2:	d505      	bpl.n	8018cd0 <_dtoa_r+0x4d0>
 8018cc4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018cc8:	f7e7 fcbe 	bl	8000648 <__aeabi_dmul>
 8018ccc:	3601      	adds	r6, #1
 8018cce:	2301      	movs	r3, #1
 8018cd0:	1064      	asrs	r4, r4, #1
 8018cd2:	3508      	adds	r5, #8
 8018cd4:	e762      	b.n	8018b9c <_dtoa_r+0x39c>
 8018cd6:	2602      	movs	r6, #2
 8018cd8:	e765      	b.n	8018ba6 <_dtoa_r+0x3a6>
 8018cda:	9c03      	ldr	r4, [sp, #12]
 8018cdc:	46b8      	mov	r8, r7
 8018cde:	e784      	b.n	8018bea <_dtoa_r+0x3ea>
 8018ce0:	4b27      	ldr	r3, [pc, #156]	@ (8018d80 <_dtoa_r+0x580>)
 8018ce2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018ce4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8018ce8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8018cec:	4454      	add	r4, sl
 8018cee:	2900      	cmp	r1, #0
 8018cf0:	d054      	beq.n	8018d9c <_dtoa_r+0x59c>
 8018cf2:	4929      	ldr	r1, [pc, #164]	@ (8018d98 <_dtoa_r+0x598>)
 8018cf4:	2000      	movs	r0, #0
 8018cf6:	f7e7 fdd1 	bl	800089c <__aeabi_ddiv>
 8018cfa:	4633      	mov	r3, r6
 8018cfc:	462a      	mov	r2, r5
 8018cfe:	f7e7 faeb 	bl	80002d8 <__aeabi_dsub>
 8018d02:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018d06:	4656      	mov	r6, sl
 8018d08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018d0c:	f7e7 ff4c 	bl	8000ba8 <__aeabi_d2iz>
 8018d10:	4605      	mov	r5, r0
 8018d12:	f7e7 fc2f 	bl	8000574 <__aeabi_i2d>
 8018d16:	4602      	mov	r2, r0
 8018d18:	460b      	mov	r3, r1
 8018d1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018d1e:	f7e7 fadb 	bl	80002d8 <__aeabi_dsub>
 8018d22:	3530      	adds	r5, #48	@ 0x30
 8018d24:	4602      	mov	r2, r0
 8018d26:	460b      	mov	r3, r1
 8018d28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018d2c:	f806 5b01 	strb.w	r5, [r6], #1
 8018d30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018d34:	f7e7 fefa 	bl	8000b2c <__aeabi_dcmplt>
 8018d38:	2800      	cmp	r0, #0
 8018d3a:	d172      	bne.n	8018e22 <_dtoa_r+0x622>
 8018d3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018d40:	4911      	ldr	r1, [pc, #68]	@ (8018d88 <_dtoa_r+0x588>)
 8018d42:	2000      	movs	r0, #0
 8018d44:	f7e7 fac8 	bl	80002d8 <__aeabi_dsub>
 8018d48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018d4c:	f7e7 feee 	bl	8000b2c <__aeabi_dcmplt>
 8018d50:	2800      	cmp	r0, #0
 8018d52:	f040 80b4 	bne.w	8018ebe <_dtoa_r+0x6be>
 8018d56:	42a6      	cmp	r6, r4
 8018d58:	f43f af70 	beq.w	8018c3c <_dtoa_r+0x43c>
 8018d5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018d60:	4b0a      	ldr	r3, [pc, #40]	@ (8018d8c <_dtoa_r+0x58c>)
 8018d62:	2200      	movs	r2, #0
 8018d64:	f7e7 fc70 	bl	8000648 <__aeabi_dmul>
 8018d68:	4b08      	ldr	r3, [pc, #32]	@ (8018d8c <_dtoa_r+0x58c>)
 8018d6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018d6e:	2200      	movs	r2, #0
 8018d70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018d74:	f7e7 fc68 	bl	8000648 <__aeabi_dmul>
 8018d78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018d7c:	e7c4      	b.n	8018d08 <_dtoa_r+0x508>
 8018d7e:	bf00      	nop
 8018d80:	0801cd30 	.word	0x0801cd30
 8018d84:	0801cd08 	.word	0x0801cd08
 8018d88:	3ff00000 	.word	0x3ff00000
 8018d8c:	40240000 	.word	0x40240000
 8018d90:	401c0000 	.word	0x401c0000
 8018d94:	40140000 	.word	0x40140000
 8018d98:	3fe00000 	.word	0x3fe00000
 8018d9c:	4631      	mov	r1, r6
 8018d9e:	4628      	mov	r0, r5
 8018da0:	f7e7 fc52 	bl	8000648 <__aeabi_dmul>
 8018da4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018da8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8018daa:	4656      	mov	r6, sl
 8018dac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018db0:	f7e7 fefa 	bl	8000ba8 <__aeabi_d2iz>
 8018db4:	4605      	mov	r5, r0
 8018db6:	f7e7 fbdd 	bl	8000574 <__aeabi_i2d>
 8018dba:	4602      	mov	r2, r0
 8018dbc:	460b      	mov	r3, r1
 8018dbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018dc2:	f7e7 fa89 	bl	80002d8 <__aeabi_dsub>
 8018dc6:	3530      	adds	r5, #48	@ 0x30
 8018dc8:	f806 5b01 	strb.w	r5, [r6], #1
 8018dcc:	4602      	mov	r2, r0
 8018dce:	460b      	mov	r3, r1
 8018dd0:	42a6      	cmp	r6, r4
 8018dd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018dd6:	f04f 0200 	mov.w	r2, #0
 8018dda:	d124      	bne.n	8018e26 <_dtoa_r+0x626>
 8018ddc:	4baf      	ldr	r3, [pc, #700]	@ (801909c <_dtoa_r+0x89c>)
 8018dde:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018de2:	f7e7 fa7b 	bl	80002dc <__adddf3>
 8018de6:	4602      	mov	r2, r0
 8018de8:	460b      	mov	r3, r1
 8018dea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018dee:	f7e7 febb 	bl	8000b68 <__aeabi_dcmpgt>
 8018df2:	2800      	cmp	r0, #0
 8018df4:	d163      	bne.n	8018ebe <_dtoa_r+0x6be>
 8018df6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018dfa:	49a8      	ldr	r1, [pc, #672]	@ (801909c <_dtoa_r+0x89c>)
 8018dfc:	2000      	movs	r0, #0
 8018dfe:	f7e7 fa6b 	bl	80002d8 <__aeabi_dsub>
 8018e02:	4602      	mov	r2, r0
 8018e04:	460b      	mov	r3, r1
 8018e06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018e0a:	f7e7 fe8f 	bl	8000b2c <__aeabi_dcmplt>
 8018e0e:	2800      	cmp	r0, #0
 8018e10:	f43f af14 	beq.w	8018c3c <_dtoa_r+0x43c>
 8018e14:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8018e16:	1e73      	subs	r3, r6, #1
 8018e18:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018e1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8018e1e:	2b30      	cmp	r3, #48	@ 0x30
 8018e20:	d0f8      	beq.n	8018e14 <_dtoa_r+0x614>
 8018e22:	4647      	mov	r7, r8
 8018e24:	e03b      	b.n	8018e9e <_dtoa_r+0x69e>
 8018e26:	4b9e      	ldr	r3, [pc, #632]	@ (80190a0 <_dtoa_r+0x8a0>)
 8018e28:	f7e7 fc0e 	bl	8000648 <__aeabi_dmul>
 8018e2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018e30:	e7bc      	b.n	8018dac <_dtoa_r+0x5ac>
 8018e32:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8018e36:	4656      	mov	r6, sl
 8018e38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018e3c:	4620      	mov	r0, r4
 8018e3e:	4629      	mov	r1, r5
 8018e40:	f7e7 fd2c 	bl	800089c <__aeabi_ddiv>
 8018e44:	f7e7 feb0 	bl	8000ba8 <__aeabi_d2iz>
 8018e48:	4680      	mov	r8, r0
 8018e4a:	f7e7 fb93 	bl	8000574 <__aeabi_i2d>
 8018e4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018e52:	f7e7 fbf9 	bl	8000648 <__aeabi_dmul>
 8018e56:	4602      	mov	r2, r0
 8018e58:	460b      	mov	r3, r1
 8018e5a:	4620      	mov	r0, r4
 8018e5c:	4629      	mov	r1, r5
 8018e5e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8018e62:	f7e7 fa39 	bl	80002d8 <__aeabi_dsub>
 8018e66:	f806 4b01 	strb.w	r4, [r6], #1
 8018e6a:	9d03      	ldr	r5, [sp, #12]
 8018e6c:	eba6 040a 	sub.w	r4, r6, sl
 8018e70:	42a5      	cmp	r5, r4
 8018e72:	4602      	mov	r2, r0
 8018e74:	460b      	mov	r3, r1
 8018e76:	d133      	bne.n	8018ee0 <_dtoa_r+0x6e0>
 8018e78:	f7e7 fa30 	bl	80002dc <__adddf3>
 8018e7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018e80:	4604      	mov	r4, r0
 8018e82:	460d      	mov	r5, r1
 8018e84:	f7e7 fe70 	bl	8000b68 <__aeabi_dcmpgt>
 8018e88:	b9c0      	cbnz	r0, 8018ebc <_dtoa_r+0x6bc>
 8018e8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018e8e:	4620      	mov	r0, r4
 8018e90:	4629      	mov	r1, r5
 8018e92:	f7e7 fe41 	bl	8000b18 <__aeabi_dcmpeq>
 8018e96:	b110      	cbz	r0, 8018e9e <_dtoa_r+0x69e>
 8018e98:	f018 0f01 	tst.w	r8, #1
 8018e9c:	d10e      	bne.n	8018ebc <_dtoa_r+0x6bc>
 8018e9e:	9902      	ldr	r1, [sp, #8]
 8018ea0:	4648      	mov	r0, r9
 8018ea2:	f000 fbbd 	bl	8019620 <_Bfree>
 8018ea6:	2300      	movs	r3, #0
 8018ea8:	7033      	strb	r3, [r6, #0]
 8018eaa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018eac:	3701      	adds	r7, #1
 8018eae:	601f      	str	r7, [r3, #0]
 8018eb0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018eb2:	2b00      	cmp	r3, #0
 8018eb4:	f000 824b 	beq.w	801934e <_dtoa_r+0xb4e>
 8018eb8:	601e      	str	r6, [r3, #0]
 8018eba:	e248      	b.n	801934e <_dtoa_r+0xb4e>
 8018ebc:	46b8      	mov	r8, r7
 8018ebe:	4633      	mov	r3, r6
 8018ec0:	461e      	mov	r6, r3
 8018ec2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018ec6:	2a39      	cmp	r2, #57	@ 0x39
 8018ec8:	d106      	bne.n	8018ed8 <_dtoa_r+0x6d8>
 8018eca:	459a      	cmp	sl, r3
 8018ecc:	d1f8      	bne.n	8018ec0 <_dtoa_r+0x6c0>
 8018ece:	2230      	movs	r2, #48	@ 0x30
 8018ed0:	f108 0801 	add.w	r8, r8, #1
 8018ed4:	f88a 2000 	strb.w	r2, [sl]
 8018ed8:	781a      	ldrb	r2, [r3, #0]
 8018eda:	3201      	adds	r2, #1
 8018edc:	701a      	strb	r2, [r3, #0]
 8018ede:	e7a0      	b.n	8018e22 <_dtoa_r+0x622>
 8018ee0:	4b6f      	ldr	r3, [pc, #444]	@ (80190a0 <_dtoa_r+0x8a0>)
 8018ee2:	2200      	movs	r2, #0
 8018ee4:	f7e7 fbb0 	bl	8000648 <__aeabi_dmul>
 8018ee8:	2200      	movs	r2, #0
 8018eea:	2300      	movs	r3, #0
 8018eec:	4604      	mov	r4, r0
 8018eee:	460d      	mov	r5, r1
 8018ef0:	f7e7 fe12 	bl	8000b18 <__aeabi_dcmpeq>
 8018ef4:	2800      	cmp	r0, #0
 8018ef6:	d09f      	beq.n	8018e38 <_dtoa_r+0x638>
 8018ef8:	e7d1      	b.n	8018e9e <_dtoa_r+0x69e>
 8018efa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018efc:	2a00      	cmp	r2, #0
 8018efe:	f000 80ea 	beq.w	80190d6 <_dtoa_r+0x8d6>
 8018f02:	9a07      	ldr	r2, [sp, #28]
 8018f04:	2a01      	cmp	r2, #1
 8018f06:	f300 80cd 	bgt.w	80190a4 <_dtoa_r+0x8a4>
 8018f0a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018f0c:	2a00      	cmp	r2, #0
 8018f0e:	f000 80c1 	beq.w	8019094 <_dtoa_r+0x894>
 8018f12:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8018f16:	9c08      	ldr	r4, [sp, #32]
 8018f18:	9e00      	ldr	r6, [sp, #0]
 8018f1a:	9a00      	ldr	r2, [sp, #0]
 8018f1c:	441a      	add	r2, r3
 8018f1e:	9200      	str	r2, [sp, #0]
 8018f20:	9a06      	ldr	r2, [sp, #24]
 8018f22:	2101      	movs	r1, #1
 8018f24:	441a      	add	r2, r3
 8018f26:	4648      	mov	r0, r9
 8018f28:	9206      	str	r2, [sp, #24]
 8018f2a:	f000 fc2d 	bl	8019788 <__i2b>
 8018f2e:	4605      	mov	r5, r0
 8018f30:	b166      	cbz	r6, 8018f4c <_dtoa_r+0x74c>
 8018f32:	9b06      	ldr	r3, [sp, #24]
 8018f34:	2b00      	cmp	r3, #0
 8018f36:	dd09      	ble.n	8018f4c <_dtoa_r+0x74c>
 8018f38:	42b3      	cmp	r3, r6
 8018f3a:	9a00      	ldr	r2, [sp, #0]
 8018f3c:	bfa8      	it	ge
 8018f3e:	4633      	movge	r3, r6
 8018f40:	1ad2      	subs	r2, r2, r3
 8018f42:	9200      	str	r2, [sp, #0]
 8018f44:	9a06      	ldr	r2, [sp, #24]
 8018f46:	1af6      	subs	r6, r6, r3
 8018f48:	1ad3      	subs	r3, r2, r3
 8018f4a:	9306      	str	r3, [sp, #24]
 8018f4c:	9b08      	ldr	r3, [sp, #32]
 8018f4e:	b30b      	cbz	r3, 8018f94 <_dtoa_r+0x794>
 8018f50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018f52:	2b00      	cmp	r3, #0
 8018f54:	f000 80c6 	beq.w	80190e4 <_dtoa_r+0x8e4>
 8018f58:	2c00      	cmp	r4, #0
 8018f5a:	f000 80c0 	beq.w	80190de <_dtoa_r+0x8de>
 8018f5e:	4629      	mov	r1, r5
 8018f60:	4622      	mov	r2, r4
 8018f62:	4648      	mov	r0, r9
 8018f64:	f000 fcc8 	bl	80198f8 <__pow5mult>
 8018f68:	9a02      	ldr	r2, [sp, #8]
 8018f6a:	4601      	mov	r1, r0
 8018f6c:	4605      	mov	r5, r0
 8018f6e:	4648      	mov	r0, r9
 8018f70:	f000 fc20 	bl	80197b4 <__multiply>
 8018f74:	9902      	ldr	r1, [sp, #8]
 8018f76:	4680      	mov	r8, r0
 8018f78:	4648      	mov	r0, r9
 8018f7a:	f000 fb51 	bl	8019620 <_Bfree>
 8018f7e:	9b08      	ldr	r3, [sp, #32]
 8018f80:	1b1b      	subs	r3, r3, r4
 8018f82:	9308      	str	r3, [sp, #32]
 8018f84:	f000 80b1 	beq.w	80190ea <_dtoa_r+0x8ea>
 8018f88:	9a08      	ldr	r2, [sp, #32]
 8018f8a:	4641      	mov	r1, r8
 8018f8c:	4648      	mov	r0, r9
 8018f8e:	f000 fcb3 	bl	80198f8 <__pow5mult>
 8018f92:	9002      	str	r0, [sp, #8]
 8018f94:	2101      	movs	r1, #1
 8018f96:	4648      	mov	r0, r9
 8018f98:	f000 fbf6 	bl	8019788 <__i2b>
 8018f9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018f9e:	4604      	mov	r4, r0
 8018fa0:	2b00      	cmp	r3, #0
 8018fa2:	f000 81d8 	beq.w	8019356 <_dtoa_r+0xb56>
 8018fa6:	461a      	mov	r2, r3
 8018fa8:	4601      	mov	r1, r0
 8018faa:	4648      	mov	r0, r9
 8018fac:	f000 fca4 	bl	80198f8 <__pow5mult>
 8018fb0:	9b07      	ldr	r3, [sp, #28]
 8018fb2:	2b01      	cmp	r3, #1
 8018fb4:	4604      	mov	r4, r0
 8018fb6:	f300 809f 	bgt.w	80190f8 <_dtoa_r+0x8f8>
 8018fba:	9b04      	ldr	r3, [sp, #16]
 8018fbc:	2b00      	cmp	r3, #0
 8018fbe:	f040 8097 	bne.w	80190f0 <_dtoa_r+0x8f0>
 8018fc2:	9b05      	ldr	r3, [sp, #20]
 8018fc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018fc8:	2b00      	cmp	r3, #0
 8018fca:	f040 8093 	bne.w	80190f4 <_dtoa_r+0x8f4>
 8018fce:	9b05      	ldr	r3, [sp, #20]
 8018fd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018fd4:	0d1b      	lsrs	r3, r3, #20
 8018fd6:	051b      	lsls	r3, r3, #20
 8018fd8:	b133      	cbz	r3, 8018fe8 <_dtoa_r+0x7e8>
 8018fda:	9b00      	ldr	r3, [sp, #0]
 8018fdc:	3301      	adds	r3, #1
 8018fde:	9300      	str	r3, [sp, #0]
 8018fe0:	9b06      	ldr	r3, [sp, #24]
 8018fe2:	3301      	adds	r3, #1
 8018fe4:	9306      	str	r3, [sp, #24]
 8018fe6:	2301      	movs	r3, #1
 8018fe8:	9308      	str	r3, [sp, #32]
 8018fea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018fec:	2b00      	cmp	r3, #0
 8018fee:	f000 81b8 	beq.w	8019362 <_dtoa_r+0xb62>
 8018ff2:	6923      	ldr	r3, [r4, #16]
 8018ff4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018ff8:	6918      	ldr	r0, [r3, #16]
 8018ffa:	f000 fb79 	bl	80196f0 <__hi0bits>
 8018ffe:	f1c0 0020 	rsb	r0, r0, #32
 8019002:	9b06      	ldr	r3, [sp, #24]
 8019004:	4418      	add	r0, r3
 8019006:	f010 001f 	ands.w	r0, r0, #31
 801900a:	f000 8082 	beq.w	8019112 <_dtoa_r+0x912>
 801900e:	f1c0 0320 	rsb	r3, r0, #32
 8019012:	2b04      	cmp	r3, #4
 8019014:	dd73      	ble.n	80190fe <_dtoa_r+0x8fe>
 8019016:	9b00      	ldr	r3, [sp, #0]
 8019018:	f1c0 001c 	rsb	r0, r0, #28
 801901c:	4403      	add	r3, r0
 801901e:	9300      	str	r3, [sp, #0]
 8019020:	9b06      	ldr	r3, [sp, #24]
 8019022:	4403      	add	r3, r0
 8019024:	4406      	add	r6, r0
 8019026:	9306      	str	r3, [sp, #24]
 8019028:	9b00      	ldr	r3, [sp, #0]
 801902a:	2b00      	cmp	r3, #0
 801902c:	dd05      	ble.n	801903a <_dtoa_r+0x83a>
 801902e:	9902      	ldr	r1, [sp, #8]
 8019030:	461a      	mov	r2, r3
 8019032:	4648      	mov	r0, r9
 8019034:	f000 fcba 	bl	80199ac <__lshift>
 8019038:	9002      	str	r0, [sp, #8]
 801903a:	9b06      	ldr	r3, [sp, #24]
 801903c:	2b00      	cmp	r3, #0
 801903e:	dd05      	ble.n	801904c <_dtoa_r+0x84c>
 8019040:	4621      	mov	r1, r4
 8019042:	461a      	mov	r2, r3
 8019044:	4648      	mov	r0, r9
 8019046:	f000 fcb1 	bl	80199ac <__lshift>
 801904a:	4604      	mov	r4, r0
 801904c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801904e:	2b00      	cmp	r3, #0
 8019050:	d061      	beq.n	8019116 <_dtoa_r+0x916>
 8019052:	9802      	ldr	r0, [sp, #8]
 8019054:	4621      	mov	r1, r4
 8019056:	f000 fd15 	bl	8019a84 <__mcmp>
 801905a:	2800      	cmp	r0, #0
 801905c:	da5b      	bge.n	8019116 <_dtoa_r+0x916>
 801905e:	2300      	movs	r3, #0
 8019060:	9902      	ldr	r1, [sp, #8]
 8019062:	220a      	movs	r2, #10
 8019064:	4648      	mov	r0, r9
 8019066:	f000 fafd 	bl	8019664 <__multadd>
 801906a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801906c:	9002      	str	r0, [sp, #8]
 801906e:	f107 38ff 	add.w	r8, r7, #4294967295
 8019072:	2b00      	cmp	r3, #0
 8019074:	f000 8177 	beq.w	8019366 <_dtoa_r+0xb66>
 8019078:	4629      	mov	r1, r5
 801907a:	2300      	movs	r3, #0
 801907c:	220a      	movs	r2, #10
 801907e:	4648      	mov	r0, r9
 8019080:	f000 faf0 	bl	8019664 <__multadd>
 8019084:	f1bb 0f00 	cmp.w	fp, #0
 8019088:	4605      	mov	r5, r0
 801908a:	dc6f      	bgt.n	801916c <_dtoa_r+0x96c>
 801908c:	9b07      	ldr	r3, [sp, #28]
 801908e:	2b02      	cmp	r3, #2
 8019090:	dc49      	bgt.n	8019126 <_dtoa_r+0x926>
 8019092:	e06b      	b.n	801916c <_dtoa_r+0x96c>
 8019094:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019096:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801909a:	e73c      	b.n	8018f16 <_dtoa_r+0x716>
 801909c:	3fe00000 	.word	0x3fe00000
 80190a0:	40240000 	.word	0x40240000
 80190a4:	9b03      	ldr	r3, [sp, #12]
 80190a6:	1e5c      	subs	r4, r3, #1
 80190a8:	9b08      	ldr	r3, [sp, #32]
 80190aa:	42a3      	cmp	r3, r4
 80190ac:	db09      	blt.n	80190c2 <_dtoa_r+0x8c2>
 80190ae:	1b1c      	subs	r4, r3, r4
 80190b0:	9b03      	ldr	r3, [sp, #12]
 80190b2:	2b00      	cmp	r3, #0
 80190b4:	f6bf af30 	bge.w	8018f18 <_dtoa_r+0x718>
 80190b8:	9b00      	ldr	r3, [sp, #0]
 80190ba:	9a03      	ldr	r2, [sp, #12]
 80190bc:	1a9e      	subs	r6, r3, r2
 80190be:	2300      	movs	r3, #0
 80190c0:	e72b      	b.n	8018f1a <_dtoa_r+0x71a>
 80190c2:	9b08      	ldr	r3, [sp, #32]
 80190c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80190c6:	9408      	str	r4, [sp, #32]
 80190c8:	1ae3      	subs	r3, r4, r3
 80190ca:	441a      	add	r2, r3
 80190cc:	9e00      	ldr	r6, [sp, #0]
 80190ce:	9b03      	ldr	r3, [sp, #12]
 80190d0:	920d      	str	r2, [sp, #52]	@ 0x34
 80190d2:	2400      	movs	r4, #0
 80190d4:	e721      	b.n	8018f1a <_dtoa_r+0x71a>
 80190d6:	9c08      	ldr	r4, [sp, #32]
 80190d8:	9e00      	ldr	r6, [sp, #0]
 80190da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80190dc:	e728      	b.n	8018f30 <_dtoa_r+0x730>
 80190de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80190e2:	e751      	b.n	8018f88 <_dtoa_r+0x788>
 80190e4:	9a08      	ldr	r2, [sp, #32]
 80190e6:	9902      	ldr	r1, [sp, #8]
 80190e8:	e750      	b.n	8018f8c <_dtoa_r+0x78c>
 80190ea:	f8cd 8008 	str.w	r8, [sp, #8]
 80190ee:	e751      	b.n	8018f94 <_dtoa_r+0x794>
 80190f0:	2300      	movs	r3, #0
 80190f2:	e779      	b.n	8018fe8 <_dtoa_r+0x7e8>
 80190f4:	9b04      	ldr	r3, [sp, #16]
 80190f6:	e777      	b.n	8018fe8 <_dtoa_r+0x7e8>
 80190f8:	2300      	movs	r3, #0
 80190fa:	9308      	str	r3, [sp, #32]
 80190fc:	e779      	b.n	8018ff2 <_dtoa_r+0x7f2>
 80190fe:	d093      	beq.n	8019028 <_dtoa_r+0x828>
 8019100:	9a00      	ldr	r2, [sp, #0]
 8019102:	331c      	adds	r3, #28
 8019104:	441a      	add	r2, r3
 8019106:	9200      	str	r2, [sp, #0]
 8019108:	9a06      	ldr	r2, [sp, #24]
 801910a:	441a      	add	r2, r3
 801910c:	441e      	add	r6, r3
 801910e:	9206      	str	r2, [sp, #24]
 8019110:	e78a      	b.n	8019028 <_dtoa_r+0x828>
 8019112:	4603      	mov	r3, r0
 8019114:	e7f4      	b.n	8019100 <_dtoa_r+0x900>
 8019116:	9b03      	ldr	r3, [sp, #12]
 8019118:	2b00      	cmp	r3, #0
 801911a:	46b8      	mov	r8, r7
 801911c:	dc20      	bgt.n	8019160 <_dtoa_r+0x960>
 801911e:	469b      	mov	fp, r3
 8019120:	9b07      	ldr	r3, [sp, #28]
 8019122:	2b02      	cmp	r3, #2
 8019124:	dd1e      	ble.n	8019164 <_dtoa_r+0x964>
 8019126:	f1bb 0f00 	cmp.w	fp, #0
 801912a:	f47f adb1 	bne.w	8018c90 <_dtoa_r+0x490>
 801912e:	4621      	mov	r1, r4
 8019130:	465b      	mov	r3, fp
 8019132:	2205      	movs	r2, #5
 8019134:	4648      	mov	r0, r9
 8019136:	f000 fa95 	bl	8019664 <__multadd>
 801913a:	4601      	mov	r1, r0
 801913c:	4604      	mov	r4, r0
 801913e:	9802      	ldr	r0, [sp, #8]
 8019140:	f000 fca0 	bl	8019a84 <__mcmp>
 8019144:	2800      	cmp	r0, #0
 8019146:	f77f ada3 	ble.w	8018c90 <_dtoa_r+0x490>
 801914a:	4656      	mov	r6, sl
 801914c:	2331      	movs	r3, #49	@ 0x31
 801914e:	f806 3b01 	strb.w	r3, [r6], #1
 8019152:	f108 0801 	add.w	r8, r8, #1
 8019156:	e59f      	b.n	8018c98 <_dtoa_r+0x498>
 8019158:	9c03      	ldr	r4, [sp, #12]
 801915a:	46b8      	mov	r8, r7
 801915c:	4625      	mov	r5, r4
 801915e:	e7f4      	b.n	801914a <_dtoa_r+0x94a>
 8019160:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8019164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019166:	2b00      	cmp	r3, #0
 8019168:	f000 8101 	beq.w	801936e <_dtoa_r+0xb6e>
 801916c:	2e00      	cmp	r6, #0
 801916e:	dd05      	ble.n	801917c <_dtoa_r+0x97c>
 8019170:	4629      	mov	r1, r5
 8019172:	4632      	mov	r2, r6
 8019174:	4648      	mov	r0, r9
 8019176:	f000 fc19 	bl	80199ac <__lshift>
 801917a:	4605      	mov	r5, r0
 801917c:	9b08      	ldr	r3, [sp, #32]
 801917e:	2b00      	cmp	r3, #0
 8019180:	d05c      	beq.n	801923c <_dtoa_r+0xa3c>
 8019182:	6869      	ldr	r1, [r5, #4]
 8019184:	4648      	mov	r0, r9
 8019186:	f000 fa0b 	bl	80195a0 <_Balloc>
 801918a:	4606      	mov	r6, r0
 801918c:	b928      	cbnz	r0, 801919a <_dtoa_r+0x99a>
 801918e:	4b82      	ldr	r3, [pc, #520]	@ (8019398 <_dtoa_r+0xb98>)
 8019190:	4602      	mov	r2, r0
 8019192:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8019196:	f7ff bb4a 	b.w	801882e <_dtoa_r+0x2e>
 801919a:	692a      	ldr	r2, [r5, #16]
 801919c:	3202      	adds	r2, #2
 801919e:	0092      	lsls	r2, r2, #2
 80191a0:	f105 010c 	add.w	r1, r5, #12
 80191a4:	300c      	adds	r0, #12
 80191a6:	f7ff fa92 	bl	80186ce <memcpy>
 80191aa:	2201      	movs	r2, #1
 80191ac:	4631      	mov	r1, r6
 80191ae:	4648      	mov	r0, r9
 80191b0:	f000 fbfc 	bl	80199ac <__lshift>
 80191b4:	f10a 0301 	add.w	r3, sl, #1
 80191b8:	9300      	str	r3, [sp, #0]
 80191ba:	eb0a 030b 	add.w	r3, sl, fp
 80191be:	9308      	str	r3, [sp, #32]
 80191c0:	9b04      	ldr	r3, [sp, #16]
 80191c2:	f003 0301 	and.w	r3, r3, #1
 80191c6:	462f      	mov	r7, r5
 80191c8:	9306      	str	r3, [sp, #24]
 80191ca:	4605      	mov	r5, r0
 80191cc:	9b00      	ldr	r3, [sp, #0]
 80191ce:	9802      	ldr	r0, [sp, #8]
 80191d0:	4621      	mov	r1, r4
 80191d2:	f103 3bff 	add.w	fp, r3, #4294967295
 80191d6:	f7ff fa88 	bl	80186ea <quorem>
 80191da:	4603      	mov	r3, r0
 80191dc:	3330      	adds	r3, #48	@ 0x30
 80191de:	9003      	str	r0, [sp, #12]
 80191e0:	4639      	mov	r1, r7
 80191e2:	9802      	ldr	r0, [sp, #8]
 80191e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80191e6:	f000 fc4d 	bl	8019a84 <__mcmp>
 80191ea:	462a      	mov	r2, r5
 80191ec:	9004      	str	r0, [sp, #16]
 80191ee:	4621      	mov	r1, r4
 80191f0:	4648      	mov	r0, r9
 80191f2:	f000 fc63 	bl	8019abc <__mdiff>
 80191f6:	68c2      	ldr	r2, [r0, #12]
 80191f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80191fa:	4606      	mov	r6, r0
 80191fc:	bb02      	cbnz	r2, 8019240 <_dtoa_r+0xa40>
 80191fe:	4601      	mov	r1, r0
 8019200:	9802      	ldr	r0, [sp, #8]
 8019202:	f000 fc3f 	bl	8019a84 <__mcmp>
 8019206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019208:	4602      	mov	r2, r0
 801920a:	4631      	mov	r1, r6
 801920c:	4648      	mov	r0, r9
 801920e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019210:	9309      	str	r3, [sp, #36]	@ 0x24
 8019212:	f000 fa05 	bl	8019620 <_Bfree>
 8019216:	9b07      	ldr	r3, [sp, #28]
 8019218:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801921a:	9e00      	ldr	r6, [sp, #0]
 801921c:	ea42 0103 	orr.w	r1, r2, r3
 8019220:	9b06      	ldr	r3, [sp, #24]
 8019222:	4319      	orrs	r1, r3
 8019224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019226:	d10d      	bne.n	8019244 <_dtoa_r+0xa44>
 8019228:	2b39      	cmp	r3, #57	@ 0x39
 801922a:	d027      	beq.n	801927c <_dtoa_r+0xa7c>
 801922c:	9a04      	ldr	r2, [sp, #16]
 801922e:	2a00      	cmp	r2, #0
 8019230:	dd01      	ble.n	8019236 <_dtoa_r+0xa36>
 8019232:	9b03      	ldr	r3, [sp, #12]
 8019234:	3331      	adds	r3, #49	@ 0x31
 8019236:	f88b 3000 	strb.w	r3, [fp]
 801923a:	e52e      	b.n	8018c9a <_dtoa_r+0x49a>
 801923c:	4628      	mov	r0, r5
 801923e:	e7b9      	b.n	80191b4 <_dtoa_r+0x9b4>
 8019240:	2201      	movs	r2, #1
 8019242:	e7e2      	b.n	801920a <_dtoa_r+0xa0a>
 8019244:	9904      	ldr	r1, [sp, #16]
 8019246:	2900      	cmp	r1, #0
 8019248:	db04      	blt.n	8019254 <_dtoa_r+0xa54>
 801924a:	9807      	ldr	r0, [sp, #28]
 801924c:	4301      	orrs	r1, r0
 801924e:	9806      	ldr	r0, [sp, #24]
 8019250:	4301      	orrs	r1, r0
 8019252:	d120      	bne.n	8019296 <_dtoa_r+0xa96>
 8019254:	2a00      	cmp	r2, #0
 8019256:	ddee      	ble.n	8019236 <_dtoa_r+0xa36>
 8019258:	9902      	ldr	r1, [sp, #8]
 801925a:	9300      	str	r3, [sp, #0]
 801925c:	2201      	movs	r2, #1
 801925e:	4648      	mov	r0, r9
 8019260:	f000 fba4 	bl	80199ac <__lshift>
 8019264:	4621      	mov	r1, r4
 8019266:	9002      	str	r0, [sp, #8]
 8019268:	f000 fc0c 	bl	8019a84 <__mcmp>
 801926c:	2800      	cmp	r0, #0
 801926e:	9b00      	ldr	r3, [sp, #0]
 8019270:	dc02      	bgt.n	8019278 <_dtoa_r+0xa78>
 8019272:	d1e0      	bne.n	8019236 <_dtoa_r+0xa36>
 8019274:	07da      	lsls	r2, r3, #31
 8019276:	d5de      	bpl.n	8019236 <_dtoa_r+0xa36>
 8019278:	2b39      	cmp	r3, #57	@ 0x39
 801927a:	d1da      	bne.n	8019232 <_dtoa_r+0xa32>
 801927c:	2339      	movs	r3, #57	@ 0x39
 801927e:	f88b 3000 	strb.w	r3, [fp]
 8019282:	4633      	mov	r3, r6
 8019284:	461e      	mov	r6, r3
 8019286:	3b01      	subs	r3, #1
 8019288:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801928c:	2a39      	cmp	r2, #57	@ 0x39
 801928e:	d04e      	beq.n	801932e <_dtoa_r+0xb2e>
 8019290:	3201      	adds	r2, #1
 8019292:	701a      	strb	r2, [r3, #0]
 8019294:	e501      	b.n	8018c9a <_dtoa_r+0x49a>
 8019296:	2a00      	cmp	r2, #0
 8019298:	dd03      	ble.n	80192a2 <_dtoa_r+0xaa2>
 801929a:	2b39      	cmp	r3, #57	@ 0x39
 801929c:	d0ee      	beq.n	801927c <_dtoa_r+0xa7c>
 801929e:	3301      	adds	r3, #1
 80192a0:	e7c9      	b.n	8019236 <_dtoa_r+0xa36>
 80192a2:	9a00      	ldr	r2, [sp, #0]
 80192a4:	9908      	ldr	r1, [sp, #32]
 80192a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80192aa:	428a      	cmp	r2, r1
 80192ac:	d028      	beq.n	8019300 <_dtoa_r+0xb00>
 80192ae:	9902      	ldr	r1, [sp, #8]
 80192b0:	2300      	movs	r3, #0
 80192b2:	220a      	movs	r2, #10
 80192b4:	4648      	mov	r0, r9
 80192b6:	f000 f9d5 	bl	8019664 <__multadd>
 80192ba:	42af      	cmp	r7, r5
 80192bc:	9002      	str	r0, [sp, #8]
 80192be:	f04f 0300 	mov.w	r3, #0
 80192c2:	f04f 020a 	mov.w	r2, #10
 80192c6:	4639      	mov	r1, r7
 80192c8:	4648      	mov	r0, r9
 80192ca:	d107      	bne.n	80192dc <_dtoa_r+0xadc>
 80192cc:	f000 f9ca 	bl	8019664 <__multadd>
 80192d0:	4607      	mov	r7, r0
 80192d2:	4605      	mov	r5, r0
 80192d4:	9b00      	ldr	r3, [sp, #0]
 80192d6:	3301      	adds	r3, #1
 80192d8:	9300      	str	r3, [sp, #0]
 80192da:	e777      	b.n	80191cc <_dtoa_r+0x9cc>
 80192dc:	f000 f9c2 	bl	8019664 <__multadd>
 80192e0:	4629      	mov	r1, r5
 80192e2:	4607      	mov	r7, r0
 80192e4:	2300      	movs	r3, #0
 80192e6:	220a      	movs	r2, #10
 80192e8:	4648      	mov	r0, r9
 80192ea:	f000 f9bb 	bl	8019664 <__multadd>
 80192ee:	4605      	mov	r5, r0
 80192f0:	e7f0      	b.n	80192d4 <_dtoa_r+0xad4>
 80192f2:	f1bb 0f00 	cmp.w	fp, #0
 80192f6:	bfcc      	ite	gt
 80192f8:	465e      	movgt	r6, fp
 80192fa:	2601      	movle	r6, #1
 80192fc:	4456      	add	r6, sl
 80192fe:	2700      	movs	r7, #0
 8019300:	9902      	ldr	r1, [sp, #8]
 8019302:	9300      	str	r3, [sp, #0]
 8019304:	2201      	movs	r2, #1
 8019306:	4648      	mov	r0, r9
 8019308:	f000 fb50 	bl	80199ac <__lshift>
 801930c:	4621      	mov	r1, r4
 801930e:	9002      	str	r0, [sp, #8]
 8019310:	f000 fbb8 	bl	8019a84 <__mcmp>
 8019314:	2800      	cmp	r0, #0
 8019316:	dcb4      	bgt.n	8019282 <_dtoa_r+0xa82>
 8019318:	d102      	bne.n	8019320 <_dtoa_r+0xb20>
 801931a:	9b00      	ldr	r3, [sp, #0]
 801931c:	07db      	lsls	r3, r3, #31
 801931e:	d4b0      	bmi.n	8019282 <_dtoa_r+0xa82>
 8019320:	4633      	mov	r3, r6
 8019322:	461e      	mov	r6, r3
 8019324:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019328:	2a30      	cmp	r2, #48	@ 0x30
 801932a:	d0fa      	beq.n	8019322 <_dtoa_r+0xb22>
 801932c:	e4b5      	b.n	8018c9a <_dtoa_r+0x49a>
 801932e:	459a      	cmp	sl, r3
 8019330:	d1a8      	bne.n	8019284 <_dtoa_r+0xa84>
 8019332:	2331      	movs	r3, #49	@ 0x31
 8019334:	f108 0801 	add.w	r8, r8, #1
 8019338:	f88a 3000 	strb.w	r3, [sl]
 801933c:	e4ad      	b.n	8018c9a <_dtoa_r+0x49a>
 801933e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019340:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801939c <_dtoa_r+0xb9c>
 8019344:	b11b      	cbz	r3, 801934e <_dtoa_r+0xb4e>
 8019346:	f10a 0308 	add.w	r3, sl, #8
 801934a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801934c:	6013      	str	r3, [r2, #0]
 801934e:	4650      	mov	r0, sl
 8019350:	b017      	add	sp, #92	@ 0x5c
 8019352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019356:	9b07      	ldr	r3, [sp, #28]
 8019358:	2b01      	cmp	r3, #1
 801935a:	f77f ae2e 	ble.w	8018fba <_dtoa_r+0x7ba>
 801935e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019360:	9308      	str	r3, [sp, #32]
 8019362:	2001      	movs	r0, #1
 8019364:	e64d      	b.n	8019002 <_dtoa_r+0x802>
 8019366:	f1bb 0f00 	cmp.w	fp, #0
 801936a:	f77f aed9 	ble.w	8019120 <_dtoa_r+0x920>
 801936e:	4656      	mov	r6, sl
 8019370:	9802      	ldr	r0, [sp, #8]
 8019372:	4621      	mov	r1, r4
 8019374:	f7ff f9b9 	bl	80186ea <quorem>
 8019378:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801937c:	f806 3b01 	strb.w	r3, [r6], #1
 8019380:	eba6 020a 	sub.w	r2, r6, sl
 8019384:	4593      	cmp	fp, r2
 8019386:	ddb4      	ble.n	80192f2 <_dtoa_r+0xaf2>
 8019388:	9902      	ldr	r1, [sp, #8]
 801938a:	2300      	movs	r3, #0
 801938c:	220a      	movs	r2, #10
 801938e:	4648      	mov	r0, r9
 8019390:	f000 f968 	bl	8019664 <__multadd>
 8019394:	9002      	str	r0, [sp, #8]
 8019396:	e7eb      	b.n	8019370 <_dtoa_r+0xb70>
 8019398:	0801cc38 	.word	0x0801cc38
 801939c:	0801cbbc 	.word	0x0801cbbc

080193a0 <_free_r>:
 80193a0:	b538      	push	{r3, r4, r5, lr}
 80193a2:	4605      	mov	r5, r0
 80193a4:	2900      	cmp	r1, #0
 80193a6:	d041      	beq.n	801942c <_free_r+0x8c>
 80193a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80193ac:	1f0c      	subs	r4, r1, #4
 80193ae:	2b00      	cmp	r3, #0
 80193b0:	bfb8      	it	lt
 80193b2:	18e4      	addlt	r4, r4, r3
 80193b4:	f000 f8e8 	bl	8019588 <__malloc_lock>
 80193b8:	4a1d      	ldr	r2, [pc, #116]	@ (8019430 <_free_r+0x90>)
 80193ba:	6813      	ldr	r3, [r2, #0]
 80193bc:	b933      	cbnz	r3, 80193cc <_free_r+0x2c>
 80193be:	6063      	str	r3, [r4, #4]
 80193c0:	6014      	str	r4, [r2, #0]
 80193c2:	4628      	mov	r0, r5
 80193c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80193c8:	f000 b8e4 	b.w	8019594 <__malloc_unlock>
 80193cc:	42a3      	cmp	r3, r4
 80193ce:	d908      	bls.n	80193e2 <_free_r+0x42>
 80193d0:	6820      	ldr	r0, [r4, #0]
 80193d2:	1821      	adds	r1, r4, r0
 80193d4:	428b      	cmp	r3, r1
 80193d6:	bf01      	itttt	eq
 80193d8:	6819      	ldreq	r1, [r3, #0]
 80193da:	685b      	ldreq	r3, [r3, #4]
 80193dc:	1809      	addeq	r1, r1, r0
 80193de:	6021      	streq	r1, [r4, #0]
 80193e0:	e7ed      	b.n	80193be <_free_r+0x1e>
 80193e2:	461a      	mov	r2, r3
 80193e4:	685b      	ldr	r3, [r3, #4]
 80193e6:	b10b      	cbz	r3, 80193ec <_free_r+0x4c>
 80193e8:	42a3      	cmp	r3, r4
 80193ea:	d9fa      	bls.n	80193e2 <_free_r+0x42>
 80193ec:	6811      	ldr	r1, [r2, #0]
 80193ee:	1850      	adds	r0, r2, r1
 80193f0:	42a0      	cmp	r0, r4
 80193f2:	d10b      	bne.n	801940c <_free_r+0x6c>
 80193f4:	6820      	ldr	r0, [r4, #0]
 80193f6:	4401      	add	r1, r0
 80193f8:	1850      	adds	r0, r2, r1
 80193fa:	4283      	cmp	r3, r0
 80193fc:	6011      	str	r1, [r2, #0]
 80193fe:	d1e0      	bne.n	80193c2 <_free_r+0x22>
 8019400:	6818      	ldr	r0, [r3, #0]
 8019402:	685b      	ldr	r3, [r3, #4]
 8019404:	6053      	str	r3, [r2, #4]
 8019406:	4408      	add	r0, r1
 8019408:	6010      	str	r0, [r2, #0]
 801940a:	e7da      	b.n	80193c2 <_free_r+0x22>
 801940c:	d902      	bls.n	8019414 <_free_r+0x74>
 801940e:	230c      	movs	r3, #12
 8019410:	602b      	str	r3, [r5, #0]
 8019412:	e7d6      	b.n	80193c2 <_free_r+0x22>
 8019414:	6820      	ldr	r0, [r4, #0]
 8019416:	1821      	adds	r1, r4, r0
 8019418:	428b      	cmp	r3, r1
 801941a:	bf04      	itt	eq
 801941c:	6819      	ldreq	r1, [r3, #0]
 801941e:	685b      	ldreq	r3, [r3, #4]
 8019420:	6063      	str	r3, [r4, #4]
 8019422:	bf04      	itt	eq
 8019424:	1809      	addeq	r1, r1, r0
 8019426:	6021      	streq	r1, [r4, #0]
 8019428:	6054      	str	r4, [r2, #4]
 801942a:	e7ca      	b.n	80193c2 <_free_r+0x22>
 801942c:	bd38      	pop	{r3, r4, r5, pc}
 801942e:	bf00      	nop
 8019430:	20003ed4 	.word	0x20003ed4

08019434 <malloc>:
 8019434:	4b02      	ldr	r3, [pc, #8]	@ (8019440 <malloc+0xc>)
 8019436:	4601      	mov	r1, r0
 8019438:	6818      	ldr	r0, [r3, #0]
 801943a:	f000 b825 	b.w	8019488 <_malloc_r>
 801943e:	bf00      	nop
 8019440:	200001ac 	.word	0x200001ac

08019444 <sbrk_aligned>:
 8019444:	b570      	push	{r4, r5, r6, lr}
 8019446:	4e0f      	ldr	r6, [pc, #60]	@ (8019484 <sbrk_aligned+0x40>)
 8019448:	460c      	mov	r4, r1
 801944a:	6831      	ldr	r1, [r6, #0]
 801944c:	4605      	mov	r5, r0
 801944e:	b911      	cbnz	r1, 8019456 <sbrk_aligned+0x12>
 8019450:	f000 fe24 	bl	801a09c <_sbrk_r>
 8019454:	6030      	str	r0, [r6, #0]
 8019456:	4621      	mov	r1, r4
 8019458:	4628      	mov	r0, r5
 801945a:	f000 fe1f 	bl	801a09c <_sbrk_r>
 801945e:	1c43      	adds	r3, r0, #1
 8019460:	d103      	bne.n	801946a <sbrk_aligned+0x26>
 8019462:	f04f 34ff 	mov.w	r4, #4294967295
 8019466:	4620      	mov	r0, r4
 8019468:	bd70      	pop	{r4, r5, r6, pc}
 801946a:	1cc4      	adds	r4, r0, #3
 801946c:	f024 0403 	bic.w	r4, r4, #3
 8019470:	42a0      	cmp	r0, r4
 8019472:	d0f8      	beq.n	8019466 <sbrk_aligned+0x22>
 8019474:	1a21      	subs	r1, r4, r0
 8019476:	4628      	mov	r0, r5
 8019478:	f000 fe10 	bl	801a09c <_sbrk_r>
 801947c:	3001      	adds	r0, #1
 801947e:	d1f2      	bne.n	8019466 <sbrk_aligned+0x22>
 8019480:	e7ef      	b.n	8019462 <sbrk_aligned+0x1e>
 8019482:	bf00      	nop
 8019484:	20003ed0 	.word	0x20003ed0

08019488 <_malloc_r>:
 8019488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801948c:	1ccd      	adds	r5, r1, #3
 801948e:	f025 0503 	bic.w	r5, r5, #3
 8019492:	3508      	adds	r5, #8
 8019494:	2d0c      	cmp	r5, #12
 8019496:	bf38      	it	cc
 8019498:	250c      	movcc	r5, #12
 801949a:	2d00      	cmp	r5, #0
 801949c:	4606      	mov	r6, r0
 801949e:	db01      	blt.n	80194a4 <_malloc_r+0x1c>
 80194a0:	42a9      	cmp	r1, r5
 80194a2:	d904      	bls.n	80194ae <_malloc_r+0x26>
 80194a4:	230c      	movs	r3, #12
 80194a6:	6033      	str	r3, [r6, #0]
 80194a8:	2000      	movs	r0, #0
 80194aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80194ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019584 <_malloc_r+0xfc>
 80194b2:	f000 f869 	bl	8019588 <__malloc_lock>
 80194b6:	f8d8 3000 	ldr.w	r3, [r8]
 80194ba:	461c      	mov	r4, r3
 80194bc:	bb44      	cbnz	r4, 8019510 <_malloc_r+0x88>
 80194be:	4629      	mov	r1, r5
 80194c0:	4630      	mov	r0, r6
 80194c2:	f7ff ffbf 	bl	8019444 <sbrk_aligned>
 80194c6:	1c43      	adds	r3, r0, #1
 80194c8:	4604      	mov	r4, r0
 80194ca:	d158      	bne.n	801957e <_malloc_r+0xf6>
 80194cc:	f8d8 4000 	ldr.w	r4, [r8]
 80194d0:	4627      	mov	r7, r4
 80194d2:	2f00      	cmp	r7, #0
 80194d4:	d143      	bne.n	801955e <_malloc_r+0xd6>
 80194d6:	2c00      	cmp	r4, #0
 80194d8:	d04b      	beq.n	8019572 <_malloc_r+0xea>
 80194da:	6823      	ldr	r3, [r4, #0]
 80194dc:	4639      	mov	r1, r7
 80194de:	4630      	mov	r0, r6
 80194e0:	eb04 0903 	add.w	r9, r4, r3
 80194e4:	f000 fdda 	bl	801a09c <_sbrk_r>
 80194e8:	4581      	cmp	r9, r0
 80194ea:	d142      	bne.n	8019572 <_malloc_r+0xea>
 80194ec:	6821      	ldr	r1, [r4, #0]
 80194ee:	1a6d      	subs	r5, r5, r1
 80194f0:	4629      	mov	r1, r5
 80194f2:	4630      	mov	r0, r6
 80194f4:	f7ff ffa6 	bl	8019444 <sbrk_aligned>
 80194f8:	3001      	adds	r0, #1
 80194fa:	d03a      	beq.n	8019572 <_malloc_r+0xea>
 80194fc:	6823      	ldr	r3, [r4, #0]
 80194fe:	442b      	add	r3, r5
 8019500:	6023      	str	r3, [r4, #0]
 8019502:	f8d8 3000 	ldr.w	r3, [r8]
 8019506:	685a      	ldr	r2, [r3, #4]
 8019508:	bb62      	cbnz	r2, 8019564 <_malloc_r+0xdc>
 801950a:	f8c8 7000 	str.w	r7, [r8]
 801950e:	e00f      	b.n	8019530 <_malloc_r+0xa8>
 8019510:	6822      	ldr	r2, [r4, #0]
 8019512:	1b52      	subs	r2, r2, r5
 8019514:	d420      	bmi.n	8019558 <_malloc_r+0xd0>
 8019516:	2a0b      	cmp	r2, #11
 8019518:	d917      	bls.n	801954a <_malloc_r+0xc2>
 801951a:	1961      	adds	r1, r4, r5
 801951c:	42a3      	cmp	r3, r4
 801951e:	6025      	str	r5, [r4, #0]
 8019520:	bf18      	it	ne
 8019522:	6059      	strne	r1, [r3, #4]
 8019524:	6863      	ldr	r3, [r4, #4]
 8019526:	bf08      	it	eq
 8019528:	f8c8 1000 	streq.w	r1, [r8]
 801952c:	5162      	str	r2, [r4, r5]
 801952e:	604b      	str	r3, [r1, #4]
 8019530:	4630      	mov	r0, r6
 8019532:	f000 f82f 	bl	8019594 <__malloc_unlock>
 8019536:	f104 000b 	add.w	r0, r4, #11
 801953a:	1d23      	adds	r3, r4, #4
 801953c:	f020 0007 	bic.w	r0, r0, #7
 8019540:	1ac2      	subs	r2, r0, r3
 8019542:	bf1c      	itt	ne
 8019544:	1a1b      	subne	r3, r3, r0
 8019546:	50a3      	strne	r3, [r4, r2]
 8019548:	e7af      	b.n	80194aa <_malloc_r+0x22>
 801954a:	6862      	ldr	r2, [r4, #4]
 801954c:	42a3      	cmp	r3, r4
 801954e:	bf0c      	ite	eq
 8019550:	f8c8 2000 	streq.w	r2, [r8]
 8019554:	605a      	strne	r2, [r3, #4]
 8019556:	e7eb      	b.n	8019530 <_malloc_r+0xa8>
 8019558:	4623      	mov	r3, r4
 801955a:	6864      	ldr	r4, [r4, #4]
 801955c:	e7ae      	b.n	80194bc <_malloc_r+0x34>
 801955e:	463c      	mov	r4, r7
 8019560:	687f      	ldr	r7, [r7, #4]
 8019562:	e7b6      	b.n	80194d2 <_malloc_r+0x4a>
 8019564:	461a      	mov	r2, r3
 8019566:	685b      	ldr	r3, [r3, #4]
 8019568:	42a3      	cmp	r3, r4
 801956a:	d1fb      	bne.n	8019564 <_malloc_r+0xdc>
 801956c:	2300      	movs	r3, #0
 801956e:	6053      	str	r3, [r2, #4]
 8019570:	e7de      	b.n	8019530 <_malloc_r+0xa8>
 8019572:	230c      	movs	r3, #12
 8019574:	6033      	str	r3, [r6, #0]
 8019576:	4630      	mov	r0, r6
 8019578:	f000 f80c 	bl	8019594 <__malloc_unlock>
 801957c:	e794      	b.n	80194a8 <_malloc_r+0x20>
 801957e:	6005      	str	r5, [r0, #0]
 8019580:	e7d6      	b.n	8019530 <_malloc_r+0xa8>
 8019582:	bf00      	nop
 8019584:	20003ed4 	.word	0x20003ed4

08019588 <__malloc_lock>:
 8019588:	4801      	ldr	r0, [pc, #4]	@ (8019590 <__malloc_lock+0x8>)
 801958a:	f7ff b89e 	b.w	80186ca <__retarget_lock_acquire_recursive>
 801958e:	bf00      	nop
 8019590:	20003ecc 	.word	0x20003ecc

08019594 <__malloc_unlock>:
 8019594:	4801      	ldr	r0, [pc, #4]	@ (801959c <__malloc_unlock+0x8>)
 8019596:	f7ff b899 	b.w	80186cc <__retarget_lock_release_recursive>
 801959a:	bf00      	nop
 801959c:	20003ecc 	.word	0x20003ecc

080195a0 <_Balloc>:
 80195a0:	b570      	push	{r4, r5, r6, lr}
 80195a2:	69c6      	ldr	r6, [r0, #28]
 80195a4:	4604      	mov	r4, r0
 80195a6:	460d      	mov	r5, r1
 80195a8:	b976      	cbnz	r6, 80195c8 <_Balloc+0x28>
 80195aa:	2010      	movs	r0, #16
 80195ac:	f7ff ff42 	bl	8019434 <malloc>
 80195b0:	4602      	mov	r2, r0
 80195b2:	61e0      	str	r0, [r4, #28]
 80195b4:	b920      	cbnz	r0, 80195c0 <_Balloc+0x20>
 80195b6:	4b18      	ldr	r3, [pc, #96]	@ (8019618 <_Balloc+0x78>)
 80195b8:	4818      	ldr	r0, [pc, #96]	@ (801961c <_Balloc+0x7c>)
 80195ba:	216b      	movs	r1, #107	@ 0x6b
 80195bc:	f000 fd7e 	bl	801a0bc <__assert_func>
 80195c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80195c4:	6006      	str	r6, [r0, #0]
 80195c6:	60c6      	str	r6, [r0, #12]
 80195c8:	69e6      	ldr	r6, [r4, #28]
 80195ca:	68f3      	ldr	r3, [r6, #12]
 80195cc:	b183      	cbz	r3, 80195f0 <_Balloc+0x50>
 80195ce:	69e3      	ldr	r3, [r4, #28]
 80195d0:	68db      	ldr	r3, [r3, #12]
 80195d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80195d6:	b9b8      	cbnz	r0, 8019608 <_Balloc+0x68>
 80195d8:	2101      	movs	r1, #1
 80195da:	fa01 f605 	lsl.w	r6, r1, r5
 80195de:	1d72      	adds	r2, r6, #5
 80195e0:	0092      	lsls	r2, r2, #2
 80195e2:	4620      	mov	r0, r4
 80195e4:	f000 fd88 	bl	801a0f8 <_calloc_r>
 80195e8:	b160      	cbz	r0, 8019604 <_Balloc+0x64>
 80195ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80195ee:	e00e      	b.n	801960e <_Balloc+0x6e>
 80195f0:	2221      	movs	r2, #33	@ 0x21
 80195f2:	2104      	movs	r1, #4
 80195f4:	4620      	mov	r0, r4
 80195f6:	f000 fd7f 	bl	801a0f8 <_calloc_r>
 80195fa:	69e3      	ldr	r3, [r4, #28]
 80195fc:	60f0      	str	r0, [r6, #12]
 80195fe:	68db      	ldr	r3, [r3, #12]
 8019600:	2b00      	cmp	r3, #0
 8019602:	d1e4      	bne.n	80195ce <_Balloc+0x2e>
 8019604:	2000      	movs	r0, #0
 8019606:	bd70      	pop	{r4, r5, r6, pc}
 8019608:	6802      	ldr	r2, [r0, #0]
 801960a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801960e:	2300      	movs	r3, #0
 8019610:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019614:	e7f7      	b.n	8019606 <_Balloc+0x66>
 8019616:	bf00      	nop
 8019618:	0801cbc9 	.word	0x0801cbc9
 801961c:	0801cc49 	.word	0x0801cc49

08019620 <_Bfree>:
 8019620:	b570      	push	{r4, r5, r6, lr}
 8019622:	69c6      	ldr	r6, [r0, #28]
 8019624:	4605      	mov	r5, r0
 8019626:	460c      	mov	r4, r1
 8019628:	b976      	cbnz	r6, 8019648 <_Bfree+0x28>
 801962a:	2010      	movs	r0, #16
 801962c:	f7ff ff02 	bl	8019434 <malloc>
 8019630:	4602      	mov	r2, r0
 8019632:	61e8      	str	r0, [r5, #28]
 8019634:	b920      	cbnz	r0, 8019640 <_Bfree+0x20>
 8019636:	4b09      	ldr	r3, [pc, #36]	@ (801965c <_Bfree+0x3c>)
 8019638:	4809      	ldr	r0, [pc, #36]	@ (8019660 <_Bfree+0x40>)
 801963a:	218f      	movs	r1, #143	@ 0x8f
 801963c:	f000 fd3e 	bl	801a0bc <__assert_func>
 8019640:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019644:	6006      	str	r6, [r0, #0]
 8019646:	60c6      	str	r6, [r0, #12]
 8019648:	b13c      	cbz	r4, 801965a <_Bfree+0x3a>
 801964a:	69eb      	ldr	r3, [r5, #28]
 801964c:	6862      	ldr	r2, [r4, #4]
 801964e:	68db      	ldr	r3, [r3, #12]
 8019650:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019654:	6021      	str	r1, [r4, #0]
 8019656:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801965a:	bd70      	pop	{r4, r5, r6, pc}
 801965c:	0801cbc9 	.word	0x0801cbc9
 8019660:	0801cc49 	.word	0x0801cc49

08019664 <__multadd>:
 8019664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019668:	690d      	ldr	r5, [r1, #16]
 801966a:	4607      	mov	r7, r0
 801966c:	460c      	mov	r4, r1
 801966e:	461e      	mov	r6, r3
 8019670:	f101 0c14 	add.w	ip, r1, #20
 8019674:	2000      	movs	r0, #0
 8019676:	f8dc 3000 	ldr.w	r3, [ip]
 801967a:	b299      	uxth	r1, r3
 801967c:	fb02 6101 	mla	r1, r2, r1, r6
 8019680:	0c1e      	lsrs	r6, r3, #16
 8019682:	0c0b      	lsrs	r3, r1, #16
 8019684:	fb02 3306 	mla	r3, r2, r6, r3
 8019688:	b289      	uxth	r1, r1
 801968a:	3001      	adds	r0, #1
 801968c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019690:	4285      	cmp	r5, r0
 8019692:	f84c 1b04 	str.w	r1, [ip], #4
 8019696:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801969a:	dcec      	bgt.n	8019676 <__multadd+0x12>
 801969c:	b30e      	cbz	r6, 80196e2 <__multadd+0x7e>
 801969e:	68a3      	ldr	r3, [r4, #8]
 80196a0:	42ab      	cmp	r3, r5
 80196a2:	dc19      	bgt.n	80196d8 <__multadd+0x74>
 80196a4:	6861      	ldr	r1, [r4, #4]
 80196a6:	4638      	mov	r0, r7
 80196a8:	3101      	adds	r1, #1
 80196aa:	f7ff ff79 	bl	80195a0 <_Balloc>
 80196ae:	4680      	mov	r8, r0
 80196b0:	b928      	cbnz	r0, 80196be <__multadd+0x5a>
 80196b2:	4602      	mov	r2, r0
 80196b4:	4b0c      	ldr	r3, [pc, #48]	@ (80196e8 <__multadd+0x84>)
 80196b6:	480d      	ldr	r0, [pc, #52]	@ (80196ec <__multadd+0x88>)
 80196b8:	21ba      	movs	r1, #186	@ 0xba
 80196ba:	f000 fcff 	bl	801a0bc <__assert_func>
 80196be:	6922      	ldr	r2, [r4, #16]
 80196c0:	3202      	adds	r2, #2
 80196c2:	f104 010c 	add.w	r1, r4, #12
 80196c6:	0092      	lsls	r2, r2, #2
 80196c8:	300c      	adds	r0, #12
 80196ca:	f7ff f800 	bl	80186ce <memcpy>
 80196ce:	4621      	mov	r1, r4
 80196d0:	4638      	mov	r0, r7
 80196d2:	f7ff ffa5 	bl	8019620 <_Bfree>
 80196d6:	4644      	mov	r4, r8
 80196d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80196dc:	3501      	adds	r5, #1
 80196de:	615e      	str	r6, [r3, #20]
 80196e0:	6125      	str	r5, [r4, #16]
 80196e2:	4620      	mov	r0, r4
 80196e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80196e8:	0801cc38 	.word	0x0801cc38
 80196ec:	0801cc49 	.word	0x0801cc49

080196f0 <__hi0bits>:
 80196f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80196f4:	4603      	mov	r3, r0
 80196f6:	bf36      	itet	cc
 80196f8:	0403      	lslcc	r3, r0, #16
 80196fa:	2000      	movcs	r0, #0
 80196fc:	2010      	movcc	r0, #16
 80196fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019702:	bf3c      	itt	cc
 8019704:	021b      	lslcc	r3, r3, #8
 8019706:	3008      	addcc	r0, #8
 8019708:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801970c:	bf3c      	itt	cc
 801970e:	011b      	lslcc	r3, r3, #4
 8019710:	3004      	addcc	r0, #4
 8019712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019716:	bf3c      	itt	cc
 8019718:	009b      	lslcc	r3, r3, #2
 801971a:	3002      	addcc	r0, #2
 801971c:	2b00      	cmp	r3, #0
 801971e:	db05      	blt.n	801972c <__hi0bits+0x3c>
 8019720:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8019724:	f100 0001 	add.w	r0, r0, #1
 8019728:	bf08      	it	eq
 801972a:	2020      	moveq	r0, #32
 801972c:	4770      	bx	lr

0801972e <__lo0bits>:
 801972e:	6803      	ldr	r3, [r0, #0]
 8019730:	4602      	mov	r2, r0
 8019732:	f013 0007 	ands.w	r0, r3, #7
 8019736:	d00b      	beq.n	8019750 <__lo0bits+0x22>
 8019738:	07d9      	lsls	r1, r3, #31
 801973a:	d421      	bmi.n	8019780 <__lo0bits+0x52>
 801973c:	0798      	lsls	r0, r3, #30
 801973e:	bf49      	itett	mi
 8019740:	085b      	lsrmi	r3, r3, #1
 8019742:	089b      	lsrpl	r3, r3, #2
 8019744:	2001      	movmi	r0, #1
 8019746:	6013      	strmi	r3, [r2, #0]
 8019748:	bf5c      	itt	pl
 801974a:	6013      	strpl	r3, [r2, #0]
 801974c:	2002      	movpl	r0, #2
 801974e:	4770      	bx	lr
 8019750:	b299      	uxth	r1, r3
 8019752:	b909      	cbnz	r1, 8019758 <__lo0bits+0x2a>
 8019754:	0c1b      	lsrs	r3, r3, #16
 8019756:	2010      	movs	r0, #16
 8019758:	b2d9      	uxtb	r1, r3
 801975a:	b909      	cbnz	r1, 8019760 <__lo0bits+0x32>
 801975c:	3008      	adds	r0, #8
 801975e:	0a1b      	lsrs	r3, r3, #8
 8019760:	0719      	lsls	r1, r3, #28
 8019762:	bf04      	itt	eq
 8019764:	091b      	lsreq	r3, r3, #4
 8019766:	3004      	addeq	r0, #4
 8019768:	0799      	lsls	r1, r3, #30
 801976a:	bf04      	itt	eq
 801976c:	089b      	lsreq	r3, r3, #2
 801976e:	3002      	addeq	r0, #2
 8019770:	07d9      	lsls	r1, r3, #31
 8019772:	d403      	bmi.n	801977c <__lo0bits+0x4e>
 8019774:	085b      	lsrs	r3, r3, #1
 8019776:	f100 0001 	add.w	r0, r0, #1
 801977a:	d003      	beq.n	8019784 <__lo0bits+0x56>
 801977c:	6013      	str	r3, [r2, #0]
 801977e:	4770      	bx	lr
 8019780:	2000      	movs	r0, #0
 8019782:	4770      	bx	lr
 8019784:	2020      	movs	r0, #32
 8019786:	4770      	bx	lr

08019788 <__i2b>:
 8019788:	b510      	push	{r4, lr}
 801978a:	460c      	mov	r4, r1
 801978c:	2101      	movs	r1, #1
 801978e:	f7ff ff07 	bl	80195a0 <_Balloc>
 8019792:	4602      	mov	r2, r0
 8019794:	b928      	cbnz	r0, 80197a2 <__i2b+0x1a>
 8019796:	4b05      	ldr	r3, [pc, #20]	@ (80197ac <__i2b+0x24>)
 8019798:	4805      	ldr	r0, [pc, #20]	@ (80197b0 <__i2b+0x28>)
 801979a:	f240 1145 	movw	r1, #325	@ 0x145
 801979e:	f000 fc8d 	bl	801a0bc <__assert_func>
 80197a2:	2301      	movs	r3, #1
 80197a4:	6144      	str	r4, [r0, #20]
 80197a6:	6103      	str	r3, [r0, #16]
 80197a8:	bd10      	pop	{r4, pc}
 80197aa:	bf00      	nop
 80197ac:	0801cc38 	.word	0x0801cc38
 80197b0:	0801cc49 	.word	0x0801cc49

080197b4 <__multiply>:
 80197b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80197b8:	4617      	mov	r7, r2
 80197ba:	690a      	ldr	r2, [r1, #16]
 80197bc:	693b      	ldr	r3, [r7, #16]
 80197be:	429a      	cmp	r2, r3
 80197c0:	bfa8      	it	ge
 80197c2:	463b      	movge	r3, r7
 80197c4:	4689      	mov	r9, r1
 80197c6:	bfa4      	itt	ge
 80197c8:	460f      	movge	r7, r1
 80197ca:	4699      	movge	r9, r3
 80197cc:	693d      	ldr	r5, [r7, #16]
 80197ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80197d2:	68bb      	ldr	r3, [r7, #8]
 80197d4:	6879      	ldr	r1, [r7, #4]
 80197d6:	eb05 060a 	add.w	r6, r5, sl
 80197da:	42b3      	cmp	r3, r6
 80197dc:	b085      	sub	sp, #20
 80197de:	bfb8      	it	lt
 80197e0:	3101      	addlt	r1, #1
 80197e2:	f7ff fedd 	bl	80195a0 <_Balloc>
 80197e6:	b930      	cbnz	r0, 80197f6 <__multiply+0x42>
 80197e8:	4602      	mov	r2, r0
 80197ea:	4b41      	ldr	r3, [pc, #260]	@ (80198f0 <__multiply+0x13c>)
 80197ec:	4841      	ldr	r0, [pc, #260]	@ (80198f4 <__multiply+0x140>)
 80197ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80197f2:	f000 fc63 	bl	801a0bc <__assert_func>
 80197f6:	f100 0414 	add.w	r4, r0, #20
 80197fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80197fe:	4623      	mov	r3, r4
 8019800:	2200      	movs	r2, #0
 8019802:	4573      	cmp	r3, lr
 8019804:	d320      	bcc.n	8019848 <__multiply+0x94>
 8019806:	f107 0814 	add.w	r8, r7, #20
 801980a:	f109 0114 	add.w	r1, r9, #20
 801980e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8019812:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8019816:	9302      	str	r3, [sp, #8]
 8019818:	1beb      	subs	r3, r5, r7
 801981a:	3b15      	subs	r3, #21
 801981c:	f023 0303 	bic.w	r3, r3, #3
 8019820:	3304      	adds	r3, #4
 8019822:	3715      	adds	r7, #21
 8019824:	42bd      	cmp	r5, r7
 8019826:	bf38      	it	cc
 8019828:	2304      	movcc	r3, #4
 801982a:	9301      	str	r3, [sp, #4]
 801982c:	9b02      	ldr	r3, [sp, #8]
 801982e:	9103      	str	r1, [sp, #12]
 8019830:	428b      	cmp	r3, r1
 8019832:	d80c      	bhi.n	801984e <__multiply+0x9a>
 8019834:	2e00      	cmp	r6, #0
 8019836:	dd03      	ble.n	8019840 <__multiply+0x8c>
 8019838:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801983c:	2b00      	cmp	r3, #0
 801983e:	d055      	beq.n	80198ec <__multiply+0x138>
 8019840:	6106      	str	r6, [r0, #16]
 8019842:	b005      	add	sp, #20
 8019844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019848:	f843 2b04 	str.w	r2, [r3], #4
 801984c:	e7d9      	b.n	8019802 <__multiply+0x4e>
 801984e:	f8b1 a000 	ldrh.w	sl, [r1]
 8019852:	f1ba 0f00 	cmp.w	sl, #0
 8019856:	d01f      	beq.n	8019898 <__multiply+0xe4>
 8019858:	46c4      	mov	ip, r8
 801985a:	46a1      	mov	r9, r4
 801985c:	2700      	movs	r7, #0
 801985e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8019862:	f8d9 3000 	ldr.w	r3, [r9]
 8019866:	fa1f fb82 	uxth.w	fp, r2
 801986a:	b29b      	uxth	r3, r3
 801986c:	fb0a 330b 	mla	r3, sl, fp, r3
 8019870:	443b      	add	r3, r7
 8019872:	f8d9 7000 	ldr.w	r7, [r9]
 8019876:	0c12      	lsrs	r2, r2, #16
 8019878:	0c3f      	lsrs	r7, r7, #16
 801987a:	fb0a 7202 	mla	r2, sl, r2, r7
 801987e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8019882:	b29b      	uxth	r3, r3
 8019884:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019888:	4565      	cmp	r5, ip
 801988a:	f849 3b04 	str.w	r3, [r9], #4
 801988e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8019892:	d8e4      	bhi.n	801985e <__multiply+0xaa>
 8019894:	9b01      	ldr	r3, [sp, #4]
 8019896:	50e7      	str	r7, [r4, r3]
 8019898:	9b03      	ldr	r3, [sp, #12]
 801989a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801989e:	3104      	adds	r1, #4
 80198a0:	f1b9 0f00 	cmp.w	r9, #0
 80198a4:	d020      	beq.n	80198e8 <__multiply+0x134>
 80198a6:	6823      	ldr	r3, [r4, #0]
 80198a8:	4647      	mov	r7, r8
 80198aa:	46a4      	mov	ip, r4
 80198ac:	f04f 0a00 	mov.w	sl, #0
 80198b0:	f8b7 b000 	ldrh.w	fp, [r7]
 80198b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80198b8:	fb09 220b 	mla	r2, r9, fp, r2
 80198bc:	4452      	add	r2, sl
 80198be:	b29b      	uxth	r3, r3
 80198c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80198c4:	f84c 3b04 	str.w	r3, [ip], #4
 80198c8:	f857 3b04 	ldr.w	r3, [r7], #4
 80198cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80198d0:	f8bc 3000 	ldrh.w	r3, [ip]
 80198d4:	fb09 330a 	mla	r3, r9, sl, r3
 80198d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80198dc:	42bd      	cmp	r5, r7
 80198de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80198e2:	d8e5      	bhi.n	80198b0 <__multiply+0xfc>
 80198e4:	9a01      	ldr	r2, [sp, #4]
 80198e6:	50a3      	str	r3, [r4, r2]
 80198e8:	3404      	adds	r4, #4
 80198ea:	e79f      	b.n	801982c <__multiply+0x78>
 80198ec:	3e01      	subs	r6, #1
 80198ee:	e7a1      	b.n	8019834 <__multiply+0x80>
 80198f0:	0801cc38 	.word	0x0801cc38
 80198f4:	0801cc49 	.word	0x0801cc49

080198f8 <__pow5mult>:
 80198f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80198fc:	4615      	mov	r5, r2
 80198fe:	f012 0203 	ands.w	r2, r2, #3
 8019902:	4607      	mov	r7, r0
 8019904:	460e      	mov	r6, r1
 8019906:	d007      	beq.n	8019918 <__pow5mult+0x20>
 8019908:	4c25      	ldr	r4, [pc, #148]	@ (80199a0 <__pow5mult+0xa8>)
 801990a:	3a01      	subs	r2, #1
 801990c:	2300      	movs	r3, #0
 801990e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8019912:	f7ff fea7 	bl	8019664 <__multadd>
 8019916:	4606      	mov	r6, r0
 8019918:	10ad      	asrs	r5, r5, #2
 801991a:	d03d      	beq.n	8019998 <__pow5mult+0xa0>
 801991c:	69fc      	ldr	r4, [r7, #28]
 801991e:	b97c      	cbnz	r4, 8019940 <__pow5mult+0x48>
 8019920:	2010      	movs	r0, #16
 8019922:	f7ff fd87 	bl	8019434 <malloc>
 8019926:	4602      	mov	r2, r0
 8019928:	61f8      	str	r0, [r7, #28]
 801992a:	b928      	cbnz	r0, 8019938 <__pow5mult+0x40>
 801992c:	4b1d      	ldr	r3, [pc, #116]	@ (80199a4 <__pow5mult+0xac>)
 801992e:	481e      	ldr	r0, [pc, #120]	@ (80199a8 <__pow5mult+0xb0>)
 8019930:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8019934:	f000 fbc2 	bl	801a0bc <__assert_func>
 8019938:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801993c:	6004      	str	r4, [r0, #0]
 801993e:	60c4      	str	r4, [r0, #12]
 8019940:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8019944:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8019948:	b94c      	cbnz	r4, 801995e <__pow5mult+0x66>
 801994a:	f240 2171 	movw	r1, #625	@ 0x271
 801994e:	4638      	mov	r0, r7
 8019950:	f7ff ff1a 	bl	8019788 <__i2b>
 8019954:	2300      	movs	r3, #0
 8019956:	f8c8 0008 	str.w	r0, [r8, #8]
 801995a:	4604      	mov	r4, r0
 801995c:	6003      	str	r3, [r0, #0]
 801995e:	f04f 0900 	mov.w	r9, #0
 8019962:	07eb      	lsls	r3, r5, #31
 8019964:	d50a      	bpl.n	801997c <__pow5mult+0x84>
 8019966:	4631      	mov	r1, r6
 8019968:	4622      	mov	r2, r4
 801996a:	4638      	mov	r0, r7
 801996c:	f7ff ff22 	bl	80197b4 <__multiply>
 8019970:	4631      	mov	r1, r6
 8019972:	4680      	mov	r8, r0
 8019974:	4638      	mov	r0, r7
 8019976:	f7ff fe53 	bl	8019620 <_Bfree>
 801997a:	4646      	mov	r6, r8
 801997c:	106d      	asrs	r5, r5, #1
 801997e:	d00b      	beq.n	8019998 <__pow5mult+0xa0>
 8019980:	6820      	ldr	r0, [r4, #0]
 8019982:	b938      	cbnz	r0, 8019994 <__pow5mult+0x9c>
 8019984:	4622      	mov	r2, r4
 8019986:	4621      	mov	r1, r4
 8019988:	4638      	mov	r0, r7
 801998a:	f7ff ff13 	bl	80197b4 <__multiply>
 801998e:	6020      	str	r0, [r4, #0]
 8019990:	f8c0 9000 	str.w	r9, [r0]
 8019994:	4604      	mov	r4, r0
 8019996:	e7e4      	b.n	8019962 <__pow5mult+0x6a>
 8019998:	4630      	mov	r0, r6
 801999a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801999e:	bf00      	nop
 80199a0:	0801ccfc 	.word	0x0801ccfc
 80199a4:	0801cbc9 	.word	0x0801cbc9
 80199a8:	0801cc49 	.word	0x0801cc49

080199ac <__lshift>:
 80199ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80199b0:	460c      	mov	r4, r1
 80199b2:	6849      	ldr	r1, [r1, #4]
 80199b4:	6923      	ldr	r3, [r4, #16]
 80199b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80199ba:	68a3      	ldr	r3, [r4, #8]
 80199bc:	4607      	mov	r7, r0
 80199be:	4691      	mov	r9, r2
 80199c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80199c4:	f108 0601 	add.w	r6, r8, #1
 80199c8:	42b3      	cmp	r3, r6
 80199ca:	db0b      	blt.n	80199e4 <__lshift+0x38>
 80199cc:	4638      	mov	r0, r7
 80199ce:	f7ff fde7 	bl	80195a0 <_Balloc>
 80199d2:	4605      	mov	r5, r0
 80199d4:	b948      	cbnz	r0, 80199ea <__lshift+0x3e>
 80199d6:	4602      	mov	r2, r0
 80199d8:	4b28      	ldr	r3, [pc, #160]	@ (8019a7c <__lshift+0xd0>)
 80199da:	4829      	ldr	r0, [pc, #164]	@ (8019a80 <__lshift+0xd4>)
 80199dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80199e0:	f000 fb6c 	bl	801a0bc <__assert_func>
 80199e4:	3101      	adds	r1, #1
 80199e6:	005b      	lsls	r3, r3, #1
 80199e8:	e7ee      	b.n	80199c8 <__lshift+0x1c>
 80199ea:	2300      	movs	r3, #0
 80199ec:	f100 0114 	add.w	r1, r0, #20
 80199f0:	f100 0210 	add.w	r2, r0, #16
 80199f4:	4618      	mov	r0, r3
 80199f6:	4553      	cmp	r3, sl
 80199f8:	db33      	blt.n	8019a62 <__lshift+0xb6>
 80199fa:	6920      	ldr	r0, [r4, #16]
 80199fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019a00:	f104 0314 	add.w	r3, r4, #20
 8019a04:	f019 091f 	ands.w	r9, r9, #31
 8019a08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019a0c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019a10:	d02b      	beq.n	8019a6a <__lshift+0xbe>
 8019a12:	f1c9 0e20 	rsb	lr, r9, #32
 8019a16:	468a      	mov	sl, r1
 8019a18:	2200      	movs	r2, #0
 8019a1a:	6818      	ldr	r0, [r3, #0]
 8019a1c:	fa00 f009 	lsl.w	r0, r0, r9
 8019a20:	4310      	orrs	r0, r2
 8019a22:	f84a 0b04 	str.w	r0, [sl], #4
 8019a26:	f853 2b04 	ldr.w	r2, [r3], #4
 8019a2a:	459c      	cmp	ip, r3
 8019a2c:	fa22 f20e 	lsr.w	r2, r2, lr
 8019a30:	d8f3      	bhi.n	8019a1a <__lshift+0x6e>
 8019a32:	ebac 0304 	sub.w	r3, ip, r4
 8019a36:	3b15      	subs	r3, #21
 8019a38:	f023 0303 	bic.w	r3, r3, #3
 8019a3c:	3304      	adds	r3, #4
 8019a3e:	f104 0015 	add.w	r0, r4, #21
 8019a42:	4560      	cmp	r0, ip
 8019a44:	bf88      	it	hi
 8019a46:	2304      	movhi	r3, #4
 8019a48:	50ca      	str	r2, [r1, r3]
 8019a4a:	b10a      	cbz	r2, 8019a50 <__lshift+0xa4>
 8019a4c:	f108 0602 	add.w	r6, r8, #2
 8019a50:	3e01      	subs	r6, #1
 8019a52:	4638      	mov	r0, r7
 8019a54:	612e      	str	r6, [r5, #16]
 8019a56:	4621      	mov	r1, r4
 8019a58:	f7ff fde2 	bl	8019620 <_Bfree>
 8019a5c:	4628      	mov	r0, r5
 8019a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019a62:	f842 0f04 	str.w	r0, [r2, #4]!
 8019a66:	3301      	adds	r3, #1
 8019a68:	e7c5      	b.n	80199f6 <__lshift+0x4a>
 8019a6a:	3904      	subs	r1, #4
 8019a6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8019a70:	f841 2f04 	str.w	r2, [r1, #4]!
 8019a74:	459c      	cmp	ip, r3
 8019a76:	d8f9      	bhi.n	8019a6c <__lshift+0xc0>
 8019a78:	e7ea      	b.n	8019a50 <__lshift+0xa4>
 8019a7a:	bf00      	nop
 8019a7c:	0801cc38 	.word	0x0801cc38
 8019a80:	0801cc49 	.word	0x0801cc49

08019a84 <__mcmp>:
 8019a84:	690a      	ldr	r2, [r1, #16]
 8019a86:	4603      	mov	r3, r0
 8019a88:	6900      	ldr	r0, [r0, #16]
 8019a8a:	1a80      	subs	r0, r0, r2
 8019a8c:	b530      	push	{r4, r5, lr}
 8019a8e:	d10e      	bne.n	8019aae <__mcmp+0x2a>
 8019a90:	3314      	adds	r3, #20
 8019a92:	3114      	adds	r1, #20
 8019a94:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8019a98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8019a9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8019aa0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8019aa4:	4295      	cmp	r5, r2
 8019aa6:	d003      	beq.n	8019ab0 <__mcmp+0x2c>
 8019aa8:	d205      	bcs.n	8019ab6 <__mcmp+0x32>
 8019aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8019aae:	bd30      	pop	{r4, r5, pc}
 8019ab0:	42a3      	cmp	r3, r4
 8019ab2:	d3f3      	bcc.n	8019a9c <__mcmp+0x18>
 8019ab4:	e7fb      	b.n	8019aae <__mcmp+0x2a>
 8019ab6:	2001      	movs	r0, #1
 8019ab8:	e7f9      	b.n	8019aae <__mcmp+0x2a>
	...

08019abc <__mdiff>:
 8019abc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019ac0:	4689      	mov	r9, r1
 8019ac2:	4606      	mov	r6, r0
 8019ac4:	4611      	mov	r1, r2
 8019ac6:	4648      	mov	r0, r9
 8019ac8:	4614      	mov	r4, r2
 8019aca:	f7ff ffdb 	bl	8019a84 <__mcmp>
 8019ace:	1e05      	subs	r5, r0, #0
 8019ad0:	d112      	bne.n	8019af8 <__mdiff+0x3c>
 8019ad2:	4629      	mov	r1, r5
 8019ad4:	4630      	mov	r0, r6
 8019ad6:	f7ff fd63 	bl	80195a0 <_Balloc>
 8019ada:	4602      	mov	r2, r0
 8019adc:	b928      	cbnz	r0, 8019aea <__mdiff+0x2e>
 8019ade:	4b3f      	ldr	r3, [pc, #252]	@ (8019bdc <__mdiff+0x120>)
 8019ae0:	f240 2137 	movw	r1, #567	@ 0x237
 8019ae4:	483e      	ldr	r0, [pc, #248]	@ (8019be0 <__mdiff+0x124>)
 8019ae6:	f000 fae9 	bl	801a0bc <__assert_func>
 8019aea:	2301      	movs	r3, #1
 8019aec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019af0:	4610      	mov	r0, r2
 8019af2:	b003      	add	sp, #12
 8019af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019af8:	bfbc      	itt	lt
 8019afa:	464b      	movlt	r3, r9
 8019afc:	46a1      	movlt	r9, r4
 8019afe:	4630      	mov	r0, r6
 8019b00:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8019b04:	bfba      	itte	lt
 8019b06:	461c      	movlt	r4, r3
 8019b08:	2501      	movlt	r5, #1
 8019b0a:	2500      	movge	r5, #0
 8019b0c:	f7ff fd48 	bl	80195a0 <_Balloc>
 8019b10:	4602      	mov	r2, r0
 8019b12:	b918      	cbnz	r0, 8019b1c <__mdiff+0x60>
 8019b14:	4b31      	ldr	r3, [pc, #196]	@ (8019bdc <__mdiff+0x120>)
 8019b16:	f240 2145 	movw	r1, #581	@ 0x245
 8019b1a:	e7e3      	b.n	8019ae4 <__mdiff+0x28>
 8019b1c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8019b20:	6926      	ldr	r6, [r4, #16]
 8019b22:	60c5      	str	r5, [r0, #12]
 8019b24:	f109 0310 	add.w	r3, r9, #16
 8019b28:	f109 0514 	add.w	r5, r9, #20
 8019b2c:	f104 0e14 	add.w	lr, r4, #20
 8019b30:	f100 0b14 	add.w	fp, r0, #20
 8019b34:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8019b38:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8019b3c:	9301      	str	r3, [sp, #4]
 8019b3e:	46d9      	mov	r9, fp
 8019b40:	f04f 0c00 	mov.w	ip, #0
 8019b44:	9b01      	ldr	r3, [sp, #4]
 8019b46:	f85e 0b04 	ldr.w	r0, [lr], #4
 8019b4a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8019b4e:	9301      	str	r3, [sp, #4]
 8019b50:	fa1f f38a 	uxth.w	r3, sl
 8019b54:	4619      	mov	r1, r3
 8019b56:	b283      	uxth	r3, r0
 8019b58:	1acb      	subs	r3, r1, r3
 8019b5a:	0c00      	lsrs	r0, r0, #16
 8019b5c:	4463      	add	r3, ip
 8019b5e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8019b62:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8019b66:	b29b      	uxth	r3, r3
 8019b68:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8019b6c:	4576      	cmp	r6, lr
 8019b6e:	f849 3b04 	str.w	r3, [r9], #4
 8019b72:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8019b76:	d8e5      	bhi.n	8019b44 <__mdiff+0x88>
 8019b78:	1b33      	subs	r3, r6, r4
 8019b7a:	3b15      	subs	r3, #21
 8019b7c:	f023 0303 	bic.w	r3, r3, #3
 8019b80:	3415      	adds	r4, #21
 8019b82:	3304      	adds	r3, #4
 8019b84:	42a6      	cmp	r6, r4
 8019b86:	bf38      	it	cc
 8019b88:	2304      	movcc	r3, #4
 8019b8a:	441d      	add	r5, r3
 8019b8c:	445b      	add	r3, fp
 8019b8e:	461e      	mov	r6, r3
 8019b90:	462c      	mov	r4, r5
 8019b92:	4544      	cmp	r4, r8
 8019b94:	d30e      	bcc.n	8019bb4 <__mdiff+0xf8>
 8019b96:	f108 0103 	add.w	r1, r8, #3
 8019b9a:	1b49      	subs	r1, r1, r5
 8019b9c:	f021 0103 	bic.w	r1, r1, #3
 8019ba0:	3d03      	subs	r5, #3
 8019ba2:	45a8      	cmp	r8, r5
 8019ba4:	bf38      	it	cc
 8019ba6:	2100      	movcc	r1, #0
 8019ba8:	440b      	add	r3, r1
 8019baa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019bae:	b191      	cbz	r1, 8019bd6 <__mdiff+0x11a>
 8019bb0:	6117      	str	r7, [r2, #16]
 8019bb2:	e79d      	b.n	8019af0 <__mdiff+0x34>
 8019bb4:	f854 1b04 	ldr.w	r1, [r4], #4
 8019bb8:	46e6      	mov	lr, ip
 8019bba:	0c08      	lsrs	r0, r1, #16
 8019bbc:	fa1c fc81 	uxtah	ip, ip, r1
 8019bc0:	4471      	add	r1, lr
 8019bc2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8019bc6:	b289      	uxth	r1, r1
 8019bc8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8019bcc:	f846 1b04 	str.w	r1, [r6], #4
 8019bd0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8019bd4:	e7dd      	b.n	8019b92 <__mdiff+0xd6>
 8019bd6:	3f01      	subs	r7, #1
 8019bd8:	e7e7      	b.n	8019baa <__mdiff+0xee>
 8019bda:	bf00      	nop
 8019bdc:	0801cc38 	.word	0x0801cc38
 8019be0:	0801cc49 	.word	0x0801cc49

08019be4 <__d2b>:
 8019be4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019be8:	460f      	mov	r7, r1
 8019bea:	2101      	movs	r1, #1
 8019bec:	ec59 8b10 	vmov	r8, r9, d0
 8019bf0:	4616      	mov	r6, r2
 8019bf2:	f7ff fcd5 	bl	80195a0 <_Balloc>
 8019bf6:	4604      	mov	r4, r0
 8019bf8:	b930      	cbnz	r0, 8019c08 <__d2b+0x24>
 8019bfa:	4602      	mov	r2, r0
 8019bfc:	4b23      	ldr	r3, [pc, #140]	@ (8019c8c <__d2b+0xa8>)
 8019bfe:	4824      	ldr	r0, [pc, #144]	@ (8019c90 <__d2b+0xac>)
 8019c00:	f240 310f 	movw	r1, #783	@ 0x30f
 8019c04:	f000 fa5a 	bl	801a0bc <__assert_func>
 8019c08:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8019c0c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019c10:	b10d      	cbz	r5, 8019c16 <__d2b+0x32>
 8019c12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8019c16:	9301      	str	r3, [sp, #4]
 8019c18:	f1b8 0300 	subs.w	r3, r8, #0
 8019c1c:	d023      	beq.n	8019c66 <__d2b+0x82>
 8019c1e:	4668      	mov	r0, sp
 8019c20:	9300      	str	r3, [sp, #0]
 8019c22:	f7ff fd84 	bl	801972e <__lo0bits>
 8019c26:	e9dd 1200 	ldrd	r1, r2, [sp]
 8019c2a:	b1d0      	cbz	r0, 8019c62 <__d2b+0x7e>
 8019c2c:	f1c0 0320 	rsb	r3, r0, #32
 8019c30:	fa02 f303 	lsl.w	r3, r2, r3
 8019c34:	430b      	orrs	r3, r1
 8019c36:	40c2      	lsrs	r2, r0
 8019c38:	6163      	str	r3, [r4, #20]
 8019c3a:	9201      	str	r2, [sp, #4]
 8019c3c:	9b01      	ldr	r3, [sp, #4]
 8019c3e:	61a3      	str	r3, [r4, #24]
 8019c40:	2b00      	cmp	r3, #0
 8019c42:	bf0c      	ite	eq
 8019c44:	2201      	moveq	r2, #1
 8019c46:	2202      	movne	r2, #2
 8019c48:	6122      	str	r2, [r4, #16]
 8019c4a:	b1a5      	cbz	r5, 8019c76 <__d2b+0x92>
 8019c4c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8019c50:	4405      	add	r5, r0
 8019c52:	603d      	str	r5, [r7, #0]
 8019c54:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8019c58:	6030      	str	r0, [r6, #0]
 8019c5a:	4620      	mov	r0, r4
 8019c5c:	b003      	add	sp, #12
 8019c5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019c62:	6161      	str	r1, [r4, #20]
 8019c64:	e7ea      	b.n	8019c3c <__d2b+0x58>
 8019c66:	a801      	add	r0, sp, #4
 8019c68:	f7ff fd61 	bl	801972e <__lo0bits>
 8019c6c:	9b01      	ldr	r3, [sp, #4]
 8019c6e:	6163      	str	r3, [r4, #20]
 8019c70:	3020      	adds	r0, #32
 8019c72:	2201      	movs	r2, #1
 8019c74:	e7e8      	b.n	8019c48 <__d2b+0x64>
 8019c76:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8019c7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8019c7e:	6038      	str	r0, [r7, #0]
 8019c80:	6918      	ldr	r0, [r3, #16]
 8019c82:	f7ff fd35 	bl	80196f0 <__hi0bits>
 8019c86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8019c8a:	e7e5      	b.n	8019c58 <__d2b+0x74>
 8019c8c:	0801cc38 	.word	0x0801cc38
 8019c90:	0801cc49 	.word	0x0801cc49

08019c94 <__ssputs_r>:
 8019c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019c98:	688e      	ldr	r6, [r1, #8]
 8019c9a:	461f      	mov	r7, r3
 8019c9c:	42be      	cmp	r6, r7
 8019c9e:	680b      	ldr	r3, [r1, #0]
 8019ca0:	4682      	mov	sl, r0
 8019ca2:	460c      	mov	r4, r1
 8019ca4:	4690      	mov	r8, r2
 8019ca6:	d82d      	bhi.n	8019d04 <__ssputs_r+0x70>
 8019ca8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019cac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019cb0:	d026      	beq.n	8019d00 <__ssputs_r+0x6c>
 8019cb2:	6965      	ldr	r5, [r4, #20]
 8019cb4:	6909      	ldr	r1, [r1, #16]
 8019cb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019cba:	eba3 0901 	sub.w	r9, r3, r1
 8019cbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019cc2:	1c7b      	adds	r3, r7, #1
 8019cc4:	444b      	add	r3, r9
 8019cc6:	106d      	asrs	r5, r5, #1
 8019cc8:	429d      	cmp	r5, r3
 8019cca:	bf38      	it	cc
 8019ccc:	461d      	movcc	r5, r3
 8019cce:	0553      	lsls	r3, r2, #21
 8019cd0:	d527      	bpl.n	8019d22 <__ssputs_r+0x8e>
 8019cd2:	4629      	mov	r1, r5
 8019cd4:	f7ff fbd8 	bl	8019488 <_malloc_r>
 8019cd8:	4606      	mov	r6, r0
 8019cda:	b360      	cbz	r0, 8019d36 <__ssputs_r+0xa2>
 8019cdc:	6921      	ldr	r1, [r4, #16]
 8019cde:	464a      	mov	r2, r9
 8019ce0:	f7fe fcf5 	bl	80186ce <memcpy>
 8019ce4:	89a3      	ldrh	r3, [r4, #12]
 8019ce6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019cea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019cee:	81a3      	strh	r3, [r4, #12]
 8019cf0:	6126      	str	r6, [r4, #16]
 8019cf2:	6165      	str	r5, [r4, #20]
 8019cf4:	444e      	add	r6, r9
 8019cf6:	eba5 0509 	sub.w	r5, r5, r9
 8019cfa:	6026      	str	r6, [r4, #0]
 8019cfc:	60a5      	str	r5, [r4, #8]
 8019cfe:	463e      	mov	r6, r7
 8019d00:	42be      	cmp	r6, r7
 8019d02:	d900      	bls.n	8019d06 <__ssputs_r+0x72>
 8019d04:	463e      	mov	r6, r7
 8019d06:	6820      	ldr	r0, [r4, #0]
 8019d08:	4632      	mov	r2, r6
 8019d0a:	4641      	mov	r1, r8
 8019d0c:	f7fe fc45 	bl	801859a <memmove>
 8019d10:	68a3      	ldr	r3, [r4, #8]
 8019d12:	1b9b      	subs	r3, r3, r6
 8019d14:	60a3      	str	r3, [r4, #8]
 8019d16:	6823      	ldr	r3, [r4, #0]
 8019d18:	4433      	add	r3, r6
 8019d1a:	6023      	str	r3, [r4, #0]
 8019d1c:	2000      	movs	r0, #0
 8019d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019d22:	462a      	mov	r2, r5
 8019d24:	f000 fa0e 	bl	801a144 <_realloc_r>
 8019d28:	4606      	mov	r6, r0
 8019d2a:	2800      	cmp	r0, #0
 8019d2c:	d1e0      	bne.n	8019cf0 <__ssputs_r+0x5c>
 8019d2e:	6921      	ldr	r1, [r4, #16]
 8019d30:	4650      	mov	r0, sl
 8019d32:	f7ff fb35 	bl	80193a0 <_free_r>
 8019d36:	230c      	movs	r3, #12
 8019d38:	f8ca 3000 	str.w	r3, [sl]
 8019d3c:	89a3      	ldrh	r3, [r4, #12]
 8019d3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019d42:	81a3      	strh	r3, [r4, #12]
 8019d44:	f04f 30ff 	mov.w	r0, #4294967295
 8019d48:	e7e9      	b.n	8019d1e <__ssputs_r+0x8a>
	...

08019d4c <_svfiprintf_r>:
 8019d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d50:	4698      	mov	r8, r3
 8019d52:	898b      	ldrh	r3, [r1, #12]
 8019d54:	061b      	lsls	r3, r3, #24
 8019d56:	b09d      	sub	sp, #116	@ 0x74
 8019d58:	4607      	mov	r7, r0
 8019d5a:	460d      	mov	r5, r1
 8019d5c:	4614      	mov	r4, r2
 8019d5e:	d510      	bpl.n	8019d82 <_svfiprintf_r+0x36>
 8019d60:	690b      	ldr	r3, [r1, #16]
 8019d62:	b973      	cbnz	r3, 8019d82 <_svfiprintf_r+0x36>
 8019d64:	2140      	movs	r1, #64	@ 0x40
 8019d66:	f7ff fb8f 	bl	8019488 <_malloc_r>
 8019d6a:	6028      	str	r0, [r5, #0]
 8019d6c:	6128      	str	r0, [r5, #16]
 8019d6e:	b930      	cbnz	r0, 8019d7e <_svfiprintf_r+0x32>
 8019d70:	230c      	movs	r3, #12
 8019d72:	603b      	str	r3, [r7, #0]
 8019d74:	f04f 30ff 	mov.w	r0, #4294967295
 8019d78:	b01d      	add	sp, #116	@ 0x74
 8019d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d7e:	2340      	movs	r3, #64	@ 0x40
 8019d80:	616b      	str	r3, [r5, #20]
 8019d82:	2300      	movs	r3, #0
 8019d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8019d86:	2320      	movs	r3, #32
 8019d88:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019d8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8019d90:	2330      	movs	r3, #48	@ 0x30
 8019d92:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019f30 <_svfiprintf_r+0x1e4>
 8019d96:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019d9a:	f04f 0901 	mov.w	r9, #1
 8019d9e:	4623      	mov	r3, r4
 8019da0:	469a      	mov	sl, r3
 8019da2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019da6:	b10a      	cbz	r2, 8019dac <_svfiprintf_r+0x60>
 8019da8:	2a25      	cmp	r2, #37	@ 0x25
 8019daa:	d1f9      	bne.n	8019da0 <_svfiprintf_r+0x54>
 8019dac:	ebba 0b04 	subs.w	fp, sl, r4
 8019db0:	d00b      	beq.n	8019dca <_svfiprintf_r+0x7e>
 8019db2:	465b      	mov	r3, fp
 8019db4:	4622      	mov	r2, r4
 8019db6:	4629      	mov	r1, r5
 8019db8:	4638      	mov	r0, r7
 8019dba:	f7ff ff6b 	bl	8019c94 <__ssputs_r>
 8019dbe:	3001      	adds	r0, #1
 8019dc0:	f000 80a7 	beq.w	8019f12 <_svfiprintf_r+0x1c6>
 8019dc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019dc6:	445a      	add	r2, fp
 8019dc8:	9209      	str	r2, [sp, #36]	@ 0x24
 8019dca:	f89a 3000 	ldrb.w	r3, [sl]
 8019dce:	2b00      	cmp	r3, #0
 8019dd0:	f000 809f 	beq.w	8019f12 <_svfiprintf_r+0x1c6>
 8019dd4:	2300      	movs	r3, #0
 8019dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8019dda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019dde:	f10a 0a01 	add.w	sl, sl, #1
 8019de2:	9304      	str	r3, [sp, #16]
 8019de4:	9307      	str	r3, [sp, #28]
 8019de6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019dea:	931a      	str	r3, [sp, #104]	@ 0x68
 8019dec:	4654      	mov	r4, sl
 8019dee:	2205      	movs	r2, #5
 8019df0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019df4:	484e      	ldr	r0, [pc, #312]	@ (8019f30 <_svfiprintf_r+0x1e4>)
 8019df6:	f7e6 fa13 	bl	8000220 <memchr>
 8019dfa:	9a04      	ldr	r2, [sp, #16]
 8019dfc:	b9d8      	cbnz	r0, 8019e36 <_svfiprintf_r+0xea>
 8019dfe:	06d0      	lsls	r0, r2, #27
 8019e00:	bf44      	itt	mi
 8019e02:	2320      	movmi	r3, #32
 8019e04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019e08:	0711      	lsls	r1, r2, #28
 8019e0a:	bf44      	itt	mi
 8019e0c:	232b      	movmi	r3, #43	@ 0x2b
 8019e0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019e12:	f89a 3000 	ldrb.w	r3, [sl]
 8019e16:	2b2a      	cmp	r3, #42	@ 0x2a
 8019e18:	d015      	beq.n	8019e46 <_svfiprintf_r+0xfa>
 8019e1a:	9a07      	ldr	r2, [sp, #28]
 8019e1c:	4654      	mov	r4, sl
 8019e1e:	2000      	movs	r0, #0
 8019e20:	f04f 0c0a 	mov.w	ip, #10
 8019e24:	4621      	mov	r1, r4
 8019e26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019e2a:	3b30      	subs	r3, #48	@ 0x30
 8019e2c:	2b09      	cmp	r3, #9
 8019e2e:	d94b      	bls.n	8019ec8 <_svfiprintf_r+0x17c>
 8019e30:	b1b0      	cbz	r0, 8019e60 <_svfiprintf_r+0x114>
 8019e32:	9207      	str	r2, [sp, #28]
 8019e34:	e014      	b.n	8019e60 <_svfiprintf_r+0x114>
 8019e36:	eba0 0308 	sub.w	r3, r0, r8
 8019e3a:	fa09 f303 	lsl.w	r3, r9, r3
 8019e3e:	4313      	orrs	r3, r2
 8019e40:	9304      	str	r3, [sp, #16]
 8019e42:	46a2      	mov	sl, r4
 8019e44:	e7d2      	b.n	8019dec <_svfiprintf_r+0xa0>
 8019e46:	9b03      	ldr	r3, [sp, #12]
 8019e48:	1d19      	adds	r1, r3, #4
 8019e4a:	681b      	ldr	r3, [r3, #0]
 8019e4c:	9103      	str	r1, [sp, #12]
 8019e4e:	2b00      	cmp	r3, #0
 8019e50:	bfbb      	ittet	lt
 8019e52:	425b      	neglt	r3, r3
 8019e54:	f042 0202 	orrlt.w	r2, r2, #2
 8019e58:	9307      	strge	r3, [sp, #28]
 8019e5a:	9307      	strlt	r3, [sp, #28]
 8019e5c:	bfb8      	it	lt
 8019e5e:	9204      	strlt	r2, [sp, #16]
 8019e60:	7823      	ldrb	r3, [r4, #0]
 8019e62:	2b2e      	cmp	r3, #46	@ 0x2e
 8019e64:	d10a      	bne.n	8019e7c <_svfiprintf_r+0x130>
 8019e66:	7863      	ldrb	r3, [r4, #1]
 8019e68:	2b2a      	cmp	r3, #42	@ 0x2a
 8019e6a:	d132      	bne.n	8019ed2 <_svfiprintf_r+0x186>
 8019e6c:	9b03      	ldr	r3, [sp, #12]
 8019e6e:	1d1a      	adds	r2, r3, #4
 8019e70:	681b      	ldr	r3, [r3, #0]
 8019e72:	9203      	str	r2, [sp, #12]
 8019e74:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019e78:	3402      	adds	r4, #2
 8019e7a:	9305      	str	r3, [sp, #20]
 8019e7c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019f40 <_svfiprintf_r+0x1f4>
 8019e80:	7821      	ldrb	r1, [r4, #0]
 8019e82:	2203      	movs	r2, #3
 8019e84:	4650      	mov	r0, sl
 8019e86:	f7e6 f9cb 	bl	8000220 <memchr>
 8019e8a:	b138      	cbz	r0, 8019e9c <_svfiprintf_r+0x150>
 8019e8c:	9b04      	ldr	r3, [sp, #16]
 8019e8e:	eba0 000a 	sub.w	r0, r0, sl
 8019e92:	2240      	movs	r2, #64	@ 0x40
 8019e94:	4082      	lsls	r2, r0
 8019e96:	4313      	orrs	r3, r2
 8019e98:	3401      	adds	r4, #1
 8019e9a:	9304      	str	r3, [sp, #16]
 8019e9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019ea0:	4824      	ldr	r0, [pc, #144]	@ (8019f34 <_svfiprintf_r+0x1e8>)
 8019ea2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019ea6:	2206      	movs	r2, #6
 8019ea8:	f7e6 f9ba 	bl	8000220 <memchr>
 8019eac:	2800      	cmp	r0, #0
 8019eae:	d036      	beq.n	8019f1e <_svfiprintf_r+0x1d2>
 8019eb0:	4b21      	ldr	r3, [pc, #132]	@ (8019f38 <_svfiprintf_r+0x1ec>)
 8019eb2:	bb1b      	cbnz	r3, 8019efc <_svfiprintf_r+0x1b0>
 8019eb4:	9b03      	ldr	r3, [sp, #12]
 8019eb6:	3307      	adds	r3, #7
 8019eb8:	f023 0307 	bic.w	r3, r3, #7
 8019ebc:	3308      	adds	r3, #8
 8019ebe:	9303      	str	r3, [sp, #12]
 8019ec0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019ec2:	4433      	add	r3, r6
 8019ec4:	9309      	str	r3, [sp, #36]	@ 0x24
 8019ec6:	e76a      	b.n	8019d9e <_svfiprintf_r+0x52>
 8019ec8:	fb0c 3202 	mla	r2, ip, r2, r3
 8019ecc:	460c      	mov	r4, r1
 8019ece:	2001      	movs	r0, #1
 8019ed0:	e7a8      	b.n	8019e24 <_svfiprintf_r+0xd8>
 8019ed2:	2300      	movs	r3, #0
 8019ed4:	3401      	adds	r4, #1
 8019ed6:	9305      	str	r3, [sp, #20]
 8019ed8:	4619      	mov	r1, r3
 8019eda:	f04f 0c0a 	mov.w	ip, #10
 8019ede:	4620      	mov	r0, r4
 8019ee0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019ee4:	3a30      	subs	r2, #48	@ 0x30
 8019ee6:	2a09      	cmp	r2, #9
 8019ee8:	d903      	bls.n	8019ef2 <_svfiprintf_r+0x1a6>
 8019eea:	2b00      	cmp	r3, #0
 8019eec:	d0c6      	beq.n	8019e7c <_svfiprintf_r+0x130>
 8019eee:	9105      	str	r1, [sp, #20]
 8019ef0:	e7c4      	b.n	8019e7c <_svfiprintf_r+0x130>
 8019ef2:	fb0c 2101 	mla	r1, ip, r1, r2
 8019ef6:	4604      	mov	r4, r0
 8019ef8:	2301      	movs	r3, #1
 8019efa:	e7f0      	b.n	8019ede <_svfiprintf_r+0x192>
 8019efc:	ab03      	add	r3, sp, #12
 8019efe:	9300      	str	r3, [sp, #0]
 8019f00:	462a      	mov	r2, r5
 8019f02:	4b0e      	ldr	r3, [pc, #56]	@ (8019f3c <_svfiprintf_r+0x1f0>)
 8019f04:	a904      	add	r1, sp, #16
 8019f06:	4638      	mov	r0, r7
 8019f08:	f7fd fe34 	bl	8017b74 <_printf_float>
 8019f0c:	1c42      	adds	r2, r0, #1
 8019f0e:	4606      	mov	r6, r0
 8019f10:	d1d6      	bne.n	8019ec0 <_svfiprintf_r+0x174>
 8019f12:	89ab      	ldrh	r3, [r5, #12]
 8019f14:	065b      	lsls	r3, r3, #25
 8019f16:	f53f af2d 	bmi.w	8019d74 <_svfiprintf_r+0x28>
 8019f1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019f1c:	e72c      	b.n	8019d78 <_svfiprintf_r+0x2c>
 8019f1e:	ab03      	add	r3, sp, #12
 8019f20:	9300      	str	r3, [sp, #0]
 8019f22:	462a      	mov	r2, r5
 8019f24:	4b05      	ldr	r3, [pc, #20]	@ (8019f3c <_svfiprintf_r+0x1f0>)
 8019f26:	a904      	add	r1, sp, #16
 8019f28:	4638      	mov	r0, r7
 8019f2a:	f7fe f8bb 	bl	80180a4 <_printf_i>
 8019f2e:	e7ed      	b.n	8019f0c <_svfiprintf_r+0x1c0>
 8019f30:	0801cca2 	.word	0x0801cca2
 8019f34:	0801ccac 	.word	0x0801ccac
 8019f38:	08017b75 	.word	0x08017b75
 8019f3c:	08019c95 	.word	0x08019c95
 8019f40:	0801cca8 	.word	0x0801cca8

08019f44 <__sflush_r>:
 8019f44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019f4c:	0716      	lsls	r6, r2, #28
 8019f4e:	4605      	mov	r5, r0
 8019f50:	460c      	mov	r4, r1
 8019f52:	d454      	bmi.n	8019ffe <__sflush_r+0xba>
 8019f54:	684b      	ldr	r3, [r1, #4]
 8019f56:	2b00      	cmp	r3, #0
 8019f58:	dc02      	bgt.n	8019f60 <__sflush_r+0x1c>
 8019f5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019f5c:	2b00      	cmp	r3, #0
 8019f5e:	dd48      	ble.n	8019ff2 <__sflush_r+0xae>
 8019f60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019f62:	2e00      	cmp	r6, #0
 8019f64:	d045      	beq.n	8019ff2 <__sflush_r+0xae>
 8019f66:	2300      	movs	r3, #0
 8019f68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019f6c:	682f      	ldr	r7, [r5, #0]
 8019f6e:	6a21      	ldr	r1, [r4, #32]
 8019f70:	602b      	str	r3, [r5, #0]
 8019f72:	d030      	beq.n	8019fd6 <__sflush_r+0x92>
 8019f74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019f76:	89a3      	ldrh	r3, [r4, #12]
 8019f78:	0759      	lsls	r1, r3, #29
 8019f7a:	d505      	bpl.n	8019f88 <__sflush_r+0x44>
 8019f7c:	6863      	ldr	r3, [r4, #4]
 8019f7e:	1ad2      	subs	r2, r2, r3
 8019f80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019f82:	b10b      	cbz	r3, 8019f88 <__sflush_r+0x44>
 8019f84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019f86:	1ad2      	subs	r2, r2, r3
 8019f88:	2300      	movs	r3, #0
 8019f8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019f8c:	6a21      	ldr	r1, [r4, #32]
 8019f8e:	4628      	mov	r0, r5
 8019f90:	47b0      	blx	r6
 8019f92:	1c43      	adds	r3, r0, #1
 8019f94:	89a3      	ldrh	r3, [r4, #12]
 8019f96:	d106      	bne.n	8019fa6 <__sflush_r+0x62>
 8019f98:	6829      	ldr	r1, [r5, #0]
 8019f9a:	291d      	cmp	r1, #29
 8019f9c:	d82b      	bhi.n	8019ff6 <__sflush_r+0xb2>
 8019f9e:	4a2a      	ldr	r2, [pc, #168]	@ (801a048 <__sflush_r+0x104>)
 8019fa0:	40ca      	lsrs	r2, r1
 8019fa2:	07d6      	lsls	r6, r2, #31
 8019fa4:	d527      	bpl.n	8019ff6 <__sflush_r+0xb2>
 8019fa6:	2200      	movs	r2, #0
 8019fa8:	6062      	str	r2, [r4, #4]
 8019faa:	04d9      	lsls	r1, r3, #19
 8019fac:	6922      	ldr	r2, [r4, #16]
 8019fae:	6022      	str	r2, [r4, #0]
 8019fb0:	d504      	bpl.n	8019fbc <__sflush_r+0x78>
 8019fb2:	1c42      	adds	r2, r0, #1
 8019fb4:	d101      	bne.n	8019fba <__sflush_r+0x76>
 8019fb6:	682b      	ldr	r3, [r5, #0]
 8019fb8:	b903      	cbnz	r3, 8019fbc <__sflush_r+0x78>
 8019fba:	6560      	str	r0, [r4, #84]	@ 0x54
 8019fbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019fbe:	602f      	str	r7, [r5, #0]
 8019fc0:	b1b9      	cbz	r1, 8019ff2 <__sflush_r+0xae>
 8019fc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019fc6:	4299      	cmp	r1, r3
 8019fc8:	d002      	beq.n	8019fd0 <__sflush_r+0x8c>
 8019fca:	4628      	mov	r0, r5
 8019fcc:	f7ff f9e8 	bl	80193a0 <_free_r>
 8019fd0:	2300      	movs	r3, #0
 8019fd2:	6363      	str	r3, [r4, #52]	@ 0x34
 8019fd4:	e00d      	b.n	8019ff2 <__sflush_r+0xae>
 8019fd6:	2301      	movs	r3, #1
 8019fd8:	4628      	mov	r0, r5
 8019fda:	47b0      	blx	r6
 8019fdc:	4602      	mov	r2, r0
 8019fde:	1c50      	adds	r0, r2, #1
 8019fe0:	d1c9      	bne.n	8019f76 <__sflush_r+0x32>
 8019fe2:	682b      	ldr	r3, [r5, #0]
 8019fe4:	2b00      	cmp	r3, #0
 8019fe6:	d0c6      	beq.n	8019f76 <__sflush_r+0x32>
 8019fe8:	2b1d      	cmp	r3, #29
 8019fea:	d001      	beq.n	8019ff0 <__sflush_r+0xac>
 8019fec:	2b16      	cmp	r3, #22
 8019fee:	d11e      	bne.n	801a02e <__sflush_r+0xea>
 8019ff0:	602f      	str	r7, [r5, #0]
 8019ff2:	2000      	movs	r0, #0
 8019ff4:	e022      	b.n	801a03c <__sflush_r+0xf8>
 8019ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019ffa:	b21b      	sxth	r3, r3
 8019ffc:	e01b      	b.n	801a036 <__sflush_r+0xf2>
 8019ffe:	690f      	ldr	r7, [r1, #16]
 801a000:	2f00      	cmp	r7, #0
 801a002:	d0f6      	beq.n	8019ff2 <__sflush_r+0xae>
 801a004:	0793      	lsls	r3, r2, #30
 801a006:	680e      	ldr	r6, [r1, #0]
 801a008:	bf08      	it	eq
 801a00a:	694b      	ldreq	r3, [r1, #20]
 801a00c:	600f      	str	r7, [r1, #0]
 801a00e:	bf18      	it	ne
 801a010:	2300      	movne	r3, #0
 801a012:	eba6 0807 	sub.w	r8, r6, r7
 801a016:	608b      	str	r3, [r1, #8]
 801a018:	f1b8 0f00 	cmp.w	r8, #0
 801a01c:	dde9      	ble.n	8019ff2 <__sflush_r+0xae>
 801a01e:	6a21      	ldr	r1, [r4, #32]
 801a020:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a022:	4643      	mov	r3, r8
 801a024:	463a      	mov	r2, r7
 801a026:	4628      	mov	r0, r5
 801a028:	47b0      	blx	r6
 801a02a:	2800      	cmp	r0, #0
 801a02c:	dc08      	bgt.n	801a040 <__sflush_r+0xfc>
 801a02e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a032:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a036:	81a3      	strh	r3, [r4, #12]
 801a038:	f04f 30ff 	mov.w	r0, #4294967295
 801a03c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a040:	4407      	add	r7, r0
 801a042:	eba8 0800 	sub.w	r8, r8, r0
 801a046:	e7e7      	b.n	801a018 <__sflush_r+0xd4>
 801a048:	20400001 	.word	0x20400001

0801a04c <_fflush_r>:
 801a04c:	b538      	push	{r3, r4, r5, lr}
 801a04e:	690b      	ldr	r3, [r1, #16]
 801a050:	4605      	mov	r5, r0
 801a052:	460c      	mov	r4, r1
 801a054:	b913      	cbnz	r3, 801a05c <_fflush_r+0x10>
 801a056:	2500      	movs	r5, #0
 801a058:	4628      	mov	r0, r5
 801a05a:	bd38      	pop	{r3, r4, r5, pc}
 801a05c:	b118      	cbz	r0, 801a066 <_fflush_r+0x1a>
 801a05e:	6a03      	ldr	r3, [r0, #32]
 801a060:	b90b      	cbnz	r3, 801a066 <_fflush_r+0x1a>
 801a062:	f7fe f9c9 	bl	80183f8 <__sinit>
 801a066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a06a:	2b00      	cmp	r3, #0
 801a06c:	d0f3      	beq.n	801a056 <_fflush_r+0xa>
 801a06e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a070:	07d0      	lsls	r0, r2, #31
 801a072:	d404      	bmi.n	801a07e <_fflush_r+0x32>
 801a074:	0599      	lsls	r1, r3, #22
 801a076:	d402      	bmi.n	801a07e <_fflush_r+0x32>
 801a078:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a07a:	f7fe fb26 	bl	80186ca <__retarget_lock_acquire_recursive>
 801a07e:	4628      	mov	r0, r5
 801a080:	4621      	mov	r1, r4
 801a082:	f7ff ff5f 	bl	8019f44 <__sflush_r>
 801a086:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a088:	07da      	lsls	r2, r3, #31
 801a08a:	4605      	mov	r5, r0
 801a08c:	d4e4      	bmi.n	801a058 <_fflush_r+0xc>
 801a08e:	89a3      	ldrh	r3, [r4, #12]
 801a090:	059b      	lsls	r3, r3, #22
 801a092:	d4e1      	bmi.n	801a058 <_fflush_r+0xc>
 801a094:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a096:	f7fe fb19 	bl	80186cc <__retarget_lock_release_recursive>
 801a09a:	e7dd      	b.n	801a058 <_fflush_r+0xc>

0801a09c <_sbrk_r>:
 801a09c:	b538      	push	{r3, r4, r5, lr}
 801a09e:	4d06      	ldr	r5, [pc, #24]	@ (801a0b8 <_sbrk_r+0x1c>)
 801a0a0:	2300      	movs	r3, #0
 801a0a2:	4604      	mov	r4, r0
 801a0a4:	4608      	mov	r0, r1
 801a0a6:	602b      	str	r3, [r5, #0]
 801a0a8:	f7ea fe7a 	bl	8004da0 <_sbrk>
 801a0ac:	1c43      	adds	r3, r0, #1
 801a0ae:	d102      	bne.n	801a0b6 <_sbrk_r+0x1a>
 801a0b0:	682b      	ldr	r3, [r5, #0]
 801a0b2:	b103      	cbz	r3, 801a0b6 <_sbrk_r+0x1a>
 801a0b4:	6023      	str	r3, [r4, #0]
 801a0b6:	bd38      	pop	{r3, r4, r5, pc}
 801a0b8:	20003ec8 	.word	0x20003ec8

0801a0bc <__assert_func>:
 801a0bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a0be:	4614      	mov	r4, r2
 801a0c0:	461a      	mov	r2, r3
 801a0c2:	4b09      	ldr	r3, [pc, #36]	@ (801a0e8 <__assert_func+0x2c>)
 801a0c4:	681b      	ldr	r3, [r3, #0]
 801a0c6:	4605      	mov	r5, r0
 801a0c8:	68d8      	ldr	r0, [r3, #12]
 801a0ca:	b14c      	cbz	r4, 801a0e0 <__assert_func+0x24>
 801a0cc:	4b07      	ldr	r3, [pc, #28]	@ (801a0ec <__assert_func+0x30>)
 801a0ce:	9100      	str	r1, [sp, #0]
 801a0d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a0d4:	4906      	ldr	r1, [pc, #24]	@ (801a0f0 <__assert_func+0x34>)
 801a0d6:	462b      	mov	r3, r5
 801a0d8:	f000 f870 	bl	801a1bc <fiprintf>
 801a0dc:	f000 f880 	bl	801a1e0 <abort>
 801a0e0:	4b04      	ldr	r3, [pc, #16]	@ (801a0f4 <__assert_func+0x38>)
 801a0e2:	461c      	mov	r4, r3
 801a0e4:	e7f3      	b.n	801a0ce <__assert_func+0x12>
 801a0e6:	bf00      	nop
 801a0e8:	200001ac 	.word	0x200001ac
 801a0ec:	0801ccbd 	.word	0x0801ccbd
 801a0f0:	0801ccca 	.word	0x0801ccca
 801a0f4:	0801ccf8 	.word	0x0801ccf8

0801a0f8 <_calloc_r>:
 801a0f8:	b570      	push	{r4, r5, r6, lr}
 801a0fa:	fba1 5402 	umull	r5, r4, r1, r2
 801a0fe:	b934      	cbnz	r4, 801a10e <_calloc_r+0x16>
 801a100:	4629      	mov	r1, r5
 801a102:	f7ff f9c1 	bl	8019488 <_malloc_r>
 801a106:	4606      	mov	r6, r0
 801a108:	b928      	cbnz	r0, 801a116 <_calloc_r+0x1e>
 801a10a:	4630      	mov	r0, r6
 801a10c:	bd70      	pop	{r4, r5, r6, pc}
 801a10e:	220c      	movs	r2, #12
 801a110:	6002      	str	r2, [r0, #0]
 801a112:	2600      	movs	r6, #0
 801a114:	e7f9      	b.n	801a10a <_calloc_r+0x12>
 801a116:	462a      	mov	r2, r5
 801a118:	4621      	mov	r1, r4
 801a11a:	f7fe fa58 	bl	80185ce <memset>
 801a11e:	e7f4      	b.n	801a10a <_calloc_r+0x12>

0801a120 <__ascii_mbtowc>:
 801a120:	b082      	sub	sp, #8
 801a122:	b901      	cbnz	r1, 801a126 <__ascii_mbtowc+0x6>
 801a124:	a901      	add	r1, sp, #4
 801a126:	b142      	cbz	r2, 801a13a <__ascii_mbtowc+0x1a>
 801a128:	b14b      	cbz	r3, 801a13e <__ascii_mbtowc+0x1e>
 801a12a:	7813      	ldrb	r3, [r2, #0]
 801a12c:	600b      	str	r3, [r1, #0]
 801a12e:	7812      	ldrb	r2, [r2, #0]
 801a130:	1e10      	subs	r0, r2, #0
 801a132:	bf18      	it	ne
 801a134:	2001      	movne	r0, #1
 801a136:	b002      	add	sp, #8
 801a138:	4770      	bx	lr
 801a13a:	4610      	mov	r0, r2
 801a13c:	e7fb      	b.n	801a136 <__ascii_mbtowc+0x16>
 801a13e:	f06f 0001 	mvn.w	r0, #1
 801a142:	e7f8      	b.n	801a136 <__ascii_mbtowc+0x16>

0801a144 <_realloc_r>:
 801a144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a148:	4607      	mov	r7, r0
 801a14a:	4614      	mov	r4, r2
 801a14c:	460d      	mov	r5, r1
 801a14e:	b921      	cbnz	r1, 801a15a <_realloc_r+0x16>
 801a150:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a154:	4611      	mov	r1, r2
 801a156:	f7ff b997 	b.w	8019488 <_malloc_r>
 801a15a:	b92a      	cbnz	r2, 801a168 <_realloc_r+0x24>
 801a15c:	f7ff f920 	bl	80193a0 <_free_r>
 801a160:	4625      	mov	r5, r4
 801a162:	4628      	mov	r0, r5
 801a164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a168:	f000 f841 	bl	801a1ee <_malloc_usable_size_r>
 801a16c:	4284      	cmp	r4, r0
 801a16e:	4606      	mov	r6, r0
 801a170:	d802      	bhi.n	801a178 <_realloc_r+0x34>
 801a172:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a176:	d8f4      	bhi.n	801a162 <_realloc_r+0x1e>
 801a178:	4621      	mov	r1, r4
 801a17a:	4638      	mov	r0, r7
 801a17c:	f7ff f984 	bl	8019488 <_malloc_r>
 801a180:	4680      	mov	r8, r0
 801a182:	b908      	cbnz	r0, 801a188 <_realloc_r+0x44>
 801a184:	4645      	mov	r5, r8
 801a186:	e7ec      	b.n	801a162 <_realloc_r+0x1e>
 801a188:	42b4      	cmp	r4, r6
 801a18a:	4622      	mov	r2, r4
 801a18c:	4629      	mov	r1, r5
 801a18e:	bf28      	it	cs
 801a190:	4632      	movcs	r2, r6
 801a192:	f7fe fa9c 	bl	80186ce <memcpy>
 801a196:	4629      	mov	r1, r5
 801a198:	4638      	mov	r0, r7
 801a19a:	f7ff f901 	bl	80193a0 <_free_r>
 801a19e:	e7f1      	b.n	801a184 <_realloc_r+0x40>

0801a1a0 <__ascii_wctomb>:
 801a1a0:	4603      	mov	r3, r0
 801a1a2:	4608      	mov	r0, r1
 801a1a4:	b141      	cbz	r1, 801a1b8 <__ascii_wctomb+0x18>
 801a1a6:	2aff      	cmp	r2, #255	@ 0xff
 801a1a8:	d904      	bls.n	801a1b4 <__ascii_wctomb+0x14>
 801a1aa:	228a      	movs	r2, #138	@ 0x8a
 801a1ac:	601a      	str	r2, [r3, #0]
 801a1ae:	f04f 30ff 	mov.w	r0, #4294967295
 801a1b2:	4770      	bx	lr
 801a1b4:	700a      	strb	r2, [r1, #0]
 801a1b6:	2001      	movs	r0, #1
 801a1b8:	4770      	bx	lr
	...

0801a1bc <fiprintf>:
 801a1bc:	b40e      	push	{r1, r2, r3}
 801a1be:	b503      	push	{r0, r1, lr}
 801a1c0:	4601      	mov	r1, r0
 801a1c2:	ab03      	add	r3, sp, #12
 801a1c4:	4805      	ldr	r0, [pc, #20]	@ (801a1dc <fiprintf+0x20>)
 801a1c6:	f853 2b04 	ldr.w	r2, [r3], #4
 801a1ca:	6800      	ldr	r0, [r0, #0]
 801a1cc:	9301      	str	r3, [sp, #4]
 801a1ce:	f000 f83f 	bl	801a250 <_vfiprintf_r>
 801a1d2:	b002      	add	sp, #8
 801a1d4:	f85d eb04 	ldr.w	lr, [sp], #4
 801a1d8:	b003      	add	sp, #12
 801a1da:	4770      	bx	lr
 801a1dc:	200001ac 	.word	0x200001ac

0801a1e0 <abort>:
 801a1e0:	b508      	push	{r3, lr}
 801a1e2:	2006      	movs	r0, #6
 801a1e4:	f000 fa08 	bl	801a5f8 <raise>
 801a1e8:	2001      	movs	r0, #1
 801a1ea:	f7ea fd61 	bl	8004cb0 <_exit>

0801a1ee <_malloc_usable_size_r>:
 801a1ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a1f2:	1f18      	subs	r0, r3, #4
 801a1f4:	2b00      	cmp	r3, #0
 801a1f6:	bfbc      	itt	lt
 801a1f8:	580b      	ldrlt	r3, [r1, r0]
 801a1fa:	18c0      	addlt	r0, r0, r3
 801a1fc:	4770      	bx	lr

0801a1fe <__sfputc_r>:
 801a1fe:	6893      	ldr	r3, [r2, #8]
 801a200:	3b01      	subs	r3, #1
 801a202:	2b00      	cmp	r3, #0
 801a204:	b410      	push	{r4}
 801a206:	6093      	str	r3, [r2, #8]
 801a208:	da08      	bge.n	801a21c <__sfputc_r+0x1e>
 801a20a:	6994      	ldr	r4, [r2, #24]
 801a20c:	42a3      	cmp	r3, r4
 801a20e:	db01      	blt.n	801a214 <__sfputc_r+0x16>
 801a210:	290a      	cmp	r1, #10
 801a212:	d103      	bne.n	801a21c <__sfputc_r+0x1e>
 801a214:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a218:	f000 b932 	b.w	801a480 <__swbuf_r>
 801a21c:	6813      	ldr	r3, [r2, #0]
 801a21e:	1c58      	adds	r0, r3, #1
 801a220:	6010      	str	r0, [r2, #0]
 801a222:	7019      	strb	r1, [r3, #0]
 801a224:	4608      	mov	r0, r1
 801a226:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a22a:	4770      	bx	lr

0801a22c <__sfputs_r>:
 801a22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a22e:	4606      	mov	r6, r0
 801a230:	460f      	mov	r7, r1
 801a232:	4614      	mov	r4, r2
 801a234:	18d5      	adds	r5, r2, r3
 801a236:	42ac      	cmp	r4, r5
 801a238:	d101      	bne.n	801a23e <__sfputs_r+0x12>
 801a23a:	2000      	movs	r0, #0
 801a23c:	e007      	b.n	801a24e <__sfputs_r+0x22>
 801a23e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a242:	463a      	mov	r2, r7
 801a244:	4630      	mov	r0, r6
 801a246:	f7ff ffda 	bl	801a1fe <__sfputc_r>
 801a24a:	1c43      	adds	r3, r0, #1
 801a24c:	d1f3      	bne.n	801a236 <__sfputs_r+0xa>
 801a24e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a250 <_vfiprintf_r>:
 801a250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a254:	460d      	mov	r5, r1
 801a256:	b09d      	sub	sp, #116	@ 0x74
 801a258:	4614      	mov	r4, r2
 801a25a:	4698      	mov	r8, r3
 801a25c:	4606      	mov	r6, r0
 801a25e:	b118      	cbz	r0, 801a268 <_vfiprintf_r+0x18>
 801a260:	6a03      	ldr	r3, [r0, #32]
 801a262:	b90b      	cbnz	r3, 801a268 <_vfiprintf_r+0x18>
 801a264:	f7fe f8c8 	bl	80183f8 <__sinit>
 801a268:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a26a:	07d9      	lsls	r1, r3, #31
 801a26c:	d405      	bmi.n	801a27a <_vfiprintf_r+0x2a>
 801a26e:	89ab      	ldrh	r3, [r5, #12]
 801a270:	059a      	lsls	r2, r3, #22
 801a272:	d402      	bmi.n	801a27a <_vfiprintf_r+0x2a>
 801a274:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a276:	f7fe fa28 	bl	80186ca <__retarget_lock_acquire_recursive>
 801a27a:	89ab      	ldrh	r3, [r5, #12]
 801a27c:	071b      	lsls	r3, r3, #28
 801a27e:	d501      	bpl.n	801a284 <_vfiprintf_r+0x34>
 801a280:	692b      	ldr	r3, [r5, #16]
 801a282:	b99b      	cbnz	r3, 801a2ac <_vfiprintf_r+0x5c>
 801a284:	4629      	mov	r1, r5
 801a286:	4630      	mov	r0, r6
 801a288:	f000 f938 	bl	801a4fc <__swsetup_r>
 801a28c:	b170      	cbz	r0, 801a2ac <_vfiprintf_r+0x5c>
 801a28e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a290:	07dc      	lsls	r4, r3, #31
 801a292:	d504      	bpl.n	801a29e <_vfiprintf_r+0x4e>
 801a294:	f04f 30ff 	mov.w	r0, #4294967295
 801a298:	b01d      	add	sp, #116	@ 0x74
 801a29a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a29e:	89ab      	ldrh	r3, [r5, #12]
 801a2a0:	0598      	lsls	r0, r3, #22
 801a2a2:	d4f7      	bmi.n	801a294 <_vfiprintf_r+0x44>
 801a2a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a2a6:	f7fe fa11 	bl	80186cc <__retarget_lock_release_recursive>
 801a2aa:	e7f3      	b.n	801a294 <_vfiprintf_r+0x44>
 801a2ac:	2300      	movs	r3, #0
 801a2ae:	9309      	str	r3, [sp, #36]	@ 0x24
 801a2b0:	2320      	movs	r3, #32
 801a2b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a2b6:	f8cd 800c 	str.w	r8, [sp, #12]
 801a2ba:	2330      	movs	r3, #48	@ 0x30
 801a2bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a46c <_vfiprintf_r+0x21c>
 801a2c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a2c4:	f04f 0901 	mov.w	r9, #1
 801a2c8:	4623      	mov	r3, r4
 801a2ca:	469a      	mov	sl, r3
 801a2cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a2d0:	b10a      	cbz	r2, 801a2d6 <_vfiprintf_r+0x86>
 801a2d2:	2a25      	cmp	r2, #37	@ 0x25
 801a2d4:	d1f9      	bne.n	801a2ca <_vfiprintf_r+0x7a>
 801a2d6:	ebba 0b04 	subs.w	fp, sl, r4
 801a2da:	d00b      	beq.n	801a2f4 <_vfiprintf_r+0xa4>
 801a2dc:	465b      	mov	r3, fp
 801a2de:	4622      	mov	r2, r4
 801a2e0:	4629      	mov	r1, r5
 801a2e2:	4630      	mov	r0, r6
 801a2e4:	f7ff ffa2 	bl	801a22c <__sfputs_r>
 801a2e8:	3001      	adds	r0, #1
 801a2ea:	f000 80a7 	beq.w	801a43c <_vfiprintf_r+0x1ec>
 801a2ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a2f0:	445a      	add	r2, fp
 801a2f2:	9209      	str	r2, [sp, #36]	@ 0x24
 801a2f4:	f89a 3000 	ldrb.w	r3, [sl]
 801a2f8:	2b00      	cmp	r3, #0
 801a2fa:	f000 809f 	beq.w	801a43c <_vfiprintf_r+0x1ec>
 801a2fe:	2300      	movs	r3, #0
 801a300:	f04f 32ff 	mov.w	r2, #4294967295
 801a304:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a308:	f10a 0a01 	add.w	sl, sl, #1
 801a30c:	9304      	str	r3, [sp, #16]
 801a30e:	9307      	str	r3, [sp, #28]
 801a310:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a314:	931a      	str	r3, [sp, #104]	@ 0x68
 801a316:	4654      	mov	r4, sl
 801a318:	2205      	movs	r2, #5
 801a31a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a31e:	4853      	ldr	r0, [pc, #332]	@ (801a46c <_vfiprintf_r+0x21c>)
 801a320:	f7e5 ff7e 	bl	8000220 <memchr>
 801a324:	9a04      	ldr	r2, [sp, #16]
 801a326:	b9d8      	cbnz	r0, 801a360 <_vfiprintf_r+0x110>
 801a328:	06d1      	lsls	r1, r2, #27
 801a32a:	bf44      	itt	mi
 801a32c:	2320      	movmi	r3, #32
 801a32e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a332:	0713      	lsls	r3, r2, #28
 801a334:	bf44      	itt	mi
 801a336:	232b      	movmi	r3, #43	@ 0x2b
 801a338:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a33c:	f89a 3000 	ldrb.w	r3, [sl]
 801a340:	2b2a      	cmp	r3, #42	@ 0x2a
 801a342:	d015      	beq.n	801a370 <_vfiprintf_r+0x120>
 801a344:	9a07      	ldr	r2, [sp, #28]
 801a346:	4654      	mov	r4, sl
 801a348:	2000      	movs	r0, #0
 801a34a:	f04f 0c0a 	mov.w	ip, #10
 801a34e:	4621      	mov	r1, r4
 801a350:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a354:	3b30      	subs	r3, #48	@ 0x30
 801a356:	2b09      	cmp	r3, #9
 801a358:	d94b      	bls.n	801a3f2 <_vfiprintf_r+0x1a2>
 801a35a:	b1b0      	cbz	r0, 801a38a <_vfiprintf_r+0x13a>
 801a35c:	9207      	str	r2, [sp, #28]
 801a35e:	e014      	b.n	801a38a <_vfiprintf_r+0x13a>
 801a360:	eba0 0308 	sub.w	r3, r0, r8
 801a364:	fa09 f303 	lsl.w	r3, r9, r3
 801a368:	4313      	orrs	r3, r2
 801a36a:	9304      	str	r3, [sp, #16]
 801a36c:	46a2      	mov	sl, r4
 801a36e:	e7d2      	b.n	801a316 <_vfiprintf_r+0xc6>
 801a370:	9b03      	ldr	r3, [sp, #12]
 801a372:	1d19      	adds	r1, r3, #4
 801a374:	681b      	ldr	r3, [r3, #0]
 801a376:	9103      	str	r1, [sp, #12]
 801a378:	2b00      	cmp	r3, #0
 801a37a:	bfbb      	ittet	lt
 801a37c:	425b      	neglt	r3, r3
 801a37e:	f042 0202 	orrlt.w	r2, r2, #2
 801a382:	9307      	strge	r3, [sp, #28]
 801a384:	9307      	strlt	r3, [sp, #28]
 801a386:	bfb8      	it	lt
 801a388:	9204      	strlt	r2, [sp, #16]
 801a38a:	7823      	ldrb	r3, [r4, #0]
 801a38c:	2b2e      	cmp	r3, #46	@ 0x2e
 801a38e:	d10a      	bne.n	801a3a6 <_vfiprintf_r+0x156>
 801a390:	7863      	ldrb	r3, [r4, #1]
 801a392:	2b2a      	cmp	r3, #42	@ 0x2a
 801a394:	d132      	bne.n	801a3fc <_vfiprintf_r+0x1ac>
 801a396:	9b03      	ldr	r3, [sp, #12]
 801a398:	1d1a      	adds	r2, r3, #4
 801a39a:	681b      	ldr	r3, [r3, #0]
 801a39c:	9203      	str	r2, [sp, #12]
 801a39e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a3a2:	3402      	adds	r4, #2
 801a3a4:	9305      	str	r3, [sp, #20]
 801a3a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a47c <_vfiprintf_r+0x22c>
 801a3aa:	7821      	ldrb	r1, [r4, #0]
 801a3ac:	2203      	movs	r2, #3
 801a3ae:	4650      	mov	r0, sl
 801a3b0:	f7e5 ff36 	bl	8000220 <memchr>
 801a3b4:	b138      	cbz	r0, 801a3c6 <_vfiprintf_r+0x176>
 801a3b6:	9b04      	ldr	r3, [sp, #16]
 801a3b8:	eba0 000a 	sub.w	r0, r0, sl
 801a3bc:	2240      	movs	r2, #64	@ 0x40
 801a3be:	4082      	lsls	r2, r0
 801a3c0:	4313      	orrs	r3, r2
 801a3c2:	3401      	adds	r4, #1
 801a3c4:	9304      	str	r3, [sp, #16]
 801a3c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a3ca:	4829      	ldr	r0, [pc, #164]	@ (801a470 <_vfiprintf_r+0x220>)
 801a3cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a3d0:	2206      	movs	r2, #6
 801a3d2:	f7e5 ff25 	bl	8000220 <memchr>
 801a3d6:	2800      	cmp	r0, #0
 801a3d8:	d03f      	beq.n	801a45a <_vfiprintf_r+0x20a>
 801a3da:	4b26      	ldr	r3, [pc, #152]	@ (801a474 <_vfiprintf_r+0x224>)
 801a3dc:	bb1b      	cbnz	r3, 801a426 <_vfiprintf_r+0x1d6>
 801a3de:	9b03      	ldr	r3, [sp, #12]
 801a3e0:	3307      	adds	r3, #7
 801a3e2:	f023 0307 	bic.w	r3, r3, #7
 801a3e6:	3308      	adds	r3, #8
 801a3e8:	9303      	str	r3, [sp, #12]
 801a3ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a3ec:	443b      	add	r3, r7
 801a3ee:	9309      	str	r3, [sp, #36]	@ 0x24
 801a3f0:	e76a      	b.n	801a2c8 <_vfiprintf_r+0x78>
 801a3f2:	fb0c 3202 	mla	r2, ip, r2, r3
 801a3f6:	460c      	mov	r4, r1
 801a3f8:	2001      	movs	r0, #1
 801a3fa:	e7a8      	b.n	801a34e <_vfiprintf_r+0xfe>
 801a3fc:	2300      	movs	r3, #0
 801a3fe:	3401      	adds	r4, #1
 801a400:	9305      	str	r3, [sp, #20]
 801a402:	4619      	mov	r1, r3
 801a404:	f04f 0c0a 	mov.w	ip, #10
 801a408:	4620      	mov	r0, r4
 801a40a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a40e:	3a30      	subs	r2, #48	@ 0x30
 801a410:	2a09      	cmp	r2, #9
 801a412:	d903      	bls.n	801a41c <_vfiprintf_r+0x1cc>
 801a414:	2b00      	cmp	r3, #0
 801a416:	d0c6      	beq.n	801a3a6 <_vfiprintf_r+0x156>
 801a418:	9105      	str	r1, [sp, #20]
 801a41a:	e7c4      	b.n	801a3a6 <_vfiprintf_r+0x156>
 801a41c:	fb0c 2101 	mla	r1, ip, r1, r2
 801a420:	4604      	mov	r4, r0
 801a422:	2301      	movs	r3, #1
 801a424:	e7f0      	b.n	801a408 <_vfiprintf_r+0x1b8>
 801a426:	ab03      	add	r3, sp, #12
 801a428:	9300      	str	r3, [sp, #0]
 801a42a:	462a      	mov	r2, r5
 801a42c:	4b12      	ldr	r3, [pc, #72]	@ (801a478 <_vfiprintf_r+0x228>)
 801a42e:	a904      	add	r1, sp, #16
 801a430:	4630      	mov	r0, r6
 801a432:	f7fd fb9f 	bl	8017b74 <_printf_float>
 801a436:	4607      	mov	r7, r0
 801a438:	1c78      	adds	r0, r7, #1
 801a43a:	d1d6      	bne.n	801a3ea <_vfiprintf_r+0x19a>
 801a43c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a43e:	07d9      	lsls	r1, r3, #31
 801a440:	d405      	bmi.n	801a44e <_vfiprintf_r+0x1fe>
 801a442:	89ab      	ldrh	r3, [r5, #12]
 801a444:	059a      	lsls	r2, r3, #22
 801a446:	d402      	bmi.n	801a44e <_vfiprintf_r+0x1fe>
 801a448:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a44a:	f7fe f93f 	bl	80186cc <__retarget_lock_release_recursive>
 801a44e:	89ab      	ldrh	r3, [r5, #12]
 801a450:	065b      	lsls	r3, r3, #25
 801a452:	f53f af1f 	bmi.w	801a294 <_vfiprintf_r+0x44>
 801a456:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a458:	e71e      	b.n	801a298 <_vfiprintf_r+0x48>
 801a45a:	ab03      	add	r3, sp, #12
 801a45c:	9300      	str	r3, [sp, #0]
 801a45e:	462a      	mov	r2, r5
 801a460:	4b05      	ldr	r3, [pc, #20]	@ (801a478 <_vfiprintf_r+0x228>)
 801a462:	a904      	add	r1, sp, #16
 801a464:	4630      	mov	r0, r6
 801a466:	f7fd fe1d 	bl	80180a4 <_printf_i>
 801a46a:	e7e4      	b.n	801a436 <_vfiprintf_r+0x1e6>
 801a46c:	0801cca2 	.word	0x0801cca2
 801a470:	0801ccac 	.word	0x0801ccac
 801a474:	08017b75 	.word	0x08017b75
 801a478:	0801a22d 	.word	0x0801a22d
 801a47c:	0801cca8 	.word	0x0801cca8

0801a480 <__swbuf_r>:
 801a480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a482:	460e      	mov	r6, r1
 801a484:	4614      	mov	r4, r2
 801a486:	4605      	mov	r5, r0
 801a488:	b118      	cbz	r0, 801a492 <__swbuf_r+0x12>
 801a48a:	6a03      	ldr	r3, [r0, #32]
 801a48c:	b90b      	cbnz	r3, 801a492 <__swbuf_r+0x12>
 801a48e:	f7fd ffb3 	bl	80183f8 <__sinit>
 801a492:	69a3      	ldr	r3, [r4, #24]
 801a494:	60a3      	str	r3, [r4, #8]
 801a496:	89a3      	ldrh	r3, [r4, #12]
 801a498:	071a      	lsls	r2, r3, #28
 801a49a:	d501      	bpl.n	801a4a0 <__swbuf_r+0x20>
 801a49c:	6923      	ldr	r3, [r4, #16]
 801a49e:	b943      	cbnz	r3, 801a4b2 <__swbuf_r+0x32>
 801a4a0:	4621      	mov	r1, r4
 801a4a2:	4628      	mov	r0, r5
 801a4a4:	f000 f82a 	bl	801a4fc <__swsetup_r>
 801a4a8:	b118      	cbz	r0, 801a4b2 <__swbuf_r+0x32>
 801a4aa:	f04f 37ff 	mov.w	r7, #4294967295
 801a4ae:	4638      	mov	r0, r7
 801a4b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a4b2:	6823      	ldr	r3, [r4, #0]
 801a4b4:	6922      	ldr	r2, [r4, #16]
 801a4b6:	1a98      	subs	r0, r3, r2
 801a4b8:	6963      	ldr	r3, [r4, #20]
 801a4ba:	b2f6      	uxtb	r6, r6
 801a4bc:	4283      	cmp	r3, r0
 801a4be:	4637      	mov	r7, r6
 801a4c0:	dc05      	bgt.n	801a4ce <__swbuf_r+0x4e>
 801a4c2:	4621      	mov	r1, r4
 801a4c4:	4628      	mov	r0, r5
 801a4c6:	f7ff fdc1 	bl	801a04c <_fflush_r>
 801a4ca:	2800      	cmp	r0, #0
 801a4cc:	d1ed      	bne.n	801a4aa <__swbuf_r+0x2a>
 801a4ce:	68a3      	ldr	r3, [r4, #8]
 801a4d0:	3b01      	subs	r3, #1
 801a4d2:	60a3      	str	r3, [r4, #8]
 801a4d4:	6823      	ldr	r3, [r4, #0]
 801a4d6:	1c5a      	adds	r2, r3, #1
 801a4d8:	6022      	str	r2, [r4, #0]
 801a4da:	701e      	strb	r6, [r3, #0]
 801a4dc:	6962      	ldr	r2, [r4, #20]
 801a4de:	1c43      	adds	r3, r0, #1
 801a4e0:	429a      	cmp	r2, r3
 801a4e2:	d004      	beq.n	801a4ee <__swbuf_r+0x6e>
 801a4e4:	89a3      	ldrh	r3, [r4, #12]
 801a4e6:	07db      	lsls	r3, r3, #31
 801a4e8:	d5e1      	bpl.n	801a4ae <__swbuf_r+0x2e>
 801a4ea:	2e0a      	cmp	r6, #10
 801a4ec:	d1df      	bne.n	801a4ae <__swbuf_r+0x2e>
 801a4ee:	4621      	mov	r1, r4
 801a4f0:	4628      	mov	r0, r5
 801a4f2:	f7ff fdab 	bl	801a04c <_fflush_r>
 801a4f6:	2800      	cmp	r0, #0
 801a4f8:	d0d9      	beq.n	801a4ae <__swbuf_r+0x2e>
 801a4fa:	e7d6      	b.n	801a4aa <__swbuf_r+0x2a>

0801a4fc <__swsetup_r>:
 801a4fc:	b538      	push	{r3, r4, r5, lr}
 801a4fe:	4b29      	ldr	r3, [pc, #164]	@ (801a5a4 <__swsetup_r+0xa8>)
 801a500:	4605      	mov	r5, r0
 801a502:	6818      	ldr	r0, [r3, #0]
 801a504:	460c      	mov	r4, r1
 801a506:	b118      	cbz	r0, 801a510 <__swsetup_r+0x14>
 801a508:	6a03      	ldr	r3, [r0, #32]
 801a50a:	b90b      	cbnz	r3, 801a510 <__swsetup_r+0x14>
 801a50c:	f7fd ff74 	bl	80183f8 <__sinit>
 801a510:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a514:	0719      	lsls	r1, r3, #28
 801a516:	d422      	bmi.n	801a55e <__swsetup_r+0x62>
 801a518:	06da      	lsls	r2, r3, #27
 801a51a:	d407      	bmi.n	801a52c <__swsetup_r+0x30>
 801a51c:	2209      	movs	r2, #9
 801a51e:	602a      	str	r2, [r5, #0]
 801a520:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a524:	81a3      	strh	r3, [r4, #12]
 801a526:	f04f 30ff 	mov.w	r0, #4294967295
 801a52a:	e033      	b.n	801a594 <__swsetup_r+0x98>
 801a52c:	0758      	lsls	r0, r3, #29
 801a52e:	d512      	bpl.n	801a556 <__swsetup_r+0x5a>
 801a530:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a532:	b141      	cbz	r1, 801a546 <__swsetup_r+0x4a>
 801a534:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a538:	4299      	cmp	r1, r3
 801a53a:	d002      	beq.n	801a542 <__swsetup_r+0x46>
 801a53c:	4628      	mov	r0, r5
 801a53e:	f7fe ff2f 	bl	80193a0 <_free_r>
 801a542:	2300      	movs	r3, #0
 801a544:	6363      	str	r3, [r4, #52]	@ 0x34
 801a546:	89a3      	ldrh	r3, [r4, #12]
 801a548:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801a54c:	81a3      	strh	r3, [r4, #12]
 801a54e:	2300      	movs	r3, #0
 801a550:	6063      	str	r3, [r4, #4]
 801a552:	6923      	ldr	r3, [r4, #16]
 801a554:	6023      	str	r3, [r4, #0]
 801a556:	89a3      	ldrh	r3, [r4, #12]
 801a558:	f043 0308 	orr.w	r3, r3, #8
 801a55c:	81a3      	strh	r3, [r4, #12]
 801a55e:	6923      	ldr	r3, [r4, #16]
 801a560:	b94b      	cbnz	r3, 801a576 <__swsetup_r+0x7a>
 801a562:	89a3      	ldrh	r3, [r4, #12]
 801a564:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801a568:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a56c:	d003      	beq.n	801a576 <__swsetup_r+0x7a>
 801a56e:	4621      	mov	r1, r4
 801a570:	4628      	mov	r0, r5
 801a572:	f000 f883 	bl	801a67c <__smakebuf_r>
 801a576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a57a:	f013 0201 	ands.w	r2, r3, #1
 801a57e:	d00a      	beq.n	801a596 <__swsetup_r+0x9a>
 801a580:	2200      	movs	r2, #0
 801a582:	60a2      	str	r2, [r4, #8]
 801a584:	6962      	ldr	r2, [r4, #20]
 801a586:	4252      	negs	r2, r2
 801a588:	61a2      	str	r2, [r4, #24]
 801a58a:	6922      	ldr	r2, [r4, #16]
 801a58c:	b942      	cbnz	r2, 801a5a0 <__swsetup_r+0xa4>
 801a58e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801a592:	d1c5      	bne.n	801a520 <__swsetup_r+0x24>
 801a594:	bd38      	pop	{r3, r4, r5, pc}
 801a596:	0799      	lsls	r1, r3, #30
 801a598:	bf58      	it	pl
 801a59a:	6962      	ldrpl	r2, [r4, #20]
 801a59c:	60a2      	str	r2, [r4, #8]
 801a59e:	e7f4      	b.n	801a58a <__swsetup_r+0x8e>
 801a5a0:	2000      	movs	r0, #0
 801a5a2:	e7f7      	b.n	801a594 <__swsetup_r+0x98>
 801a5a4:	200001ac 	.word	0x200001ac

0801a5a8 <_raise_r>:
 801a5a8:	291f      	cmp	r1, #31
 801a5aa:	b538      	push	{r3, r4, r5, lr}
 801a5ac:	4605      	mov	r5, r0
 801a5ae:	460c      	mov	r4, r1
 801a5b0:	d904      	bls.n	801a5bc <_raise_r+0x14>
 801a5b2:	2316      	movs	r3, #22
 801a5b4:	6003      	str	r3, [r0, #0]
 801a5b6:	f04f 30ff 	mov.w	r0, #4294967295
 801a5ba:	bd38      	pop	{r3, r4, r5, pc}
 801a5bc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a5be:	b112      	cbz	r2, 801a5c6 <_raise_r+0x1e>
 801a5c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a5c4:	b94b      	cbnz	r3, 801a5da <_raise_r+0x32>
 801a5c6:	4628      	mov	r0, r5
 801a5c8:	f000 f830 	bl	801a62c <_getpid_r>
 801a5cc:	4622      	mov	r2, r4
 801a5ce:	4601      	mov	r1, r0
 801a5d0:	4628      	mov	r0, r5
 801a5d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a5d6:	f000 b817 	b.w	801a608 <_kill_r>
 801a5da:	2b01      	cmp	r3, #1
 801a5dc:	d00a      	beq.n	801a5f4 <_raise_r+0x4c>
 801a5de:	1c59      	adds	r1, r3, #1
 801a5e0:	d103      	bne.n	801a5ea <_raise_r+0x42>
 801a5e2:	2316      	movs	r3, #22
 801a5e4:	6003      	str	r3, [r0, #0]
 801a5e6:	2001      	movs	r0, #1
 801a5e8:	e7e7      	b.n	801a5ba <_raise_r+0x12>
 801a5ea:	2100      	movs	r1, #0
 801a5ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a5f0:	4620      	mov	r0, r4
 801a5f2:	4798      	blx	r3
 801a5f4:	2000      	movs	r0, #0
 801a5f6:	e7e0      	b.n	801a5ba <_raise_r+0x12>

0801a5f8 <raise>:
 801a5f8:	4b02      	ldr	r3, [pc, #8]	@ (801a604 <raise+0xc>)
 801a5fa:	4601      	mov	r1, r0
 801a5fc:	6818      	ldr	r0, [r3, #0]
 801a5fe:	f7ff bfd3 	b.w	801a5a8 <_raise_r>
 801a602:	bf00      	nop
 801a604:	200001ac 	.word	0x200001ac

0801a608 <_kill_r>:
 801a608:	b538      	push	{r3, r4, r5, lr}
 801a60a:	4d07      	ldr	r5, [pc, #28]	@ (801a628 <_kill_r+0x20>)
 801a60c:	2300      	movs	r3, #0
 801a60e:	4604      	mov	r4, r0
 801a610:	4608      	mov	r0, r1
 801a612:	4611      	mov	r1, r2
 801a614:	602b      	str	r3, [r5, #0]
 801a616:	f7ea fb3b 	bl	8004c90 <_kill>
 801a61a:	1c43      	adds	r3, r0, #1
 801a61c:	d102      	bne.n	801a624 <_kill_r+0x1c>
 801a61e:	682b      	ldr	r3, [r5, #0]
 801a620:	b103      	cbz	r3, 801a624 <_kill_r+0x1c>
 801a622:	6023      	str	r3, [r4, #0]
 801a624:	bd38      	pop	{r3, r4, r5, pc}
 801a626:	bf00      	nop
 801a628:	20003ec8 	.word	0x20003ec8

0801a62c <_getpid_r>:
 801a62c:	f7ea bb28 	b.w	8004c80 <_getpid>

0801a630 <__swhatbuf_r>:
 801a630:	b570      	push	{r4, r5, r6, lr}
 801a632:	460c      	mov	r4, r1
 801a634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a638:	2900      	cmp	r1, #0
 801a63a:	b096      	sub	sp, #88	@ 0x58
 801a63c:	4615      	mov	r5, r2
 801a63e:	461e      	mov	r6, r3
 801a640:	da0d      	bge.n	801a65e <__swhatbuf_r+0x2e>
 801a642:	89a3      	ldrh	r3, [r4, #12]
 801a644:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a648:	f04f 0100 	mov.w	r1, #0
 801a64c:	bf14      	ite	ne
 801a64e:	2340      	movne	r3, #64	@ 0x40
 801a650:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a654:	2000      	movs	r0, #0
 801a656:	6031      	str	r1, [r6, #0]
 801a658:	602b      	str	r3, [r5, #0]
 801a65a:	b016      	add	sp, #88	@ 0x58
 801a65c:	bd70      	pop	{r4, r5, r6, pc}
 801a65e:	466a      	mov	r2, sp
 801a660:	f000 f848 	bl	801a6f4 <_fstat_r>
 801a664:	2800      	cmp	r0, #0
 801a666:	dbec      	blt.n	801a642 <__swhatbuf_r+0x12>
 801a668:	9901      	ldr	r1, [sp, #4]
 801a66a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a66e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a672:	4259      	negs	r1, r3
 801a674:	4159      	adcs	r1, r3
 801a676:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a67a:	e7eb      	b.n	801a654 <__swhatbuf_r+0x24>

0801a67c <__smakebuf_r>:
 801a67c:	898b      	ldrh	r3, [r1, #12]
 801a67e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a680:	079d      	lsls	r5, r3, #30
 801a682:	4606      	mov	r6, r0
 801a684:	460c      	mov	r4, r1
 801a686:	d507      	bpl.n	801a698 <__smakebuf_r+0x1c>
 801a688:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a68c:	6023      	str	r3, [r4, #0]
 801a68e:	6123      	str	r3, [r4, #16]
 801a690:	2301      	movs	r3, #1
 801a692:	6163      	str	r3, [r4, #20]
 801a694:	b003      	add	sp, #12
 801a696:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a698:	ab01      	add	r3, sp, #4
 801a69a:	466a      	mov	r2, sp
 801a69c:	f7ff ffc8 	bl	801a630 <__swhatbuf_r>
 801a6a0:	9f00      	ldr	r7, [sp, #0]
 801a6a2:	4605      	mov	r5, r0
 801a6a4:	4639      	mov	r1, r7
 801a6a6:	4630      	mov	r0, r6
 801a6a8:	f7fe feee 	bl	8019488 <_malloc_r>
 801a6ac:	b948      	cbnz	r0, 801a6c2 <__smakebuf_r+0x46>
 801a6ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a6b2:	059a      	lsls	r2, r3, #22
 801a6b4:	d4ee      	bmi.n	801a694 <__smakebuf_r+0x18>
 801a6b6:	f023 0303 	bic.w	r3, r3, #3
 801a6ba:	f043 0302 	orr.w	r3, r3, #2
 801a6be:	81a3      	strh	r3, [r4, #12]
 801a6c0:	e7e2      	b.n	801a688 <__smakebuf_r+0xc>
 801a6c2:	89a3      	ldrh	r3, [r4, #12]
 801a6c4:	6020      	str	r0, [r4, #0]
 801a6c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a6ca:	81a3      	strh	r3, [r4, #12]
 801a6cc:	9b01      	ldr	r3, [sp, #4]
 801a6ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a6d2:	b15b      	cbz	r3, 801a6ec <__smakebuf_r+0x70>
 801a6d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a6d8:	4630      	mov	r0, r6
 801a6da:	f000 f81d 	bl	801a718 <_isatty_r>
 801a6de:	b128      	cbz	r0, 801a6ec <__smakebuf_r+0x70>
 801a6e0:	89a3      	ldrh	r3, [r4, #12]
 801a6e2:	f023 0303 	bic.w	r3, r3, #3
 801a6e6:	f043 0301 	orr.w	r3, r3, #1
 801a6ea:	81a3      	strh	r3, [r4, #12]
 801a6ec:	89a3      	ldrh	r3, [r4, #12]
 801a6ee:	431d      	orrs	r5, r3
 801a6f0:	81a5      	strh	r5, [r4, #12]
 801a6f2:	e7cf      	b.n	801a694 <__smakebuf_r+0x18>

0801a6f4 <_fstat_r>:
 801a6f4:	b538      	push	{r3, r4, r5, lr}
 801a6f6:	4d07      	ldr	r5, [pc, #28]	@ (801a714 <_fstat_r+0x20>)
 801a6f8:	2300      	movs	r3, #0
 801a6fa:	4604      	mov	r4, r0
 801a6fc:	4608      	mov	r0, r1
 801a6fe:	4611      	mov	r1, r2
 801a700:	602b      	str	r3, [r5, #0]
 801a702:	f7ea fb25 	bl	8004d50 <_fstat>
 801a706:	1c43      	adds	r3, r0, #1
 801a708:	d102      	bne.n	801a710 <_fstat_r+0x1c>
 801a70a:	682b      	ldr	r3, [r5, #0]
 801a70c:	b103      	cbz	r3, 801a710 <_fstat_r+0x1c>
 801a70e:	6023      	str	r3, [r4, #0]
 801a710:	bd38      	pop	{r3, r4, r5, pc}
 801a712:	bf00      	nop
 801a714:	20003ec8 	.word	0x20003ec8

0801a718 <_isatty_r>:
 801a718:	b538      	push	{r3, r4, r5, lr}
 801a71a:	4d06      	ldr	r5, [pc, #24]	@ (801a734 <_isatty_r+0x1c>)
 801a71c:	2300      	movs	r3, #0
 801a71e:	4604      	mov	r4, r0
 801a720:	4608      	mov	r0, r1
 801a722:	602b      	str	r3, [r5, #0]
 801a724:	f7ea fb24 	bl	8004d70 <_isatty>
 801a728:	1c43      	adds	r3, r0, #1
 801a72a:	d102      	bne.n	801a732 <_isatty_r+0x1a>
 801a72c:	682b      	ldr	r3, [r5, #0]
 801a72e:	b103      	cbz	r3, 801a732 <_isatty_r+0x1a>
 801a730:	6023      	str	r3, [r4, #0]
 801a732:	bd38      	pop	{r3, r4, r5, pc}
 801a734:	20003ec8 	.word	0x20003ec8

0801a738 <_init>:
 801a738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a73a:	bf00      	nop
 801a73c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a73e:	bc08      	pop	{r3}
 801a740:	469e      	mov	lr, r3
 801a742:	4770      	bx	lr

0801a744 <_fini>:
 801a744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a746:	bf00      	nop
 801a748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a74a:	bc08      	pop	{r3}
 801a74c:	469e      	mov	lr, r3
 801a74e:	4770      	bx	lr
