0.6
2018.2
Jun 14 2018
20:41:02
D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/clock_divider.v,1753138774,verilog,,D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter_FPGA.v,,clock_divider,,,../../../../counter.srcs/sources_1/ip/clk_wiz_0;../../../../counter.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1753136846,verilog,,D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/clock_divider.v,,clk_wiz_0,,,../../../../counter.srcs/sources_1/ip/clk_wiz_0;../../../../counter.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1753136846,verilog,,D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter/counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../counter.srcs/sources_1/ip/clk_wiz_0;../../../../counter.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter_FPGA.v,1753136879,verilog,,D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/top.v,,counter_FPGA,,,../../../../counter.srcs/sources_1/ip/clk_wiz_0;../../../../counter.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter_tb.v,1753134929,verilog,,,,top_tb,,,../../../../counter.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/top.v,1753139498,verilog,,D:/ADI_intern/Assignments_Fatma_Ali/FPGA_assignment1/counter_tb.v,,top,,,../../../../counter.srcs/sources_1/ip/clk_wiz_0;../../../../counter.srcs/sources_1/ip/clk_wiz_1,,,,,
