# compile vhdl design source files
vhdl xil_defaultlib  "../../../XOR_IF_BH.srcs/sources_1/new/XOR_IF_BH.vhd"
vhdl xil_defaultlib  "../../../XOR_IF_BH.srcs/sim_1/new/XOR_IF_TBW.vhd"

# Do not sort compile order
nosort
