#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffddbec580 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffddc0ba20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffddc0ba60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffddc0baa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffddc0bae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000100000000000>;
P_0x7fffddc0bb20 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7fffddc0bb60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000110>;
P_0x7fffddc0bba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010110>;
P_0x7fffddc0bbe0 .param/str "TRACE_FILE" 0 2 37, "helloc++.mem";
P_0x7fffddc0bc20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffddc638a0_0 .var/i "address_file", 31 0;
v0x7fffddc639a0_0 .var "address_in", 31 0;
v0x7fffddc63a90_0 .var "clk", 0 0;
v0x7fffddc63b60_0 .var "data_in", 31 0;
v0x7fffddc63c00_0 .net "data_out", 31 0, v0x7fffddc62cd0_0;  1 drivers
v0x7fffddc63ca0_0 .var "enable", 0 0;
v0x7fffddc63d90_0 .net "hit", 0 0, L_0x7fffddc656b0;  1 drivers
v0x7fffddc63e30_0 .var/i "miss_count", 31 0;
v0x7fffddc63ed0_0 .var "rst", 0 0;
v0x7fffddc64090_0 .var/i "scan_file", 31 0;
v0x7fffddc64170_0 .var/i "total_count", 31 0;
E_0x7fffddc067a0 .event negedge, v0x7fffddc5e830_0;
S_0x7fffddc33e90 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffddbec580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffddc20880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffddc208c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffddc20900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffddc20940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffddc20980 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7fffddc209c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000110>;
P_0x7fffddc20a00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010110>;
P_0x7fffddc20a40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffddc627e0_0 .net *"_ivl_5", 6 0, L_0x7fffddc657f0;  1 drivers
v0x7fffddc628c0_0 .net "address_in", 31 0, v0x7fffddc639a0_0;  1 drivers
v0x7fffddc629a0_0 .net "clk", 0 0, v0x7fffddc63a90_0;  1 drivers
v0x7fffddc62a70 .array "data", 0 1;
v0x7fffddc62a70_0 .net v0x7fffddc62a70 0, 31 0, L_0x7fffddc36e20; 1 drivers
v0x7fffddc62a70_1 .net v0x7fffddc62a70 1, 31 0, L_0x7fffddc654b0; 1 drivers
v0x7fffddc62b90_0 .net "data_in", 31 0, v0x7fffddc63b60_0;  1 drivers
v0x7fffddc62cd0_0 .var "data_out", 31 0;
v0x7fffddc62d90_0 .net "enable", 0 0, v0x7fffddc63ca0_0;  1 drivers
v0x7fffddc62e30_0 .var "enables", 1 0;
v0x7fffddc62ef0_0 .net "hit_out", 0 0, L_0x7fffddc656b0;  alias, 1 drivers
v0x7fffddc62fb0_0 .var "hits", 1 0;
v0x7fffddc63070_0 .net "match", 1 0, v0x7fffddc626b0_0;  1 drivers
v0x7fffddc63110_0 .net "rst", 0 0, v0x7fffddc63ed0_0;  1 drivers
v0x7fffddc631b0_0 .net "set_idx", 5 0, L_0x7fffddc658e0;  1 drivers
v0x7fffddc63270_0 .net "tag", 21 0, L_0x7fffddc659d0;  1 drivers
v0x7fffddc63380 .array "tags", 0 1;
v0x7fffddc63380_0 .net v0x7fffddc63380 0, 21 0, L_0x7fffddc3b070; 1 drivers
v0x7fffddc63380_1 .net v0x7fffddc63380 1, 21 0, L_0x7fffddc65180; 1 drivers
v0x7fffddc63460 .array "valids", 0 1;
v0x7fffddc63460_0 .net v0x7fffddc63460 0, 0 0, L_0x7fffddc433e0; 1 drivers
v0x7fffddc63460_1 .net v0x7fffddc63460 1, 0 0, L_0x7fffddbfc640; 1 drivers
v0x7fffddc63560_0 .var/i "w", 31 0;
v0x7fffddc63710_0 .net "way", 1 0, L_0x7fffddc422a0;  1 drivers
E_0x7fffddc04970 .event edge, v0x7fffddc36120_0, v0x7fffddc43540_0;
E_0x7fffddbffb50 .event edge, v0x7fffddc5e8f0_0, v0x7fffddc602d0_0;
L_0x7fffddc64af0 .part v0x7fffddc62e30_0, 0, 1;
L_0x7fffddc655c0 .part v0x7fffddc62e30_0, 1, 1;
L_0x7fffddc656b0 .reduce/or v0x7fffddc62fb0_0;
L_0x7fffddc657f0 .part v0x7fffddc639a0_0, 4, 7;
L_0x7fffddc658e0 .part L_0x7fffddc657f0, 0, 6;
L_0x7fffddc659d0 .part v0x7fffddc639a0_0, 10, 22;
S_0x7fffddc34b60 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fffddc33e90;
 .timescale -9 -12;
S_0x7fffddc358c0 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7fffddc34b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffddbc6620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000010>;
P_0x7fffddbc6660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000000110>;
P_0x7fffddbc66a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000010>;
L_0x7fffddc422a0 .functor BUFZ 2, v0x7fffddbfb940_0, C4<00>, C4<00>, C4<00>;
v0x7fffddc196f0_0 .net "clk", 0 0, v0x7fffddc63a90_0;  alias, 1 drivers
v0x7fffddc41800 .array "curr", 0 63, 1 0;
v0x7fffddc43540_0 .net "enable", 0 0, v0x7fffddc63ca0_0;  alias, 1 drivers
v0x7fffddc3b210_0 .var/i "i", 31 0;
v0x7fffddc36120_0 .net "next_out", 1 0, L_0x7fffddc422a0;  alias, 1 drivers
v0x7fffddbfb940_0 .var "prev", 1 0;
v0x7fffddc5e830_0 .net "rst", 0 0, v0x7fffddc63ed0_0;  alias, 1 drivers
v0x7fffddc5e8f0_0 .net "set_in", 5 0, L_0x7fffddc658e0;  alias, 1 drivers
v0x7fffddc5e9d0_0 .net "way_in", 1 0, v0x7fffddc626b0_0;  alias, 1 drivers
E_0x7fffddc434b0 .event edge, v0x7fffddc43540_0, v0x7fffddc5e8f0_0;
E_0x7fffddc32d40 .event posedge, v0x7fffddc196f0_0;
S_0x7fffddc5eb70 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffddc33e90;
 .timescale -9 -12;
P_0x7fffddc5ed40 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffddc5ee00 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffddc5eb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffddc5efe0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffddc5f020 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffddc5f060 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffddc433e0 .functor BUFZ 1, L_0x7fffddc64270, C4<0>, C4<0>, C4<0>;
L_0x7fffddc3b070 .functor BUFZ 22, L_0x7fffddc64580, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffddc36e20 .functor BUFZ 32, L_0x7fffddc64830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffddc5f1d0_0 .net *"_ivl_0", 0 0, L_0x7fffddc64270;  1 drivers
v0x7fffddc5f470_0 .net *"_ivl_10", 7 0, L_0x7fffddc64620;  1 drivers
L_0x7f8eb6660060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddc5f550_0 .net *"_ivl_13", 1 0, L_0x7f8eb6660060;  1 drivers
v0x7fffddc5f640_0 .net *"_ivl_16", 31 0, L_0x7fffddc64830;  1 drivers
v0x7fffddc5f720_0 .net *"_ivl_18", 7 0, L_0x7fffddc648d0;  1 drivers
v0x7fffddc5f850_0 .net *"_ivl_2", 7 0, L_0x7fffddc64390;  1 drivers
L_0x7f8eb66600a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddc5f930_0 .net *"_ivl_21", 1 0, L_0x7f8eb66600a8;  1 drivers
L_0x7f8eb6660018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddc5fa10_0 .net *"_ivl_5", 1 0, L_0x7f8eb6660018;  1 drivers
v0x7fffddc5faf0_0 .net *"_ivl_8", 21 0, L_0x7fffddc64580;  1 drivers
v0x7fffddc5fbd0_0 .var/i "block", 31 0;
v0x7fffddc5fcb0_0 .net "clk", 0 0, v0x7fffddc63a90_0;  alias, 1 drivers
v0x7fffddc5fd50 .array "data", 0 63, 31 0;
v0x7fffddc5fdf0_0 .net "data_in", 31 0, v0x7fffddc63b60_0;  alias, 1 drivers
v0x7fffddc5fed0_0 .net "data_out", 31 0, L_0x7fffddc36e20;  alias, 1 drivers
v0x7fffddc5ffb0_0 .net "enable", 0 0, L_0x7fffddc64af0;  1 drivers
v0x7fffddc60070_0 .net "index_in", 5 0, L_0x7fffddc658e0;  alias, 1 drivers
v0x7fffddc60160_0 .net "rst", 0 0, v0x7fffddc63ed0_0;  alias, 1 drivers
v0x7fffddc60230 .array "tag", 0 63, 21 0;
v0x7fffddc602d0_0 .net "tag_in", 21 0, L_0x7fffddc659d0;  alias, 1 drivers
v0x7fffddc60390_0 .net "tag_out", 21 0, L_0x7fffddc3b070;  alias, 1 drivers
v0x7fffddc60470 .array "valid", 0 63, 0 0;
v0x7fffddc60510_0 .net "valid_out", 0 0, L_0x7fffddc433e0;  alias, 1 drivers
E_0x7fffddbe8b80 .event posedge, v0x7fffddc5ffb0_0;
L_0x7fffddc64270 .array/port v0x7fffddc60470, L_0x7fffddc64390;
L_0x7fffddc64390 .concat [ 6 2 0 0], L_0x7fffddc658e0, L_0x7f8eb6660018;
L_0x7fffddc64580 .array/port v0x7fffddc60230, L_0x7fffddc64620;
L_0x7fffddc64620 .concat [ 6 2 0 0], L_0x7fffddc658e0, L_0x7f8eb6660060;
L_0x7fffddc64830 .array/port v0x7fffddc5fd50, L_0x7fffddc648d0;
L_0x7fffddc648d0 .concat [ 6 2 0 0], L_0x7fffddc658e0, L_0x7f8eb66600a8;
S_0x7fffddc606f0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffddc33e90;
 .timescale -9 -12;
P_0x7fffddc608d0 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffddc60990 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffddc606f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffddc60b70 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffddc60bb0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffddc60bf0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffddbfc640 .functor BUFZ 1, L_0x7fffddc64b90, C4<0>, C4<0>, C4<0>;
L_0x7fffddc65180 .functor BUFZ 22, L_0x7fffddc64e10, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffddc654b0 .functor BUFZ 32, L_0x7fffddc65290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffddc60d90_0 .net *"_ivl_0", 0 0, L_0x7fffddc64b90;  1 drivers
v0x7fffddc61030_0 .net *"_ivl_10", 7 0, L_0x7fffddc64eb0;  1 drivers
L_0x7f8eb6660138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddc61110_0 .net *"_ivl_13", 1 0, L_0x7f8eb6660138;  1 drivers
v0x7fffddc61200_0 .net *"_ivl_16", 31 0, L_0x7fffddc65290;  1 drivers
v0x7fffddc612e0_0 .net *"_ivl_18", 7 0, L_0x7fffddc65330;  1 drivers
v0x7fffddc61410_0 .net *"_ivl_2", 7 0, L_0x7fffddc64c30;  1 drivers
L_0x7f8eb6660180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddc614f0_0 .net *"_ivl_21", 1 0, L_0x7f8eb6660180;  1 drivers
L_0x7f8eb66600f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddc615d0_0 .net *"_ivl_5", 1 0, L_0x7f8eb66600f0;  1 drivers
v0x7fffddc616b0_0 .net *"_ivl_8", 21 0, L_0x7fffddc64e10;  1 drivers
v0x7fffddc61790_0 .var/i "block", 31 0;
v0x7fffddc61870_0 .net "clk", 0 0, v0x7fffddc63a90_0;  alias, 1 drivers
v0x7fffddc61910 .array "data", 0 63, 31 0;
v0x7fffddc619d0_0 .net "data_in", 31 0, v0x7fffddc63b60_0;  alias, 1 drivers
v0x7fffddc61a90_0 .net "data_out", 31 0, L_0x7fffddc654b0;  alias, 1 drivers
v0x7fffddc61b50_0 .net "enable", 0 0, L_0x7fffddc655c0;  1 drivers
v0x7fffddc61c10_0 .net "index_in", 5 0, L_0x7fffddc658e0;  alias, 1 drivers
v0x7fffddc61d20_0 .net "rst", 0 0, v0x7fffddc63ed0_0;  alias, 1 drivers
v0x7fffddc61e10 .array "tag", 0 63, 21 0;
v0x7fffddc61ed0_0 .net "tag_in", 21 0, L_0x7fffddc659d0;  alias, 1 drivers
v0x7fffddc61f90_0 .net "tag_out", 21 0, L_0x7fffddc65180;  alias, 1 drivers
v0x7fffddc62050 .array "valid", 0 63, 0 0;
v0x7fffddc620f0_0 .net "valid_out", 0 0, L_0x7fffddbfc640;  alias, 1 drivers
E_0x7fffddc0f3a0 .event posedge, v0x7fffddc61b50_0;
L_0x7fffddc64b90 .array/port v0x7fffddc62050, L_0x7fffddc64c30;
L_0x7fffddc64c30 .concat [ 6 2 0 0], L_0x7fffddc658e0, L_0x7f8eb66600f0;
L_0x7fffddc64e10 .array/port v0x7fffddc61e10, L_0x7fffddc64eb0;
L_0x7fffddc64eb0 .concat [ 6 2 0 0], L_0x7fffddc658e0, L_0x7f8eb6660138;
L_0x7fffddc65290 .array/port v0x7fffddc61910, L_0x7fffddc65330;
L_0x7fffddc65330 .concat [ 6 2 0 0], L_0x7fffddc658e0, L_0x7f8eb6660180;
S_0x7fffddc62320 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffddc33e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffddc36c40 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffddc36c80 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffddc625b0_0 .net "in", 1 0, v0x7fffddc62fb0_0;  1 drivers
v0x7fffddc626b0_0 .var "out", 1 0;
E_0x7fffddbf79a0 .event edge, v0x7fffddc625b0_0;
    .scope S_0x7fffddc358c0;
T_0 ;
    %wait E_0x7fffddc32d40;
    %load/vec4 v0x7fffddc5e830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddc3b210_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffddc3b210_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x7fffddc3b210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc41800, 0, 4;
    %load/vec4 v0x7fffddc3b210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffddc3b210_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffddc43540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffddc5e8f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7fffddc41800, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v0x7fffddc5e8f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x7fffddc41800, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffddc358c0;
T_1 ;
    %wait E_0x7fffddc434b0;
    %load/vec4 v0x7fffddc5e8f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7fffddc41800, 4;
    %store/vec4 v0x7fffddbfb940_0, 0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffddc5ee00;
T_2 ;
    %wait E_0x7fffddc32d40;
    %load/vec4 v0x7fffddc60160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddc5fbd0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffddc5fbd0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffddc5fbd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc60470, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffddc5fbd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc60230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffddc5fbd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc5fd50, 0, 4;
    %load/vec4 v0x7fffddc5fbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffddc5fbd0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffddc5ee00;
T_3 ;
    %wait E_0x7fffddbe8b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffddc60070_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc60470, 0, 4;
    %load/vec4 v0x7fffddc602d0_0;
    %load/vec4 v0x7fffddc60070_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc60230, 0, 4;
    %load/vec4 v0x7fffddc5fdf0_0;
    %load/vec4 v0x7fffddc60070_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc5fd50, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffddc60990;
T_4 ;
    %wait E_0x7fffddc32d40;
    %load/vec4 v0x7fffddc61d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddc61790_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffddc61790_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffddc61790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc62050, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffddc61790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc61e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffddc61790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc61910, 0, 4;
    %load/vec4 v0x7fffddc61790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffddc61790_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffddc60990;
T_5 ;
    %wait E_0x7fffddc0f3a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffddc61c10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc62050, 0, 4;
    %load/vec4 v0x7fffddc61ed0_0;
    %load/vec4 v0x7fffddc61c10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc61e10, 0, 4;
    %load/vec4 v0x7fffddc619d0_0;
    %load/vec4 v0x7fffddc61c10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddc61910, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffddc62320;
T_6 ;
    %wait E_0x7fffddbf79a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffddc626b0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffddc626b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffddc625b0_0;
    %load/vec4 v0x7fffddc626b0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffddc626b0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffddc626b0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffddc33e90;
T_7 ;
    %wait E_0x7fffddc32d40;
    %load/vec4 v0x7fffddc63110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffddc62fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffddc62e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddc62cd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffddc62d90_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffddc63710_0;
    %shiftl 4;
    %assign/vec4 v0x7fffddc62e30_0, 0;
    %load/vec4 v0x7fffddc62d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffddc63710_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffddc63070_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffddc62a70, 4;
    %assign/vec4 v0x7fffddc62cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddc63560_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffddc63560_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffddc63270_0;
    %ix/getv/s 4, v0x7fffddc63560_0;
    %load/vec4a v0x7fffddc63380, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffddc63560_0;
    %load/vec4a v0x7fffddc63460, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffddc63560_0;
    %store/vec4 v0x7fffddc62fb0_0, 4, 1;
    %load/vec4 v0x7fffddc63560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffddc63560_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffddc33e90;
T_8 ;
    %wait E_0x7fffddbffb50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddc63560_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffddc63560_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffddc63270_0;
    %ix/getv/s 4, v0x7fffddc63560_0;
    %load/vec4a v0x7fffddc63380, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffddc63560_0;
    %load/vec4a v0x7fffddc63460, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffddc63560_0;
    %store/vec4 v0x7fffddc62fb0_0, 4, 1;
    %load/vec4 v0x7fffddc63560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffddc63560_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffddc33e90;
T_9 ;
    %wait E_0x7fffddc04970;
    %load/vec4 v0x7fffddc62d90_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffddc63710_0;
    %shiftl 4;
    %assign/vec4 v0x7fffddc62e30_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffddbec580;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddc63e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddc64170_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffddbec580;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffddc33e90 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffddbec580;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffddc63a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffddc63ed0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffddc63a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffddc63ed0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffddc63a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffddc63ed0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffddc63a90_0;
    %inv;
    %store/vec4 v0x7fffddc63a90_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffddbec580;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffddc0bbe0, "r" {0 0 0};
    %store/vec4 v0x7fffddc638a0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffddc638a0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffddc638a0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffddbec580;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddc63ca0_0, 0;
    %wait E_0x7fffddc067a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffddc638a0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffddc63e30_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffddc64170_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffddc63e30_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffddc64170_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffddc20a40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffddc209c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffddc20a00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffddc0ba60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000100000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffddc0bb20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffddc638a0_0, "%x\012", v0x7fffddc639a0_0 {0 0 0};
    %store/vec4 v0x7fffddc64090_0, 0, 32;
    %wait E_0x7fffddc32d40;
    %load/vec4 v0x7fffddc64170_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffddc64170_0, 0;
    %load/vec4 v0x7fffddc63d90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffddc63e30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffddc63e30_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffddc63b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddc63ca0_0, 0;
T_14.3 ;
    %wait E_0x7fffddc32d40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffddc63ca0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
