Vivado Simulator 2019.1
Time resolution is 1 ps
$stop called at time : 370 ns : File "D:/B.Tech/RTL_resources/verilog FPGA course Projects/seq_components/seq_components.srcs/sim_1/new/seq_components_tb.v" Line 119
