Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jun 20 21:49:50 2023
| Host         : ubuntu running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k420t-ffg901
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1209 register/latch pins with no clock driven by root clock pin: CLK_100MHz[0] (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: eth_virtio_wrapper_inst/eth_virtio_vq_inst/eth_virtio_tlp_rc_inst/tlp_int_rc_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: eth_virtio_wrapper_inst/eth_virtio_vq_inst/eth_virtio_tlp_rq_inst/tlp_rd_avail_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: eth_virtio_wrapper_inst/eth_virtio_vq_inst/eth_virtio_tlp_rq_inst/tlp_wr_avail_q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3177 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1494 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                94916        0.016        0.000                      0                94900        0.000        0.000                       0                 38934  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
PCIE_CLK_P                                                                                  {0.000 5.000}        10.000          100.000         
SFP_GTREFCLK_P[0]                                                                           {0.000 3.200}        6.400           156.250         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK             {0.000 1.551}        3.103           322.269         
  pll_clkfb                                                                                 {0.000 1.551}        3.103           322.269         
  pll_out0                                                                                  {0.000 1.551}        3.103           322.269         
  pll_out1                                                                                  {0.000 3.103}        6.206           161.134         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC       {0.000 3.200}        6.400           156.250         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK             {0.000 1.551}        3.103           322.269         
  pll_clkfb_4                                                                               {0.000 1.551}        3.103           322.269         
  pll_out0_4                                                                                {0.000 1.551}        3.103           322.269         
  pll_out1_4                                                                                {0.000 3.103}        6.206           161.134         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC       {0.000 3.200}        6.400           156.250         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK             {0.000 1.551}        3.103           322.269         
  pll_clkfb_1                                                                               {0.000 1.551}        3.103           322.269         
  pll_out0_1                                                                                {0.000 1.551}        3.103           322.269         
  pll_out1_1                                                                                {0.000 3.103}        6.206           161.134         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC       {0.000 3.200}        6.400           156.250         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXOUTCLK             {0.000 1.551}        3.103           322.269         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC       {0.000 3.200}        6.400           156.250         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK             {0.000 1.551}        3.103           322.269         
  pll_clkfb_2                                                                               {0.000 1.551}        3.103           322.269         
  pll_out0_2                                                                                {0.000 1.551}        3.103           322.269         
  pll_out1_2                                                                                {0.000 3.103}        6.206           161.134         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC       {0.000 3.200}        6.400           156.250         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXOUTCLK             {0.000 1.551}        3.103           322.269         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC       {0.000 3.200}        6.400           156.250         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK             {0.000 1.551}        3.103           322.269         
  pll_clkfb_3                                                                               {0.000 1.551}        3.103           322.269         
  pll_out0_3                                                                                {0.000 1.551}        3.103           322.269         
  pll_out1_3                                                                                {0.000 3.103}        6.206           161.134         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC       {0.000 3.200}        6.400           156.250         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXOUTCLK             {0.000 1.551}        3.103           322.269         
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC       {0.000 3.200}        6.400           156.250         
startupEosClk_x0y0                                                                          {0.000 500.000}      1000.000        1.000           
txoutclk_x0y0                                                                               {0.000 5.000}        10.000          100.000         
  mmcm_clkfb                                                                                {0.000 5.000}        10.000          100.000         
  mmcm_out0                                                                                 {0.000 4.000}        8.000           125.000         
  mmcm_out1                                                                                 {0.000 2.000}        4.000           250.000         
  mmcm_out2                                                                                 {0.000 2.000}        4.000           250.000         
  mmcm_out3                                                                                 {0.000 4.000}        8.000           125.000         
  mmcm_out4                                                                                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PCIE_CLK_P                                                                                        9.029        0.000                      0                   28        0.172        0.000                      0                   28        4.358        0.000                       0                    43  
SFP_GTREFCLK_P[0]                                                                                                                                                                                                                             4.907        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.400        0.000                      0                  928        0.057        0.000                      0                  928       15.732        0.000                       0                   483  
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK                                                                                                                                                               0.551        0.000                       0                     3  
  pll_clkfb                                                                                                                                                                                                                                   2.032        0.000                       0                     2  
  pll_out0                                                                                        1.328        0.000                      0                   52        0.108        0.000                      0                   52        0.001        0.000                       0                    31  
  pll_out1                                                                                        0.568        0.000                      0                 2133        0.164        0.000                      0                 2133        0.002        0.000                       0                  1107  
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK                                                                                                                                                               0.551        0.000                       0                     3  
  pll_clkfb_4                                                                                                                                                                                                                                 2.032        0.000                       0                     2  
  pll_out0_4                                                                                      0.810        0.000                      0                  256        0.108        0.000                      0                  256        0.001        0.000                       0                   134  
  pll_out1_4                                                                                      0.959        0.000                      0                 6483        0.180        0.000                      0                 6483        0.002        0.000                       0                  3106  
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK                                                                                                                                                               0.551        0.000                       0                     3  
  pll_clkfb_1                                                                                                                                                                                                                                 2.032        0.000                       0                     2  
  pll_out0_1                                                                                      1.252        0.000                      0                   52        0.131        0.000                      0                   52        0.001        0.000                       0                    31  
  pll_out1_1                                                                                      0.529        0.000                      0                   61        0.196        0.000                      0                   61        0.002        0.000                       0                    29  
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK                                                                                                                                                               0.551        0.000                       0                     3  
  pll_clkfb_2                                                                                                                                                                                                                                 2.032        0.000                       0                     2  
  pll_out0_2                                                                                      1.214        0.000                      0                   52        0.108        0.000                      0                   52        0.001        0.000                       0                    31  
  pll_out1_2                                                                                      0.619        0.000                      0                   61        0.153        0.000                      0                   61        0.002        0.000                       0                    29  
gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK                                                                                                                                                               0.551        0.000                       0                     3  
  pll_clkfb_3                                                                                                                                                                                                                                 2.032        0.000                       0                     2  
  pll_out0_3                                                                                      1.224        0.000                      0                   52        0.108        0.000                      0                   52        0.001        0.000                       0                    31  
  pll_out1_3                                                                                      0.603        0.000                      0                   61        0.153        0.000                      0                   61        0.002        0.000                       0                    29  
startupEosClk_x0y0                                                                              499.572        0.000                      0                    1        2.512        0.000                      0                    1      499.650        0.000                       0                     2  
txoutclk_x0y0                                                                                                                                                                                                                                 3.000        0.000                       0                     3  
  mmcm_clkfb                                                                                                                                                                                                                                  8.929        0.000                       0                     2  
  mmcm_out0                                                                                       4.423        0.000                      0                 4202        0.106        0.000                      0                 4202        2.286        0.000                       0                  1898  
  mmcm_out1                                                                                       0.430        0.000                      0                 3270        0.192        0.000                      0                 3270        0.000        0.000                       0                  1505  
  mmcm_out2                                                                                       1.479        0.000                      0                  466        0.016        0.000                      0                  466        0.095        0.000                       0                    19  
  mmcm_out3                                                                                       0.068        0.000                      0                79747        0.019        0.000                      0                79747        3.232        0.000                       0                 31877  
  mmcm_out4                                                                                      19.169        0.000                      0                   12        0.145        0.000                      0                   12        9.600        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_out3                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        7.389        0.000                      0                    8                                                                        
mmcm_out1                                                                                   mmcm_out0                                                                                         0.159        0.000                      0                 3284        0.034        0.000                      0                 3284  
mmcm_out3                                                                                   mmcm_out0                                                                                         4.645        0.000                      0                    1        0.602        0.000                      0                    1  
mmcm_out0                                                                                   mmcm_out1                                                                                         0.159        0.000                      0                 3271        0.034        0.000                      0                 3271  
mmcm_out3                                                                                   mmcm_out1                                                                                         0.645        0.000                      0                    1        0.602        0.000                      0                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  mmcm_out3                                                                                        32.358        0.000                      0                    8                                                                        
mmcm_out0                                                                                   mmcm_out4                                                                                         1.181        0.000                      0                   16        0.061        0.000                      0                   16  
mmcm_out1                                                                                   mmcm_out4                                                                                         1.181        0.000                      0                   16        0.061        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.068        0.000                      0                  100        0.285        0.000                      0                  100  
**async_default**                                                                           mmcm_out3                                                                                   mmcm_out3                                                                                         1.487        0.000                      0                  119        0.252        0.000                      0                  119  
**async_default**                                                                           pll_out1                                                                                    pll_out1                                                                                          1.103        0.000                      0                    3        1.857        0.000                      0                    3  
**async_default**                                                                           pll_out1_4                                                                                  pll_out1_4                                                                                        1.952        0.000                      0                   12        0.767        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PCIE_CLK_P
  To Clock:  PCIE_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLK_P rise@10.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 14.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.299     3.654    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.747 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.541     5.288    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y130       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y130       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.288 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.288    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X186Y130       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.235    12.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.736 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.405    14.141    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y130       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.147    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X186Y130       FDRE (Setup_fdre_C_D)        0.064    15.316    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLK_P rise@10.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 14.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    1.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.299     3.654    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.747 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.542     5.289    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y131       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y131       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.289 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.289    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X186Y131       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.235    12.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.736 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.405    14.141    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y131       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.148    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X186Y131       FDRE (Setup_fdre_C_D)        0.064    15.317    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLK_P rise@10.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    1.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.299     3.654    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.747 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.542     5.289    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X180Y117       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y117       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.289 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.289    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X180Y117       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.235    12.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.736 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.406    14.142    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X180Y117       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.147    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X180Y117       FDRE (Setup_fdre_C_D)        0.064    15.317    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLK_P rise@10.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.299     3.654    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.747 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.553     5.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y145       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y145       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.300 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X186Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.235    12.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.736 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.414    14.150    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.150    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X186Y145       FDRE (Setup_fdre_C_D)        0.064    15.328    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLK_P rise@10.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.299     3.654    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.747 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.553     5.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y144       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y144       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.300 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X186Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.235    12.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.736 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.414    14.150    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.150    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X186Y144       FDRE (Setup_fdre_C_D)        0.064    15.328    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLK_P rise@10.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 14.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    1.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.299     3.654    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.747 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.544     5.291    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y116       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y116       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.291    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X186Y116       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.235    12.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.736 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.407    14.143    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y116       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.148    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X186Y116       FDRE (Setup_fdre_C_D)        0.064    15.319    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLK_P rise@10.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.299     3.654    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.747 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.553     5.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y105       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y105       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.300 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X186Y105       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.235    12.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.736 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.414    14.150    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y105       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.150    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X186Y105       FDRE (Setup_fdre_C_D)        0.064    15.328    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLK_P rise@10.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.299     3.654    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.747 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.552     5.299    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y106       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y106       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.299 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.299    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X186Y106       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.235    12.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.736 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.413    14.149    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y106       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.150    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X186Y106       FDRE (Setup_fdre_C_D)        0.064    15.327    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLK_P rise@10.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.141ns = ( 14.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.289ns
    Clock Pessimism Removal (CPR):    1.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.299     3.654    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.747 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.542     5.289    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y131       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y131       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     6.026 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.026    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X186Y131       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.235    12.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.736 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.405    14.141    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y131       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.148    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X186Y131       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    15.217    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLK_P rise@10.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.143ns = ( 14.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    1.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.299     3.654    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.747 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.544     5.291    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y116       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y116       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     6.028 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.028    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X186Y116       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                     10.000    10.000 r  
    W8                                                0.000    10.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           1.235    12.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.736 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.407    14.143    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y116       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.148    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X186Y116       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    15.219    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  9.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLK_P rise@0.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.576     1.017    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.683     1.726    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y131       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y131       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.997 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.997    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X186Y131       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.616     1.348    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.378 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.905     2.283    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y131       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.557     1.726    
    SLICE_X186Y131       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.825    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLK_P rise@0.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.576     1.017    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.684     1.727    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X180Y117       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y117       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.998 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.998    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X180Y117       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.616     1.348    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.378 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.906     2.284    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X180Y117       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.557     1.727    
    SLICE_X180Y117       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.826    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLK_P rise@0.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.576     1.017    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.690     1.733    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y145       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y145       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.004 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.004    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X186Y145       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.616     1.348    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.378 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.914     2.292    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y145       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.559     1.733    
    SLICE_X186Y145       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.832    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLK_P rise@0.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.576     1.017    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.690     1.733    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y144       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y144       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.004 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.004    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X186Y144       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.616     1.348    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.378 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.914     2.292    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y144       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.559     1.733    
    SLICE_X186Y144       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.832    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLK_P rise@0.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.576     1.017    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.682     1.725    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y130       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y130       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.996 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.996    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X186Y130       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.616     1.348    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.378 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.904     2.282    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y130       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.557     1.725    
    SLICE_X186Y130       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.824    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLK_P rise@0.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.576     1.017    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.685     1.728    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y116       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y116       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.999 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.999    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X186Y116       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.616     1.348    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.378 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.907     2.285    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y116       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.557     1.728    
    SLICE_X186Y116       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.827    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLK_P rise@0.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.576     1.017    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.690     1.733    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y105       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y105       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.004 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.004    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X186Y105       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.616     1.348    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.378 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.914     2.292    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y105       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.559     1.733    
    SLICE_X186Y105       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.832    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLK_P rise@0.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.576     1.017    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.690     1.733    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y106       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y106       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.004 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.004    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X186Y106       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.616     1.348    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.378 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.914     2.292    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y106       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.559     1.733    
    SLICE_X186Y106       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.832    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLK_P rise@0.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.576     1.017    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.683     1.726    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y131       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y131       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.002 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.002    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X186Y131       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.616     1.348    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.378 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.905     2.283    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X186Y131       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.557     1.726    
    SLICE_X186Y131       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.828    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by PCIE_CLK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLK_P rise@0.000ns - PCIE_CLK_P rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.576     1.017    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.043 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.684     1.727    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X180Y117       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y117       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.003 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.003    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X180Y117       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLK_P rise edge)
                                                      0.000     0.000 r  
    W8                                                0.000     0.000 r  PCIE_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    PCIE_CLK_P
    W8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  PCIE_CLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    PCIE_CLK_P_IBUF
    IBUFDS_GTE2_X0Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  pcie_refclk_ibuf/O
                         net (fo=6, routed)           0.616     1.348    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.378 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.906     2.284    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X180Y117       SRLC32E                                      r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.557     1.727    
    SLICE_X180Y117       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.829    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCIE_CLK_P
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCIE_CLK_P }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y11  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y10  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y9   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y8   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y2    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0        eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         10.000      8.592      IBUFDS_GTE2_X0Y5     pcie_refclk_ibuf/I
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X186Y145       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X186Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X186Y130       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y145       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y145       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y145       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y130       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y130       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y130       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y145       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y145       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y145       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y130       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y130       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X186Y130       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SFP_GTREFCLK_P[0]
  To Clock:  SFP_GTREFCLK_P[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.907ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SFP_GTREFCLK_P[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { SFP_GTREFCLK_P[0] }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK0  n/a            1.493         6.400       4.907      GTXE2_COMMON_X0Y6  gtx_wrapper_inst/gtwizard_common_0/gtxe2_common_0/GTREFCLK0
Min Period  n/a     GTXE2_COMMON/GTREFCLK0  n/a            1.493         6.400       4.907      GTXE2_COMMON_X0Y5  gtx_wrapper_inst/gtwizard_common_1/gtxe2_common_0/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.400       4.992      IBUFDS_GTE2_X0Y12  gtx_wrapper_inst/nolabel_line128/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.734ns (20.363%)  route 2.870ns (79.637%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns = ( 36.740 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.973     5.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.123     5.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.631     6.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043     6.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.483 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.736     7.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.043     7.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.531     7.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.043     7.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562    36.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y83          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.466    37.206    
                         clock uncertainty           -0.035    37.171    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)        0.064    37.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.235    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                 29.400    

Slack (MET) :             29.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.445ns (13.953%)  route 2.744ns (86.047%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 36.725 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.385     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y79         LUT5 (Prop_lut5_I0_O)        0.123     5.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.707     6.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.043     6.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.331     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y77         LUT5 (Prop_lut5_I4_O)        0.043     7.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.321     7.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.441    37.166    
                         clock uncertainty           -0.035    37.131    
    SLICE_X34Y77         FDRE (Setup_fdre_C_R)       -0.304    36.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.827    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 29.407    

Slack (MET) :             29.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.445ns (13.953%)  route 2.744ns (86.047%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 36.725 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.385     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y79         LUT5 (Prop_lut5_I0_O)        0.123     5.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.707     6.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.043     6.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.331     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y77         LUT5 (Prop_lut5_I4_O)        0.043     7.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.321     7.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.441    37.166    
                         clock uncertainty           -0.035    37.131    
    SLICE_X34Y77         FDRE (Setup_fdre_C_R)       -0.304    36.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.827    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 29.407    

Slack (MET) :             29.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.445ns (13.953%)  route 2.744ns (86.047%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 36.725 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.385     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y79         LUT5 (Prop_lut5_I0_O)        0.123     5.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.707     6.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.043     6.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.331     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y77         LUT5 (Prop_lut5_I4_O)        0.043     7.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.321     7.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.441    37.166    
                         clock uncertainty           -0.035    37.131    
    SLICE_X34Y77         FDRE (Setup_fdre_C_R)       -0.304    36.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.827    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 29.407    

Slack (MET) :             29.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.445ns (13.953%)  route 2.744ns (86.047%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 36.725 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.385     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y79         LUT5 (Prop_lut5_I0_O)        0.123     5.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.707     6.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.043     6.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.331     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y77         LUT5 (Prop_lut5_I4_O)        0.043     7.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.321     7.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.441    37.166    
                         clock uncertainty           -0.035    37.131    
    SLICE_X34Y77         FDRE (Setup_fdre_C_R)       -0.304    36.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.827    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 29.407    

Slack (MET) :             29.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.445ns (13.953%)  route 2.744ns (86.047%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 36.725 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.385     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y79         LUT5 (Prop_lut5_I0_O)        0.123     5.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.707     6.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.043     6.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.331     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y77         LUT5 (Prop_lut5_I4_O)        0.043     7.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.321     7.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.441    37.166    
                         clock uncertainty           -0.035    37.131    
    SLICE_X34Y77         FDRE (Setup_fdre_C_R)       -0.304    36.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.827    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 29.407    

Slack (MET) :             29.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.445ns (13.953%)  route 2.744ns (86.047%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 36.725 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.385     5.851    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X24Y79         LUT5 (Prop_lut5_I0_O)        0.123     5.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.707     6.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.043     6.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.331     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y77         LUT5 (Prop_lut5_I4_O)        0.043     7.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.321     7.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.441    37.166    
                         clock uncertainty           -0.035    37.131    
    SLICE_X34Y77         FDRE (Setup_fdre_C_R)       -0.304    36.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.827    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 29.407    

Slack (MET) :             29.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.747ns (21.627%)  route 2.707ns (78.373%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.738ns = ( 36.738 - 33.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.700     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y83          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.236     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.067     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.126     5.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.548     6.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.500     7.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.043     7.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.592     7.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.043     7.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.466    37.204    
                         clock uncertainty           -0.035    37.169    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.064    37.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.233    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                 29.550    

Slack (MET) :             29.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.747ns (22.365%)  route 2.593ns (77.635%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.738ns = ( 36.738 - 33.000 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.700     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y83          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.236     4.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.067     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.126     5.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.548     6.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.043     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.505 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.500     7.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.043     7.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.478     7.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.043     7.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560    36.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.466    37.204    
                         clock uncertainty           -0.035    37.169    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.034    37.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.203    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                 29.634    

Slack (MET) :             29.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.402ns (12.091%)  route 2.923ns (87.909%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.244     5.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X23Y79         LUT5 (Prop_lut5_I4_O)        0.123     5.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.732     6.566    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X27Y77         LUT3 (Prop_lut3_I1_O)        0.043     6.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.947     7.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X6Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.441    37.235    
                         clock uncertainty           -0.035    37.200    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.011    37.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                 29.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.688     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.100     2.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.100     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X38Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.927     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.445     2.087    
    SLICE_X38Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.875%)  route 0.099ns (52.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.688     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.091     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.099     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X38Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.929     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.447     2.087    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.894%)  route 0.099ns (52.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.688     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDCE (Prop_fdce_C_Q)         0.091     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.099     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X38Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.929     2.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.447     2.087    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.416%)  route 0.054ns (29.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.719     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y79         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDSE (Prop_fdse_C_Q)         0.100     2.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/Q
                         net (fo=1, routed)           0.054     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[20]
    SLICE_X27Y79         LUT2 (Prop_lut2_I1_O)        0.028     2.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1/O
                         net (fo=1, routed)           0.000     2.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1_n_0
    SLICE_X27Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.959     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
                         clock pessimism             -0.446     2.118    
    SLICE_X27Y79         FDRE (Hold_fdre_C_D)         0.061     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.719     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.100     2.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.057     2.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.458     2.107    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.047     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.719     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.100     2.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     2.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.458     2.107    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.044     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.712     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X32Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.100     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X32Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.952     2.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X32Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.457     2.100    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.044     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.719     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.100     2.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.060     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.458     2.107    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.047     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.719     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.100     2.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.060     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X34Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.458     2.107    
    SLICE_X34Y67         FDCE (Hold_fdce_C_D)         0.047     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.714     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDPE (Prop_fdpe_C_Q)         0.100     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.060     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X32Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.955     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.458     2.102    
    SLICE_X32Y72         FDPE (Hold_fdpe_C_D)         0.047     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y20  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X26Y73    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X27Y74    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X28Y71    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X26Y72    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X26Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X27Y73    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X28Y74    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X29Y73    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X28Y73    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y66    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  To Clock:  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y27  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y31       gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/I
Min Period        n/a     PLLE2_ADV/CLKIN1        n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y2       gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1        n/a            52.633        3.103       49.530     PLLE2_ADV_X0Y2       gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y2       gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1        n/a            1.000         1.552       0.552      PLLE2_ADV_X0Y2       gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y2       gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y2       gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb
  To Clock:  pll_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y2  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y2  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        3.103       49.530     PLLE2_ADV_X0Y2  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       3.103       156.897    PLLE2_ADV_X0Y2  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_out0
  To Clock:  pll_out0

Setup :            0  Failing Endpoints,  Worst Slack        1.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0 rise@3.103ns - pll_out0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.388ns (25.254%)  route 1.148ns (74.746%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 9.377 - 3.103 ) 
    Source Clock Delay      (SCD):    6.882ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.640     6.882    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y346       FDRE (Prop_fdre_C_Q)         0.259     7.141 f  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.475     7.616    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X165Y345       LUT4 (Prop_lut4_I2_O)        0.043     7.659 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.279     7.938    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X165Y346       LUT5 (Prop_lut5_I0_O)        0.043     7.981 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.104     8.085    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X165Y346       LUT2 (Prop_lut2_I0_O)        0.043     8.128 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.290     8.418    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X164Y344       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.110 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.940 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.437     9.377    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y344       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.583     9.960    
                         clock uncertainty           -0.035     9.925    
    SLICE_X164Y344       FDRE (Setup_fdre_C_CE)      -0.178     9.747    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0 rise@3.103ns - pll_out0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.388ns (25.254%)  route 1.148ns (74.746%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 9.377 - 3.103 ) 
    Source Clock Delay      (SCD):    6.882ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.640     6.882    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y346       FDRE (Prop_fdre_C_Q)         0.259     7.141 f  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.475     7.616    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X165Y345       LUT4 (Prop_lut4_I2_O)        0.043     7.659 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.279     7.938    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X165Y346       LUT5 (Prop_lut5_I0_O)        0.043     7.981 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.104     8.085    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X165Y346       LUT2 (Prop_lut2_I0_O)        0.043     8.128 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.290     8.418    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X164Y344       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.110 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.940 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.437     9.377    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y344       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.583     9.960    
                         clock uncertainty           -0.035     9.925    
    SLICE_X164Y344       FDRE (Setup_fdre_C_CE)      -0.178     9.747    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0 rise@3.103ns - pll_out0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.388ns (25.254%)  route 1.148ns (74.746%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 9.377 - 3.103 ) 
    Source Clock Delay      (SCD):    6.882ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.640     6.882    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y346       FDRE (Prop_fdre_C_Q)         0.259     7.141 f  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.475     7.616    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X165Y345       LUT4 (Prop_lut4_I2_O)        0.043     7.659 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.279     7.938    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X165Y346       LUT5 (Prop_lut5_I0_O)        0.043     7.981 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.104     8.085    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X165Y346       LUT2 (Prop_lut2_I0_O)        0.043     8.128 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.290     8.418    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X164Y344       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.110 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.940 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.437     9.377    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y344       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.583     9.960    
                         clock uncertainty           -0.035     9.925    
    SLICE_X164Y344       FDRE (Setup_fdre_C_CE)      -0.178     9.747    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0 rise@3.103ns - pll_out0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.388ns (25.254%)  route 1.148ns (74.746%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 9.377 - 3.103 ) 
    Source Clock Delay      (SCD):    6.882ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.640     6.882    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y346       FDRE (Prop_fdre_C_Q)         0.259     7.141 f  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.475     7.616    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X165Y345       LUT4 (Prop_lut4_I2_O)        0.043     7.659 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.279     7.938    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X165Y346       LUT5 (Prop_lut5_I0_O)        0.043     7.981 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.104     8.085    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X165Y346       LUT2 (Prop_lut2_I0_O)        0.043     8.128 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.290     8.418    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X164Y344       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.110 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.940 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.437     9.377    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y344       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.583     9.960    
                         clock uncertainty           -0.035     9.925    
    SLICE_X164Y344       FDRE (Setup_fdre_C_CE)      -0.178     9.747    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0 rise@3.103ns - pll_out0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.388ns (26.683%)  route 1.066ns (73.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 9.377 - 3.103 ) 
    Source Clock Delay      (SCD):    6.882ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.640     6.882    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y346       FDRE (Prop_fdre_C_Q)         0.259     7.141 f  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.475     7.616    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X165Y345       LUT4 (Prop_lut4_I2_O)        0.043     7.659 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.279     7.938    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X165Y346       LUT5 (Prop_lut5_I0_O)        0.043     7.981 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.104     8.085    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X165Y346       LUT2 (Prop_lut2_I0_O)        0.043     8.128 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.208     8.336    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X164Y345       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.110 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.940 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.437     9.377    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y345       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.583     9.960    
                         clock uncertainty           -0.035     9.925    
    SLICE_X164Y345       FDRE (Setup_fdre_C_CE)      -0.178     9.747    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0 rise@3.103ns - pll_out0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.388ns (26.683%)  route 1.066ns (73.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 9.377 - 3.103 ) 
    Source Clock Delay      (SCD):    6.882ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.640     6.882    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y346       FDRE (Prop_fdre_C_Q)         0.259     7.141 f  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.475     7.616    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X165Y345       LUT4 (Prop_lut4_I2_O)        0.043     7.659 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.279     7.938    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X165Y346       LUT5 (Prop_lut5_I0_O)        0.043     7.981 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.104     8.085    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X165Y346       LUT2 (Prop_lut2_I0_O)        0.043     8.128 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.208     8.336    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X164Y345       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.110 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.940 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.437     9.377    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y345       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.583     9.960    
                         clock uncertainty           -0.035     9.925    
    SLICE_X164Y345       FDRE (Setup_fdre_C_CE)      -0.178     9.747    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0 rise@3.103ns - pll_out0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.388ns (26.683%)  route 1.066ns (73.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 9.377 - 3.103 ) 
    Source Clock Delay      (SCD):    6.882ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.640     6.882    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y346       FDRE (Prop_fdre_C_Q)         0.259     7.141 f  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.475     7.616    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X165Y345       LUT4 (Prop_lut4_I2_O)        0.043     7.659 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.279     7.938    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X165Y346       LUT5 (Prop_lut5_I0_O)        0.043     7.981 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.104     8.085    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X165Y346       LUT2 (Prop_lut2_I0_O)        0.043     8.128 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.208     8.336    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X164Y345       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.110 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.940 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.437     9.377    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y345       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.583     9.960    
                         clock uncertainty           -0.035     9.925    
    SLICE_X164Y345       FDRE (Setup_fdre_C_CE)      -0.178     9.747    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0 rise@3.103ns - pll_out0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.388ns (26.683%)  route 1.066ns (73.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 9.377 - 3.103 ) 
    Source Clock Delay      (SCD):    6.882ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.640     6.882    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y346       FDRE (Prop_fdre_C_Q)         0.259     7.141 f  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.475     7.616    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X165Y345       LUT4 (Prop_lut4_I2_O)        0.043     7.659 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.279     7.938    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X165Y346       LUT5 (Prop_lut5_I0_O)        0.043     7.981 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.104     8.085    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X165Y346       LUT2 (Prop_lut2_I0_O)        0.043     8.128 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.208     8.336    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X164Y345       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.110 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.940 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.437     9.377    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y345       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.583     9.960    
                         clock uncertainty           -0.035     9.925    
    SLICE_X164Y345       FDRE (Setup_fdre_C_CE)      -0.178     9.747    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0 rise@3.103ns - pll_out0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.388ns (26.684%)  route 1.066ns (73.316%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 9.377 - 3.103 ) 
    Source Clock Delay      (SCD):    6.882ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.640     6.882    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y346       FDRE (Prop_fdre_C_Q)         0.259     7.141 f  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.475     7.616    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X165Y345       LUT4 (Prop_lut4_I2_O)        0.043     7.659 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.279     7.938    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X165Y346       LUT5 (Prop_lut5_I0_O)        0.043     7.981 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.104     8.085    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X165Y346       LUT2 (Prop_lut2_I0_O)        0.043     8.128 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.208     8.336    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X164Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.110 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.940 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.437     9.377    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.583     9.960    
                         clock uncertainty           -0.035     9.925    
    SLICE_X164Y347       FDRE (Setup_fdre_C_CE)      -0.178     9.747    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0 rise@3.103ns - pll_out0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.388ns (26.249%)  route 1.090ns (73.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 9.377 - 3.103 ) 
    Source Clock Delay      (SCD):    6.882ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.640     6.882    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y346       FDRE (Prop_fdre_C_Q)         0.259     7.141 f  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.475     7.616    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X165Y345       LUT4 (Prop_lut4_I2_O)        0.043     7.659 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3/O
                         net (fo=1, routed)           0.279     7.938    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__3_n_0
    SLICE_X165Y346       LUT5 (Prop_lut5_I0_O)        0.043     7.981 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3/O
                         net (fo=2, routed)           0.104     8.085    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__3_n_0
    SLICE_X165Y346       LUT2 (Prop_lut2_I0_O)        0.043     8.128 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3/O
                         net (fo=13, routed)          0.232     8.360    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.110 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.940 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.437     9.377    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.608     9.985    
                         clock uncertainty           -0.035     9.950    
    SLICE_X164Y346       FDRE (Setup_fdre_C_CE)      -0.178     9.772    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  1.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0 rise@0.000ns - pll_out0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          0.754     3.155    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y347       FDRE (Prop_fdre_C_Q)         0.100     3.255 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.310    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.001     3.757    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.602     3.155    
    SLICE_X165Y347       FDRE (Hold_fdre_C_D)         0.047     3.202    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0 rise@0.000ns - pll_out0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          0.779     3.180    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDRE (Prop_fdre_C_Q)         0.118     3.298 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.353    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.027     3.783    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.603     3.180    
    SLICE_X166Y346       FDRE (Hold_fdre_C_D)         0.042     3.222    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0 rise@0.000ns - pll_out0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          0.779     3.180    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDRE (Prop_fdre_C_Q)         0.118     3.298 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     3.394    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X167Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.027     3.783    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X167Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.592     3.191    
    SLICE_X167Y346       FDRE (Hold_fdre_C_D)         0.040     3.231    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0 rise@0.000ns - pll_out0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          0.754     3.155    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y347       FDRE (Prop_fdre_C_Q)         0.091     3.246 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     3.352    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.001     3.757    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.602     3.155    
    SLICE_X165Y347       FDRE (Hold_fdre_C_D)         0.006     3.161    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0 rise@0.000ns - pll_out0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          0.779     3.180    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDRE (Prop_fdre_C_Q)         0.118     3.298 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.146     3.444    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X166Y346       LUT4 (Prop_lut4_I0_O)        0.028     3.472 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__3/O
                         net (fo=1, routed)           0.000     3.472    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__3_n_0
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.027     3.783    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.603     3.180    
    SLICE_X166Y346       FDRE (Hold_fdre_C_D)         0.087     3.267    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0 rise@0.000ns - pll_out0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          0.779     3.180    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDRE (Prop_fdre_C_Q)         0.107     3.287 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     3.392    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.027     3.783    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.603     3.180    
    SLICE_X166Y346       FDRE (Hold_fdre_C_D)         0.002     3.182    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0 rise@0.000ns - pll_out0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          0.753     3.154    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y345       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y345       FDRE (Prop_fdre_C_Q)         0.118     3.272 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.115     3.387    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X164Y345       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     3.462 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     3.462    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__3_n_5
    SLICE_X164Y345       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.000     3.756    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X164Y345       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism             -0.602     3.154    
    SLICE_X164Y345       FDRE (Hold_fdre_C_D)         0.092     3.246    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0 rise@0.000ns - pll_out0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.200%)  route 0.147ns (57.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          0.779     3.180    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y346       FDRE (Prop_fdre_C_Q)         0.107     3.287 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.147     3.434    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync5
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.027     3.783    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X166Y346       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                         clock pessimism             -0.603     3.180    
    SLICE_X166Y346       FDRE (Hold_fdre_C_D)         0.023     3.203    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0 rise@0.000ns - pll_out0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.887%)  route 0.179ns (64.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          0.754     3.155    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y347       FDRE (Prop_fdre_C_Q)         0.100     3.255 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.179     3.434    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.001     3.757    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                         clock pessimism             -0.602     3.155    
    SLICE_X165Y347       FDRE (Hold_fdre_C_D)         0.047     3.202    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_out0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0 rise@0.000ns - pll_out0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.758%)  route 0.180ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          0.754     3.155    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y347       FDRE (Prop_fdre_C_Q)         0.100     3.255 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.180     3.435    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/O
                         net (fo=29, routed)          1.001     3.757    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X165Y347       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.602     3.155    
    SLICE_X165Y347       FDRE (Hold_fdre_C_D)         0.043     3.198    gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_out0
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y27  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y8        gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk/I
Min Period        n/a     PLLE2_ADV/CLKOUT0       n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y2       gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X165Y347       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X165Y347       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X165Y347       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.700         3.103       2.403      SLICE_X165Y347       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0       n/a            160.000       3.103       156.897    PLLE2_ADV_X0Y2       gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X165Y347       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X165Y347       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X165Y347       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X165Y347       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X165Y347       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X165Y347       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.552       1.151      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.552       1.151      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.552       1.151      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.552       1.152      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X167Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X167Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X166Y346       gtx_wrapper_inst/gtwizard_0/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_out1
  To Clock:  pll_out1

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1 fall@3.103ns - pll_out1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 1.052ns (53.194%)  route 0.926ns (46.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.325ns = ( 9.428 - 3.103 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.863     7.105    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     8.114 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.517     8.632    gtx_wrapper_inst/gtwizard_0_n_120
    SLICE_X188Y346       LUT4 (Prop_lut4_I1_O)        0.043     8.675 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1/O
                         net (fo=8, routed)           0.408     9.083    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.110 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     7.940 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.488     9.428    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.558     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X185Y348       FDRE (Setup_fdre_C_R)       -0.300     9.651    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1 fall@3.103ns - pll_out1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 1.052ns (53.194%)  route 0.926ns (46.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.325ns = ( 9.428 - 3.103 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.863     7.105    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     8.114 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.517     8.632    gtx_wrapper_inst/gtwizard_0_n_120
    SLICE_X188Y346       LUT4 (Prop_lut4_I1_O)        0.043     8.675 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1/O
                         net (fo=8, routed)           0.408     9.083    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.110 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     7.940 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.488     9.428    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.558     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X185Y348       FDRE (Setup_fdre_C_R)       -0.300     9.651    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[3]
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1 fall@3.103ns - pll_out1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 1.052ns (53.194%)  route 0.926ns (46.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.325ns = ( 9.428 - 3.103 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.863     7.105    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     8.114 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.517     8.632    gtx_wrapper_inst/gtwizard_0_n_120
    SLICE_X188Y346       LUT4 (Prop_lut4_I1_O)        0.043     8.675 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1/O
                         net (fo=8, routed)           0.408     9.083    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.110 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     7.940 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.488     9.428    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.558     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X185Y348       FDRE (Setup_fdre_C_R)       -0.300     9.651    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[4]
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1 fall@3.103ns - pll_out1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.052ns (53.460%)  route 0.916ns (46.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.325ns = ( 9.428 - 3.103 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.863     7.105    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     8.114 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.517     8.632    gtx_wrapper_inst/gtwizard_0_n_120
    SLICE_X188Y346       LUT4 (Prop_lut4_I1_O)        0.043     8.675 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1/O
                         net (fo=8, routed)           0.398     9.073    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X184Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.110 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     7.940 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.488     9.428    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.558     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X184Y347       FDRE (Setup_fdre_C_R)       -0.300     9.651    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[6]
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1 fall@3.103ns - pll_out1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.052ns (53.460%)  route 0.916ns (46.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.325ns = ( 9.428 - 3.103 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.863     7.105    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     8.114 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.517     8.632    gtx_wrapper_inst/gtwizard_0_n_120
    SLICE_X188Y346       LUT4 (Prop_lut4_I1_O)        0.043     8.675 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1/O
                         net (fo=8, routed)           0.398     9.073    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X184Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.110 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     7.940 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.488     9.428    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.558     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X184Y347       FDRE (Setup_fdre_C_R)       -0.300     9.651    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1 fall@3.103ns - pll_out1 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.052ns (53.383%)  route 0.919ns (46.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.325ns = ( 9.428 - 3.103 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.863     7.105    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     8.114 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.517     8.632    gtx_wrapper_inst/gtwizard_0_n_120
    SLICE_X188Y346       LUT4 (Prop_lut4_I1_O)        0.043     8.675 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1/O
                         net (fo=8, routed)           0.401     9.076    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.110 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     7.940 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.488     9.428    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.558     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X186Y347       FDRE (Setup_fdre_C_R)       -0.278     9.673    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]
  -------------------------------------------------------------------
                         required time                          9.673    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1 fall@3.103ns - pll_out1 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.052ns (53.383%)  route 0.919ns (46.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.325ns = ( 9.428 - 3.103 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.863     7.105    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     8.114 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.517     8.632    gtx_wrapper_inst/gtwizard_0_n_120
    SLICE_X188Y346       LUT4 (Prop_lut4_I1_O)        0.043     8.675 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1/O
                         net (fo=8, routed)           0.401     9.076    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.110 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     7.940 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.488     9.428    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.558     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X186Y347       FDRE (Setup_fdre_C_R)       -0.278     9.673    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[1]
  -------------------------------------------------------------------
                         required time                          9.673    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1 fall@3.103ns - pll_out1 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.052ns (53.383%)  route 0.919ns (46.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.325ns = ( 9.428 - 3.103 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.863     7.105    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     8.114 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.517     8.632    gtx_wrapper_inst/gtwizard_0_n_120
    SLICE_X188Y346       LUT4 (Prop_lut4_I1_O)        0.043     8.675 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1/O
                         net (fo=8, routed)           0.401     9.076    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     6.037    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.110 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747     7.857    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     7.940 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.488     9.428    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.558     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X186Y347       FDRE (Setup_fdre_C_R)       -0.278     9.673    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[5]
  -------------------------------------------------------------------
                         required time                          9.673    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1 rise@6.206ns - pll_out1 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 0.481ns (9.003%)  route 4.862ns (90.997%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 15.940 - 6.206 ) 
    Source Clock Delay      (SCD):    11.165ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.795     7.037    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.043     7.080 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        4.084    11.165    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X173Y68        FDRE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y68        FDRE (Prop_fdre_C_Q)         0.223    11.388 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[3]/Q
                         net (fo=5, routed)           0.695    12.083    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[7]_0[3]
    SLICE_X172Y68        LUT4 (Prop_lut4_I2_O)        0.043    12.126 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0_i_13/O
                         net (fo=1, routed)           0.566    12.692    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0_i_13_n_0
    SLICE_X172Y68        LUT6 (Prop_lut6_I0_O)        0.043    12.735 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0_i_10/O
                         net (fo=1, routed)           0.642    13.377    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/full_wr0__0
    SLICE_X171Y68        LUT5 (Prop_lut5_I4_O)        0.043    13.420 f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0_i_6/O
                         net (fo=10, routed)          0.472    13.892    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/wr_ptr_next1__4
    SLICE_X173Y67        LUT2 (Prop_lut2_I1_O)        0.043    13.935 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/wr_addr_reg[6]_i_6/O
                         net (fo=3, routed)           0.558    14.494    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/wr_addr_reg[6]_i_6_n_0
    SLICE_X173Y69        LUT4 (Prop_lut4_I0_O)        0.043    14.537 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/wr_addr_reg[6]_i_5/O
                         net (fo=8, routed)           0.587    15.124    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/m_axis_tvalid_reg_reg_0
    SLICE_X173Y69        LUT6 (Prop_lut6_I5_O)        0.043    15.167 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/wr_addr_reg[2]_i_1__4/O
                         net (fo=2, routed)           1.341    16.508    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/D[2]
    SLICE_X171Y69        FDRE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     9.140    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.213 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747    10.960    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    11.043 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.575    12.618    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.036    12.654 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        3.286    15.940    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X171Y69        FDRE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_addr_reg_reg[2]/C
                         clock pessimism              1.236    17.176    
                         clock uncertainty           -0.035    17.141    
    SLICE_X171Y69        FDRE (Setup_fdre_C_D)       -0.019    17.122    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.122    
                         arrival time                         -16.508    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1 rise@6.206ns - pll_out1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.481ns (9.088%)  route 4.812ns (90.912%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.820ns = ( 16.026 - 6.206 ) 
    Source Clock Delay      (SCD):    11.165ns
    Clock Pessimism Removal (CPR):    1.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.795     7.037    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.043     7.080 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        4.084    11.165    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X173Y68        FDRE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y68        FDRE (Prop_fdre_C_Q)         0.223    11.388 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[3]/Q
                         net (fo=5, routed)           0.695    12.083    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[7]_0[3]
    SLICE_X172Y68        LUT4 (Prop_lut4_I2_O)        0.043    12.126 f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0_i_13/O
                         net (fo=1, routed)           0.566    12.692    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0_i_13_n_0
    SLICE_X172Y68        LUT6 (Prop_lut6_I0_O)        0.043    12.735 f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0_i_10/O
                         net (fo=1, routed)           0.642    13.377    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/full_wr0__0
    SLICE_X171Y68        LUT5 (Prop_lut5_I4_O)        0.043    13.420 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0_i_6/O
                         net (fo=10, routed)          0.472    13.892    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/wr_ptr_next1__4
    SLICE_X173Y67        LUT2 (Prop_lut2_I1_O)        0.043    13.935 f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/wr_addr_reg[6]_i_6/O
                         net (fo=3, routed)           0.565    14.500    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/wr_addr_reg[6]_i_6_n_0
    SLICE_X172Y67        LUT6 (Prop_lut6_I0_O)        0.043    14.543 f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/wr_ptr_update_reg_i_2/O
                         net (fo=10, routed)          0.504    15.047    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]_0
    SLICE_X171Y66        LUT4 (Prop_lut4_I3_O)        0.043    15.090 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[7]_i_1/O
                         net (fo=8, routed)           1.368    16.458    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg[7]_i_1_n_0
    SLICE_X171Y67        FDRE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     9.140    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.213 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747    10.960    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    11.043 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.575    12.618    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.036    12.654 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        3.371    16.026    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X171Y67        FDRE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]/C
                         clock pessimism              1.299    17.325    
                         clock uncertainty           -0.035    17.289    
    SLICE_X171Y67        FDRE (Setup_fdre_C_CE)      -0.201    17.088    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.088    
                         arrival time                         -16.458    
  -------------------------------------------------------------------
                         slack                                  0.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 rise@0.000ns - pll_out1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.603ns (40.994%)  route 0.868ns (59.006%))
  Logic Levels:           0  
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.956     3.357    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[18])
                                                      0.603     3.960 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXDATA[18]
                         net (fo=2, routed)           0.868     4.828    genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/gt0_rxdata_out[18]
    SLICE_X180Y252       FDRE                                         r  genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.094     3.850    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.035     3.885 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        1.092     4.977    genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/gtx_rx_clk
    SLICE_X180Y252       FDRE                                         r  genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[39]/C
                         clock pessimism             -0.355     4.622    
    SLICE_X180Y252       FDRE (Hold_fdre_C_D)         0.042     4.664    genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -4.664    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 rise@0.000ns - pll_out1 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.631ns (41.587%)  route 0.886ns (58.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.956     3.357    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[63])
                                                      0.603     3.960 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXDATA[63]
                         net (fo=3, routed)           0.886     4.847    gtx_wrapper_inst/gt0_rxdata_out[63]
    SLICE_X180Y252       LUT3 (Prop_lut3_I2_O)        0.028     4.875 r  gtx_wrapper_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/descrambler_inst/encoded_rx_data_reg[39]_i_1/O
                         net (fo=1, routed)           0.000     4.875    genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[63]_0[0]
    SLICE_X180Y252       FDRE                                         r  genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.094     3.850    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.035     3.885 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        1.092     4.977    genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/gtx_rx_clk
    SLICE_X180Y252       FDRE                                         r  genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[39]/C
                         clock pessimism             -0.355     4.622    
    SLICE_X180Y252       FDRE (Hold_fdre_C_D)         0.087     4.709    genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -4.709    
                         arrival time                           4.875    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 fall@3.103ns - pll_out1 fall@3.103ns)
  Data Path Delay:        0.299ns  (logic 0.135ns (45.103%)  route 0.164ns (54.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.893 - 3.103 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 6.289 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     4.611    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.661 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     5.478    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     5.504 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.785     6.289    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y348       FDRE (Prop_fdre_C_Q)         0.107     6.396 r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/Q
                         net (fo=6, routed)           0.164     6.560    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg__0[2]
    SLICE_X186Y347       LUT6 (Prop_lut6_I3_O)        0.028     6.588 r  genblk1[0].mac_adapter_inst/gtx_rxsequence[5]_i_1/O
                         net (fo=1, routed)           0.000     6.588    genblk1[0].mac_adapter_inst/p_0_in__2[5]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     4.892    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.945 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     5.829    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     5.859 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.034     6.893    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.590     6.303    
    SLICE_X186Y347       FDRE (Hold_fdre_C_D)         0.093     6.396    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.396    
                         arrival time                           6.588    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 fall@3.103ns - pll_out1 fall@3.103ns)
  Data Path Delay:        0.263ns  (logic 0.135ns (51.306%)  route 0.128ns (48.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.893 - 3.103 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 6.289 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     4.611    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.661 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     5.478    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     5.504 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.785     6.289    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y348       FDRE (Prop_fdre_C_Q)         0.107     6.396 r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/Q
                         net (fo=6, routed)           0.128     6.524    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg__0[2]
    SLICE_X185Y348       LUT5 (Prop_lut5_I0_O)        0.028     6.552 r  genblk1[0].mac_adapter_inst/gtx_rxsequence[4]_i_1/O
                         net (fo=1, routed)           0.000     6.552    genblk1[0].mac_adapter_inst/p_0_in__2[4]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     4.892    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.945 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     5.829    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     5.859 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.034     6.893    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.604     6.289    
    SLICE_X185Y348       FDRE (Hold_fdre_C_D)         0.069     6.358    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.358    
                         arrival time                           6.552    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxusrclk2_ce_reg/D
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 fall@3.103ns - pll_out1 fall@3.103ns)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.241%)  route 0.112ns (40.759%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.893 - 3.103 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 6.289 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     4.611    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.661 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     5.478    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     5.504 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.785     6.289    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y347       FDRE (Prop_fdre_C_Q)         0.107     6.396 r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]/Q
                         net (fo=2, routed)           0.061     6.457    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg__0[7]
    SLICE_X185Y347       LUT4 (Prop_lut4_I3_O)        0.028     6.485 r  genblk1[0].mac_adapter_inst/gtx_rxusrclk2_ce_i_2/O
                         net (fo=1, routed)           0.051     6.536    genblk1[0].mac_adapter_inst/gtx_rxusrclk2_ce_i_2_n_0
    SLICE_X185Y347       LUT4 (Prop_lut4_I0_O)        0.028     6.564 r  genblk1[0].mac_adapter_inst/gtx_rxusrclk2_ce_i_1/O
                         net (fo=1, routed)           0.000     6.564    genblk1[0].mac_adapter_inst/gtx_rxusrclk2_ce_i_1_n_0
    SLICE_X185Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxusrclk2_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     4.892    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.945 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     5.829    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     5.859 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.034     6.893    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxusrclk2_ce_reg/C  (IS_INVERTED)
                         clock pessimism             -0.593     6.300    
    SLICE_X185Y347       FDRE (Hold_fdre_C_D)         0.068     6.368    genblk1[0].mac_adapter_inst/gtx_rxusrclk2_ce_reg
  -------------------------------------------------------------------
                         required time                         -6.368    
                         arrival time                           6.564    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 fall@3.103ns - pll_out1 fall@3.103ns)
  Data Path Delay:        0.281ns  (logic 0.135ns (48.041%)  route 0.146ns (51.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.893 - 3.103 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 6.289 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     4.611    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.661 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     5.478    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     5.504 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.785     6.289    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y348       FDRE (Prop_fdre_C_Q)         0.107     6.396 r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/Q
                         net (fo=6, routed)           0.146     6.542    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg__0[2]
    SLICE_X185Y348       LUT3 (Prop_lut3_I2_O)        0.028     6.570 r  genblk1[0].mac_adapter_inst/gtx_rxsequence[2]_i_1/O
                         net (fo=1, routed)           0.000     6.570    genblk1[0].mac_adapter_inst/p_0_in__2[2]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     4.892    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.945 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     5.829    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     5.859 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.034     6.893    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y348       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.604     6.289    
    SLICE_X185Y348       FDRE (Hold_fdre_C_D)         0.068     6.357    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.357    
                         arrival time                           6.570    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 fall@3.103ns - pll_out1 fall@3.103ns)
  Data Path Delay:        0.307ns  (logic 0.151ns (49.240%)  route 0.156ns (50.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.893 - 3.103 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 6.289 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     4.611    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.661 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     5.478    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     5.504 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.785     6.289    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y347       FDRE (Prop_fdre_C_Q)         0.123     6.412 f  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/Q
                         net (fo=8, routed)           0.156     6.568    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg__0[0]
    SLICE_X186Y347       LUT1 (Prop_lut1_I0_O)        0.028     6.596 r  genblk1[0].mac_adapter_inst/gtx_rxsequence[0]_i_1/O
                         net (fo=1, routed)           0.000     6.596    genblk1[0].mac_adapter_inst/p_0_in__2[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     4.892    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.945 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     5.829    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     5.859 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.034     6.893    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.604     6.289    
    SLICE_X186Y347       FDRE (Hold_fdre_C_D)         0.093     6.382    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.382    
                         arrival time                           6.596    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 fall@3.103ns - pll_out1 fall@3.103ns)
  Data Path Delay:        0.307ns  (logic 0.151ns (49.240%)  route 0.156ns (50.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.893 - 3.103 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 6.289 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     4.611    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.661 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     5.478    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     5.504 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.785     6.289    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y347       FDRE (Prop_fdre_C_Q)         0.123     6.412 r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[0]/Q
                         net (fo=8, routed)           0.156     6.568    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg__0[0]
    SLICE_X186Y347       LUT2 (Prop_lut2_I0_O)        0.028     6.596 r  genblk1[0].mac_adapter_inst/gtx_rxsequence[1]_i_1/O
                         net (fo=1, routed)           0.000     6.596    genblk1[0].mac_adapter_inst/p_0_in__2[1]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     4.892    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.945 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     5.829    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     5.859 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.034     6.893    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.604     6.289    
    SLICE_X186Y347       FDRE (Hold_fdre_C_D)         0.093     6.382    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.382    
                         arrival time                           6.596    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 rise@0.000ns - pll_out1 rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.603ns (39.222%)  route 0.934ns (60.778%))
  Logic Levels:           0  
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.986ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.956     3.357    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[55])
                                                      0.603     3.960 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXDATA[55]
                         net (fo=3, routed)           0.934     4.895    genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/gt0_rxdata_out[55]
    SLICE_X181Y254       FDRE                                         r  genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.094     3.850    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.035     3.885 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        1.101     4.986    genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/gtx_rx_clk
    SLICE_X181Y254       FDRE                                         r  genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[2]/C
                         clock pessimism             -0.355     4.631    
    SLICE_X181Y254       FDRE (Hold_fdre_C_D)         0.047     4.678    genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.678    
                         arrival time                           4.895    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 fall@3.103ns - pll_out1 fall@3.103ns)
  Data Path Delay:        0.287ns  (logic 0.135ns (47.071%)  route 0.152ns (52.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.893 - 3.103 ) 
    Source Clock Delay      (SCD):    3.186ns = ( 6.289 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     4.611    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.661 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     5.478    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     5.504 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.785     6.289    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y347       FDRE (Prop_fdre_C_Q)         0.107     6.396 r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[6]/Q
                         net (fo=3, routed)           0.152     6.548    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg__0[6]
    SLICE_X184Y347       LUT3 (Prop_lut3_I1_O)        0.028     6.576 r  genblk1[0].mac_adapter_inst/gtx_rxsequence[7]_i_2/O
                         net (fo=1, routed)           0.000     6.576    genblk1[0].mac_adapter_inst/p_0_in__2[7]
    SLICE_X184Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     4.892    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.945 f  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     5.829    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     5.859 f  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.034     6.893    genblk1[0].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y347       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.604     6.289    
    SLICE_X184Y347       FDRE (Hold_fdre_C_D)         0.068     6.357    genblk1[0].mac_adapter_inst/gtx_rxsequence_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.357    
                         arrival time                           6.576    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_out1
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            6.204         6.206       0.002      GTXE2_CHANNEL_X0Y27  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            1.839         6.206       4.367      RAMB18_X10Y26        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         6.206       4.367      RAMB36_X10Y14        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         6.206       4.367      RAMB36_X10Y15        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I                   n/a            1.409         6.206       4.797      BUFGCTRL_X0Y9        gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/I
Min Period        n/a     PLLE2_ADV/CLKOUT1        n/a            1.071         6.206       5.135      PLLE2_ADV_X0Y2       gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         6.206       5.456      SLICE_X169Y66        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.206       5.456      SLICE_X172Y68        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.206       5.456      SLICE_X172Y68        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.206       5.456      SLICE_X171Y69        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_addr_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1        n/a            160.000       6.206       153.794    PLLE2_ADV_X0Y2       gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X174Y252       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X172Y254       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X174Y252       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X175Y253       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X173Y254       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[23]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X175Y252       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[26]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X175Y252       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[32]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X174Y253       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[44]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X175Y252       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[45]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X172Y254       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[49]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X174Y69        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X174Y69        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X174Y69        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_cur_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X172Y253       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X178Y251       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X178Y251       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[20]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X173Y253       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X178Y251       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X178Y302       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X172Y253       genblk1[0].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/scrambler_state_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y27  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y30       gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/I
Min Period        n/a     PLLE2_ADV/CLKIN1        n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y7       gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1        n/a            52.633        3.103       49.530     PLLE2_ADV_X0Y7       gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y7       gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1        n/a            1.000         1.552       0.552      PLLE2_ADV_X0Y7       gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y7       gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y7       gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb_4
  To Clock:  pll_clkfb_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb_4
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y7  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y7  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        3.103       49.530     PLLE2_ADV_X0Y7  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       3.103       156.897    PLLE2_ADV_X0Y7  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_out0_4
  To Clock:  pll_out0_4

Setup :            0  Failing Endpoints,  Worst Slack        0.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_4 rise@3.103ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.388ns (18.857%)  route 1.670ns (81.143%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 9.935 - 3.103 ) 
    Source Clock Delay      (SCD):    7.591ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.682     7.591    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y335       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y335       FDRE (Prop_fdre_C_Q)         0.259     7.850 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.537     8.387    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X177Y336       LUT5 (Prop_lut5_I0_O)        0.043     8.430 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.355     8.785    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X177Y336       LUT4 (Prop_lut4_I1_O)        0.043     8.828 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.316     9.144    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X178Y332       LUT2 (Prop_lut2_I0_O)        0.043     9.187 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.462     9.649    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X178Y338       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     6.237    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.310 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.061     8.371    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     8.454 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.481     9.935    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y338       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.737    10.672    
                         clock uncertainty           -0.035    10.637    
    SLICE_X178Y338       FDRE (Setup_fdre_C_CE)      -0.178    10.459    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_4 rise@3.103ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.388ns (18.857%)  route 1.670ns (81.143%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 9.935 - 3.103 ) 
    Source Clock Delay      (SCD):    7.591ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.682     7.591    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y335       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y335       FDRE (Prop_fdre_C_Q)         0.259     7.850 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.537     8.387    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X177Y336       LUT5 (Prop_lut5_I0_O)        0.043     8.430 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.355     8.785    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X177Y336       LUT4 (Prop_lut4_I1_O)        0.043     8.828 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.316     9.144    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X178Y332       LUT2 (Prop_lut2_I0_O)        0.043     9.187 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.462     9.649    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X178Y338       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     6.237    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.310 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.061     8.371    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     8.454 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.481     9.935    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y338       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.737    10.672    
                         clock uncertainty           -0.035    10.637    
    SLICE_X178Y338       FDRE (Setup_fdre_C_CE)      -0.178    10.459    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_4 rise@3.103ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.388ns (18.857%)  route 1.670ns (81.143%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 9.935 - 3.103 ) 
    Source Clock Delay      (SCD):    7.591ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.682     7.591    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y335       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y335       FDRE (Prop_fdre_C_Q)         0.259     7.850 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.537     8.387    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X177Y336       LUT5 (Prop_lut5_I0_O)        0.043     8.430 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.355     8.785    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X177Y336       LUT4 (Prop_lut4_I1_O)        0.043     8.828 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.316     9.144    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X178Y332       LUT2 (Prop_lut2_I0_O)        0.043     9.187 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.462     9.649    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X178Y338       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     6.237    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.310 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.061     8.371    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     8.454 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.481     9.935    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y338       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.737    10.672    
                         clock uncertainty           -0.035    10.637    
    SLICE_X178Y338       FDRE (Setup_fdre_C_CE)      -0.178    10.459    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_4 rise@3.103ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.388ns (18.857%)  route 1.670ns (81.143%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 9.935 - 3.103 ) 
    Source Clock Delay      (SCD):    7.591ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.682     7.591    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y335       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y335       FDRE (Prop_fdre_C_Q)         0.259     7.850 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.537     8.387    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X177Y336       LUT5 (Prop_lut5_I0_O)        0.043     8.430 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.355     8.785    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X177Y336       LUT4 (Prop_lut4_I1_O)        0.043     8.828 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.316     9.144    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X178Y332       LUT2 (Prop_lut2_I0_O)        0.043     9.187 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.462     9.649    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X178Y338       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     6.237    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.310 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.061     8.371    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     8.454 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.481     9.935    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y338       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.737    10.672    
                         clock uncertainty           -0.035    10.637    
    SLICE_X178Y338       FDRE (Setup_fdre_C_CE)      -0.178    10.459    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_4 rise@3.103ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.388ns (18.857%)  route 1.670ns (81.143%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.833ns = ( 9.936 - 3.103 ) 
    Source Clock Delay      (SCD):    7.591ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.682     7.591    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y335       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y335       FDRE (Prop_fdre_C_Q)         0.259     7.850 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.537     8.387    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X177Y336       LUT5 (Prop_lut5_I0_O)        0.043     8.430 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.355     8.785    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X177Y336       LUT4 (Prop_lut4_I1_O)        0.043     8.828 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.316     9.144    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X178Y332       LUT2 (Prop_lut2_I0_O)        0.043     9.187 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.462     9.649    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X178Y339       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     6.237    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.310 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.061     8.371    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     8.454 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.482     9.936    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y339       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.737    10.673    
                         clock uncertainty           -0.035    10.638    
    SLICE_X178Y339       FDRE (Setup_fdre_C_CE)      -0.178    10.460    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_4 rise@3.103ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.388ns (19.225%)  route 1.630ns (80.775%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 9.935 - 3.103 ) 
    Source Clock Delay      (SCD):    7.591ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.682     7.591    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y335       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y335       FDRE (Prop_fdre_C_Q)         0.259     7.850 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.537     8.387    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X177Y336       LUT5 (Prop_lut5_I0_O)        0.043     8.430 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.355     8.785    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X177Y336       LUT4 (Prop_lut4_I1_O)        0.043     8.828 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.316     9.144    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X178Y332       LUT2 (Prop_lut2_I0_O)        0.043     9.187 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.422     9.609    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X178Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     6.237    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.310 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.061     8.371    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     8.454 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.481     9.935    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.737    10.672    
                         clock uncertainty           -0.035    10.637    
    SLICE_X178Y336       FDRE (Setup_fdre_C_CE)      -0.178    10.459    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_4 rise@3.103ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.388ns (19.225%)  route 1.630ns (80.775%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 9.935 - 3.103 ) 
    Source Clock Delay      (SCD):    7.591ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.682     7.591    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y335       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y335       FDRE (Prop_fdre_C_Q)         0.259     7.850 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.537     8.387    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X177Y336       LUT5 (Prop_lut5_I0_O)        0.043     8.430 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.355     8.785    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X177Y336       LUT4 (Prop_lut4_I1_O)        0.043     8.828 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.316     9.144    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X178Y332       LUT2 (Prop_lut2_I0_O)        0.043     9.187 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.422     9.609    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X178Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     6.237    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.310 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.061     8.371    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     8.454 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.481     9.935    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.737    10.672    
                         clock uncertainty           -0.035    10.637    
    SLICE_X178Y336       FDRE (Setup_fdre_C_CE)      -0.178    10.459    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_4 rise@3.103ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.388ns (19.225%)  route 1.630ns (80.775%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 9.935 - 3.103 ) 
    Source Clock Delay      (SCD):    7.591ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.682     7.591    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y335       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y335       FDRE (Prop_fdre_C_Q)         0.259     7.850 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.537     8.387    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X177Y336       LUT5 (Prop_lut5_I0_O)        0.043     8.430 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.355     8.785    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X177Y336       LUT4 (Prop_lut4_I1_O)        0.043     8.828 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.316     9.144    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X178Y332       LUT2 (Prop_lut2_I0_O)        0.043     9.187 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.422     9.609    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X178Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     6.237    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.310 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.061     8.371    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     8.454 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.481     9.935    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.737    10.672    
                         clock uncertainty           -0.035    10.637    
    SLICE_X178Y336       FDRE (Setup_fdre_C_CE)      -0.178    10.459    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_4 rise@3.103ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.388ns (19.225%)  route 1.630ns (80.775%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 9.935 - 3.103 ) 
    Source Clock Delay      (SCD):    7.591ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.682     7.591    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y335       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y335       FDRE (Prop_fdre_C_Q)         0.259     7.850 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.537     8.387    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X177Y336       LUT5 (Prop_lut5_I0_O)        0.043     8.430 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.355     8.785    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X177Y336       LUT4 (Prop_lut4_I1_O)        0.043     8.828 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.316     9.144    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X178Y332       LUT2 (Prop_lut2_I0_O)        0.043     9.187 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=17, routed)          0.422     9.609    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X178Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     6.237    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.310 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.061     8.371    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     8.454 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.481     9.935    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/gt1_txusrclk_in
    SLICE_X178Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.737    10.672    
                         clock uncertainty           -0.035    10.637    
    SLICE_X178Y336       FDRE (Setup_fdre_C_CE)      -0.178    10.459    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_4 rise@3.103ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.352ns (18.134%)  route 1.589ns (81.866%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 9.935 - 3.103 ) 
    Source Clock Delay      (SCD):    7.593ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.684     7.593    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X179Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y336       FDRE (Prop_fdre_C_Q)         0.223     7.816 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.465     8.281    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X177Y337       LUT4 (Prop_lut4_I1_O)        0.043     8.324 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.423     8.747    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X177Y335       LUT4 (Prop_lut4_I2_O)        0.043     8.790 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.299     9.089    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X180Y335       LUT2 (Prop_lut2_I0_O)        0.043     9.132 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.402     9.534    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X179Y337       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     6.237    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.310 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.061     8.371    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     8.454 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.481     9.935    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X179Y337       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.737    10.672    
                         clock uncertainty           -0.035    10.637    
    SLICE_X179Y337       FDRE (Setup_fdre_C_CE)      -0.201    10.436    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_4 rise@0.000ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    3.750ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.775     3.750    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/gt1_txusrclk_in
    SLICE_X177Y332       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y332       FDRE (Prop_fdre_C_Q)         0.100     3.850 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.905    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X177Y332       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.022     4.404    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/gt1_txusrclk_in
    SLICE_X177Y332       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.654     3.750    
    SLICE_X177Y332       FDRE (Hold_fdre_C_D)         0.047     3.797    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_4 rise@0.000ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.690     3.665    gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_run_phase_alignment_int/gt3_txusrclk_in
    SLICE_X181Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y276       FDRE (Prop_fdre_C_Q)         0.100     3.765 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.820    gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X181Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.916     4.298    gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_run_phase_alignment_int/gt3_txusrclk_in
    SLICE_X181Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.633     3.665    
    SLICE_X181Y276       FDRE (Hold_fdre_C_D)         0.047     3.712    gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.712    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_4 rise@0.000ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.689     3.664    gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/gt3_txusrclk_in
    SLICE_X183Y275       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y275       FDRE (Prop_fdre_C_Q)         0.100     3.764 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.819    gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X183Y275       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.915     4.297    gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/gt3_txusrclk_in
    SLICE_X183Y275       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.633     3.664    
    SLICE_X183Y275       FDRE (Hold_fdre_C_D)         0.047     3.711    gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.711    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_4 rise@0.000ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.778     3.753    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X180Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y336       FDRE (Prop_fdre_C_Q)         0.118     3.871 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.926    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X180Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.026     4.408    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X180Y336       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.655     3.753    
    SLICE_X180Y336       FDRE (Hold_fdre_C_D)         0.042     3.795    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.795    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_4 rise@0.000ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.402ns
    Source Clock Delay      (SCD):    3.749ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.774     3.749    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X178Y330       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y330       FDRE (Prop_fdre_C_Q)         0.118     3.867 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.922    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X178Y330       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.020     4.402    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X178Y330       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.653     3.749    
    SLICE_X178Y330       FDRE (Hold_fdre_C_D)         0.042     3.791    gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.791    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_4 rise@0.000ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    3.677ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.702     3.677    gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/gt2_txusrclk_in
    SLICE_X186Y295       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y295       FDRE (Prop_fdre_C_Q)         0.118     3.795 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.850    gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X186Y295       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.931     4.313    gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/gt2_txusrclk_in
    SLICE_X186Y295       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.636     3.677    
    SLICE_X186Y295       FDRE (Hold_fdre_C_D)         0.042     3.719    gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.719    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_4 rise@0.000ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    3.677ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.702     3.677    gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/gt2_txusrclk_in
    SLICE_X182Y295       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y295       FDRE (Prop_fdre_C_Q)         0.118     3.795 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.850    gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X182Y295       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.931     4.313    gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/gt2_txusrclk_in
    SLICE_X182Y295       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.636     3.677    
    SLICE_X182Y295       FDRE (Hold_fdre_C_D)         0.042     3.719    gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.719    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_4 rise@0.000ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.407ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.778     3.753    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X180Y334       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y334       FDRE (Prop_fdre_C_Q)         0.118     3.871 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.926    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X180Y334       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.025     4.407    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X180Y334       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.654     3.753    
    SLICE_X180Y334       FDRE (Hold_fdre_C_D)         0.042     3.795    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.795    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_4 rise@0.000ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.242%)  route 0.127ns (49.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.778     3.753    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X181Y334       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y334       FDRE (Prop_fdre_C_Q)         0.100     3.853 f  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.127     3.980    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X180Y335       LUT4 (Prop_lut4_I2_O)        0.028     4.008 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     4.008    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X180Y335       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.026     4.408    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X180Y335       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.642     3.766    
    SLICE_X180Y335       FDRE (Hold_fdre_C_D)         0.087     3.853    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.853    
                         arrival time                           4.008    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_4  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_4 rise@0.000ns - pll_out0_4 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.407ns
    Source Clock Delay      (SCD):    3.753ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         0.778     3.753    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X180Y334       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y334       FDRE (Prop_fdre_C_Q)         0.118     3.871 r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     3.967    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X181Y334       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/O
                         net (fo=132, routed)         1.025     4.407    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X181Y334       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.643     3.764    
    SLICE_X181Y334       FDRE (Hold_fdre_C_D)         0.040     3.804    gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_out0_4
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y27  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y25  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y22  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y21  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y24       gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk/I
Min Period        n/a     PLLE2_ADV/CLKOUT0       n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y7       gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X180Y336       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X180Y336       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X180Y336       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X180Y334       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0       n/a            160.000       3.103       156.897    PLLE2_ADV_X0Y7       gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X180Y336       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X180Y336       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X180Y336       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X186Y295       gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X186Y295       gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X186Y295       gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X182Y295       gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X182Y295       gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X182Y295       gtx_wrapper_inst/gtwizard_0/inst/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X181Y276       gtx_wrapper_inst/gtwizard_0/inst/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X179Y337       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X179Y337       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X179Y337       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X179Y337       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X179Y338       gtx_wrapper_inst/gtwizard_0/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X178Y337       gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X178Y337       gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X178Y338       gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X178Y338       gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X178Y338       gtx_wrapper_inst/gtwizard_0/inst/gt1_txresetfsm_i/wait_bypass_count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_out1_4
  To Clock:  pll_out1_4

Setup :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.490ns (10.269%)  route 4.282ns (89.731%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 14.149 - 6.206 ) 
    Source Clock Delay      (SCD):    9.205ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.868     7.777    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.043     7.820 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.386     9.205    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X143Y291       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y291       FDRE (Prop_fdre_C_Q)         0.223     9.428 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=132, routed)         2.098    11.526    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/Q[0]
    SLICE_X174Y303       LUT2 (Prop_lut2_I0_O)        0.047    11.573 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2/O
                         net (fo=1, routed)           0.244    11.817    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2_n_0
    SLICE_X174Y303       LUT6 (Prop_lut6_I5_O)        0.134    11.951 f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_1__2/O
                         net (fo=83, routed)          1.270    13.221    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg1
    SLICE_X156Y291       LUT4 (Prop_lut4_I0_O)        0.043    13.264 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_2__1/O
                         net (fo=5, routed)           0.670    13.934    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_2__1_n_0
    SLICE_X157Y291       LUT6 (Prop_lut6_I1_O)        0.043    13.977 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_1__1/O
                         net (fo=1, routed)           0.000    13.977    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_1__1_n_0
    SLICE_X157Y291       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.643    13.200    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.036    13.236 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         0.913    14.149    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X157Y291       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[55]/C
                         clock pessimism              0.790    14.939    
                         clock uncertainty           -0.035    14.903    
    SLICE_X157Y291       FDRE (Setup_fdre_C_D)        0.033    14.936    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.533ns (11.345%)  route 4.165ns (88.655%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 14.149 - 6.206 ) 
    Source Clock Delay      (SCD):    9.205ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.868     7.777    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.043     7.820 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.386     9.205    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X143Y291       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y291       FDRE (Prop_fdre_C_Q)         0.223     9.428 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=132, routed)         2.098    11.526    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/Q[0]
    SLICE_X174Y303       LUT2 (Prop_lut2_I0_O)        0.047    11.573 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2/O
                         net (fo=1, routed)           0.244    11.817    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2_n_0
    SLICE_X174Y303       LUT6 (Prop_lut6_I5_O)        0.134    11.951 f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_1__2/O
                         net (fo=83, routed)          0.949    12.900    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg1
    SLICE_X157Y291       LUT5 (Prop_lut5_I4_O)        0.043    12.943 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[62]_i_2__1/O
                         net (fo=8, routed)           0.348    13.291    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[62]_i_2__1_n_0
    SLICE_X155Y291       LUT6 (Prop_lut6_I2_O)        0.043    13.334 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_2__1/O
                         net (fo=1, routed)           0.526    13.860    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_2__1_n_0
    SLICE_X156Y291       LUT6 (Prop_lut6_I3_O)        0.043    13.903 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_1__1/O
                         net (fo=1, routed)           0.000    13.903    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[51]_i_1__1_n_0
    SLICE_X156Y291       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.643    13.200    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.036    13.236 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         0.913    14.149    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X156Y291       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[51]/C
                         clock pessimism              0.790    14.939    
                         clock uncertainty           -0.035    14.903    
    SLICE_X156Y291       FDRE (Setup_fdre_C_D)        0.034    14.937    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -13.903    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/s_axis_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.266ns (5.390%)  route 4.669ns (94.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.309ns = ( 15.515 - 6.206 ) 
    Source Clock Delay      (SCD):    10.183ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.792     7.701    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X184Y342       LUT2 (Prop_lut2_I1_O)        0.043     7.744 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3/O
                         net (fo=779, routed)         2.438    10.183    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/gtx_txusrclk2_ce_reg
    SLICE_X103Y274       FDRE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/s_axis_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y274       FDRE (Prop_fdre_C_Q)         0.223    10.406 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/s_axis_tready_reg_reg/Q
                         net (fo=89, routed)          2.724    13.130    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/post_fifo_axis_tready
    SLICE_X93Y278        LUT4 (Prop_lut4_I0_O)        0.043    13.173 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1_REGCEAREGCE_cooolgate_en_gate_130_LOPT_REMAP/O
                         net (fo=1, routed)           1.945    15.117    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1_REGCEAREGCE_cooolgate_en_sig_123
    RAMB36_X5Y54         RAMB36E1                                     r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.572    13.129    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X184Y342       LUT2 (Prop_lut2_I1_O)        0.036    13.165 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3/O
                         net (fo=779, routed)         2.349    15.515    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    RAMB36_X5Y54         RAMB36E1                                     r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
                         clock pessimism              1.065    16.580    
                         clock uncertainty           -0.035    16.544    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.243    16.301    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                         -15.117    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.533ns (11.839%)  route 3.969ns (88.161%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.902ns = ( 14.108 - 6.206 ) 
    Source Clock Delay      (SCD):    9.205ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.868     7.777    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.043     7.820 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.386     9.205    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X143Y291       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y291       FDRE (Prop_fdre_C_Q)         0.223     9.428 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=132, routed)         2.098    11.526    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/Q[0]
    SLICE_X174Y303       LUT2 (Prop_lut2_I0_O)        0.047    11.573 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2/O
                         net (fo=1, routed)           0.244    11.817    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2_n_0
    SLICE_X174Y303       LUT6 (Prop_lut6_I5_O)        0.134    11.951 f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_1__2/O
                         net (fo=83, routed)          0.779    12.730    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg1
    SLICE_X164Y293       LUT2 (Prop_lut2_I1_O)        0.043    12.773 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[63]_i_2__1/O
                         net (fo=13, routed)          0.347    13.120    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[63]_i_2__1_n_0
    SLICE_X164Y293       LUT6 (Prop_lut6_I0_O)        0.043    13.163 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_6__1/O
                         net (fo=3, routed)           0.502    13.664    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_6__1_n_0
    SLICE_X161Y292       LUT6 (Prop_lut6_I4_O)        0.043    13.707 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_1__1/O
                         net (fo=1, routed)           0.000    13.707    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_1__1_n_0
    SLICE_X161Y292       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.643    13.200    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.036    13.236 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         0.872    14.108    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X161Y292       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/C
                         clock pessimism              0.790    14.898    
                         clock uncertainty           -0.035    14.862    
    SLICE_X161Y292       FDRE (Setup_fdre_C_D)        0.034    14.896    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.447ns (9.841%)  route 4.095ns (90.159%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.940ns = ( 14.146 - 6.206 ) 
    Source Clock Delay      (SCD):    9.205ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.868     7.777    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.043     7.820 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.386     9.205    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X143Y291       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y291       FDRE (Prop_fdre_C_Q)         0.223     9.428 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=132, routed)         2.098    11.526    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/Q[0]
    SLICE_X174Y303       LUT2 (Prop_lut2_I0_O)        0.047    11.573 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2/O
                         net (fo=1, routed)           0.244    11.817    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2_n_0
    SLICE_X174Y303       LUT6 (Prop_lut6_I5_O)        0.134    11.951 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_1__2/O
                         net (fo=83, routed)          1.754    13.705    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg1
    SLICE_X154Y290       LUT3 (Prop_lut3_I1_O)        0.043    13.748 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[16]_i_1__1/O
                         net (fo=1, routed)           0.000    13.748    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[16]_i_1__1_n_0
    SLICE_X154Y290       FDSE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.643    13.200    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.036    13.236 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         0.911    14.146    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X154Y290       FDSE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]/C
                         clock pessimism              0.790    14.936    
                         clock uncertainty           -0.035    14.901    
    SLICE_X154Y290       FDSE (Setup_fdse_C_D)        0.065    14.966    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.447ns (9.843%)  route 4.094ns (90.157%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.940ns = ( 14.146 - 6.206 ) 
    Source Clock Delay      (SCD):    9.205ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.868     7.777    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.043     7.820 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.386     9.205    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X143Y291       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y291       FDRE (Prop_fdre_C_Q)         0.223     9.428 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=132, routed)         2.098    11.526    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/Q[0]
    SLICE_X174Y303       LUT2 (Prop_lut2_I0_O)        0.047    11.573 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2/O
                         net (fo=1, routed)           0.244    11.817    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2_n_0
    SLICE_X174Y303       LUT6 (Prop_lut6_I5_O)        0.134    11.951 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_1__2/O
                         net (fo=83, routed)          1.753    13.704    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg1
    SLICE_X154Y290       LUT3 (Prop_lut3_I1_O)        0.043    13.747 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[21]_i_1__1/O
                         net (fo=1, routed)           0.000    13.747    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[21]_i_1__1_n_0
    SLICE_X154Y290       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.643    13.200    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.036    13.236 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         0.911    14.146    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X154Y290       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[21]/C
                         clock pessimism              0.790    14.936    
                         clock uncertainty           -0.035    14.901    
    SLICE_X154Y290       FDRE (Setup_fdre_C_D)        0.064    14.965    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.747    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/gtx_txusrclk2_ce_reg/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_4 fall@3.103ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.987ns (59.847%)  route 0.662ns (40.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.837ns = ( 9.940 - 3.103 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.861     7.770    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     8.714 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           0.662     9.377    gtx_wrapper_inst/gtx_txreset_done[0]
    SLICE_X186Y344       LUT6 (Prop_lut6_I4_O)        0.043     9.420 r  gtx_wrapper_inst/gtx_txusrclk2_ce_i_1/O
                         net (fo=1, routed)           0.000     9.420    genblk1[0].mac_adapter_inst/gtx_txusrclk2_ce_reg_0
    SLICE_X186Y344       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_txusrclk2_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     6.237    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.310 f  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061     8.371    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     8.454 f  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.486     9.940    genblk1[0].mac_adapter_inst/CLK
    SLICE_X186Y344       FDRE                                         r  genblk1[0].mac_adapter_inst/gtx_txusrclk2_ce_reg/C  (IS_INVERTED)
                         clock pessimism              0.711    10.651    
                         clock uncertainty           -0.035    10.616    
    SLICE_X186Y344       FDRE (Setup_fdre_C_D)        0.067    10.683    genblk1[0].mac_adapter_inst/gtx_txusrclk2_ce_reg
  -------------------------------------------------------------------
                         required time                         10.683    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.490ns (10.796%)  route 4.049ns (89.204%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.034ns = ( 14.240 - 6.206 ) 
    Source Clock Delay      (SCD):    9.205ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.868     7.777    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.043     7.820 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.386     9.205    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X143Y291       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y291       FDRE (Prop_fdre_C_Q)         0.223     9.428 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=132, routed)         2.098    11.526    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/Q[0]
    SLICE_X174Y303       LUT2 (Prop_lut2_I0_O)        0.047    11.573 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2/O
                         net (fo=1, routed)           0.244    11.817    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2_n_0
    SLICE_X174Y303       LUT6 (Prop_lut6_I5_O)        0.134    11.951 f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_1__2/O
                         net (fo=83, routed)          1.270    13.221    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg1
    SLICE_X156Y291       LUT4 (Prop_lut4_I0_O)        0.043    13.264 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_2__1/O
                         net (fo=5, routed)           0.437    13.701    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_2__1_n_0
    SLICE_X157Y292       LUT6 (Prop_lut6_I1_O)        0.043    13.744 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[54]_i_1__1/O
                         net (fo=1, routed)           0.000    13.744    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[54]_i_1__1_n_0
    SLICE_X157Y292       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.643    13.200    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.036    13.236 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.004    14.240    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X157Y292       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[54]/C
                         clock pessimism              0.790    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X157Y292       FDRE (Setup_fdre_C_D)        0.033    15.027    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.490ns (10.796%)  route 4.049ns (89.204%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.034ns = ( 14.240 - 6.206 ) 
    Source Clock Delay      (SCD):    9.205ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.868     7.777    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.043     7.820 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.386     9.205    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X143Y291       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y291       FDRE (Prop_fdre_C_Q)         0.223     9.428 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=132, routed)         2.098    11.526    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/Q[0]
    SLICE_X174Y303       LUT2 (Prop_lut2_I0_O)        0.047    11.573 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2/O
                         net (fo=1, routed)           0.244    11.817    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_3__2_n_0
    SLICE_X174Y303       LUT6 (Prop_lut6_I5_O)        0.134    11.951 f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/lanes_swapped_i_1__2/O
                         net (fo=83, routed)          1.270    13.221    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg1
    SLICE_X156Y291       LUT4 (Prop_lut4_I0_O)        0.043    13.264 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_2__1/O
                         net (fo=5, routed)           0.437    13.701    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[55]_i_2__1_n_0
    SLICE_X157Y292       LUT6 (Prop_lut6_I1_O)        0.043    13.744 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_1__1/O
                         net (fo=1, routed)           0.000    13.744    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[52]_i_1__1_n_0
    SLICE_X157Y292       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.643    13.200    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.036    13.236 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.004    14.240    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0
    SLICE_X157Y292       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]/C
                         clock pessimism              0.790    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X157Y292       FDRE (Setup_fdre_C_D)        0.034    15.028    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.751ns (17.609%)  route 3.514ns (82.391%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.017ns = ( 15.223 - 6.206 ) 
    Source Clock Delay      (SCD):    10.692ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.792     7.701    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X184Y342       LUT2 (Prop_lut2_I1_O)        0.043     7.744 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3/O
                         net (fo=779, routed)         2.948    10.692    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    RAMB36_X5Y54         RAMB36E1                                     r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y54         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.622    11.314 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/DOPADOP[0]
                         net (fo=2, routed)           1.812    13.126    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_read_data_reg[136]
    SLICE_X101Y273       LUT4 (Prop_lut4_I1_O)        0.043    13.169 f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/state_reg[1]_i_8/O
                         net (fo=1, routed)           0.439    13.609    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/state_reg[1]_i_8_n_0
    SLICE_X101Y273       LUT5 (Prop_lut5_I2_O)        0.043    13.652 f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/state_reg[1]_i_3/O
                         net (fo=4, routed)           0.208    13.860    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/m_axis_tlast_reg_reg_3
    SLICE_X103Y274       LUT6 (Prop_lut6_I2_O)        0.043    13.903 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/state_reg[1]_i_1__0/O
                         net (fo=1, routed)           1.054    14.957    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/state_reg[1]_i_1__0_n_0
    SLICE_X103Y274       FDRE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.572    13.129    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X184Y342       LUT2 (Prop_lut2_I1_O)        0.036    13.165 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3/O
                         net (fo=779, routed)         2.057    15.223    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/gtx_txusrclk2_ce_reg
    SLICE_X103Y274       FDRE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/state_reg_reg[1]/C
                         clock pessimism              1.065    16.288    
                         clock uncertainty           -0.035    16.252    
    SLICE_X103Y274       FDRE (Setup_fdre_C_D)       -0.010    16.242    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                         -14.957    
  -------------------------------------------------------------------
                         slack                                  1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.418%)  route 0.126ns (49.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.696     3.671    gtx_wrapper_inst/plle2_base_0
    SLICE_X189Y281       FDRE                                         r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y281       FDRE (Prop_fdre_C_Q)         0.100     3.771 r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][1]/Q
                         net (fo=9, routed)           0.126     3.897    gtx_wrapper_inst/gtx_txsequence[2][1]
    SLICE_X188Y282       LUT5 (Prop_lut5_I2_O)        0.028     3.925 r  gtx_wrapper_inst/genblk1[2].gtx_txsequence[2][4]_i_1/O
                         net (fo=1, routed)           0.000     3.925    gtx_wrapper_inst/p_0_in__1[4]
    SLICE_X188Y282       FDRE                                         r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.923     4.305    gtx_wrapper_inst/plle2_base_0
    SLICE_X188Y282       FDRE                                         r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][4]/C
                         clock pessimism             -0.621     3.684    
    SLICE_X188Y282       FDRE (Hold_fdre_C_D)         0.061     3.745    gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -3.745    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.894%)  route 0.129ns (50.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.696     3.671    gtx_wrapper_inst/plle2_base_0
    SLICE_X189Y281       FDRE                                         r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y281       FDRE (Prop_fdre_C_Q)         0.100     3.771 r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][1]/Q
                         net (fo=9, routed)           0.129     3.900    gtx_wrapper_inst/gtx_txsequence[2][1]
    SLICE_X188Y282       LUT6 (Prop_lut6_I1_O)        0.028     3.928 r  gtx_wrapper_inst/genblk1[2].gtx_txsequence[2][5]_i_1/O
                         net (fo=1, routed)           0.000     3.928    gtx_wrapper_inst/p_0_in__1[5]
    SLICE_X188Y282       FDRE                                         r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.923     4.305    gtx_wrapper_inst/plle2_base_0
    SLICE_X188Y282       FDRE                                         r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][5]/C
                         clock pessimism             -0.621     3.684    
    SLICE_X188Y282       FDRE (Hold_fdre_C_D)         0.061     3.745    gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -3.745    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.312%)  route 0.132ns (50.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.698     3.673    gtx_wrapper_inst/plle2_base_0
    SLICE_X188Y266       FDRE                                         r  gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y266       FDRE (Prop_fdre_C_Q)         0.100     3.773 r  gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][1]/Q
                         net (fo=9, routed)           0.132     3.905    gtx_wrapper_inst/gtx_txsequence[3][1]
    SLICE_X189Y268       LUT6 (Prop_lut6_I1_O)        0.028     3.933 r  gtx_wrapper_inst/genblk1[3].gtx_txsequence[3][5]_i_1/O
                         net (fo=1, routed)           0.000     3.933    gtx_wrapper_inst/p_0_in__2[5]
    SLICE_X189Y268       FDRE                                         r  gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.922     4.304    gtx_wrapper_inst/plle2_base_0
    SLICE_X189Y268       FDRE                                         r  gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][5]/C
                         clock pessimism             -0.621     3.683    
    SLICE_X189Y268       FDRE (Hold_fdre_C_D)         0.061     3.744    gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/m_axis_tready_int_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/s_axis_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.692%)  route 0.436ns (77.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.456ns
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.875     3.850    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.028     3.878 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         0.617     4.494    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/gtx_txusrclk2_ce_reg
    SLICE_X141Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/m_axis_tready_int_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y282       FDRE (Prop_fdre_C_Q)         0.100     4.594 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/m_axis_tready_int_reg_reg/Q
                         net (fo=9, routed)           0.436     5.030    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/m_axis_tready_int_reg
    SLICE_X136Y280       LUT6 (Prop_lut6_I0_O)        0.028     5.058 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/s_axis_tready_reg_i_1__5/O
                         net (fo=1, routed)           0.000     5.058    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/s_axis_tready_reg_i_1__5_n_0
    SLICE_X136Y280       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/s_axis_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.141     4.523    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.035     4.558 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         0.899     5.456    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/gtx_txusrclk2_ce_reg
    SLICE_X136Y280       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/s_axis_tready_reg_reg/C
                         clock pessimism             -0.680     4.776    
    SLICE_X136Y280       FDRE (Hold_fdre_C_D)         0.087     4.863    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/s_axis_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.863    
                         arrival time                           5.058    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/genblk1[0].gtx_txsequence_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gtx_wrapper_inst/genblk1[0].gtx_txsequence_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.067%)  route 0.128ns (49.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    3.757ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.782     3.757    gtx_wrapper_inst/plle2_base_0
    SLICE_X187Y344       FDRE                                         r  gtx_wrapper_inst/genblk1[0].gtx_txsequence_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y344       FDRE (Prop_fdre_C_Q)         0.100     3.857 r  gtx_wrapper_inst/genblk1[0].gtx_txsequence_reg[0][4]/Q
                         net (fo=6, routed)           0.128     3.985    gtx_wrapper_inst/genblk1[0].gtx_txsequence_reg_n_0_[0][4]
    SLICE_X187Y344       LUT5 (Prop_lut5_I4_O)        0.028     4.013 r  gtx_wrapper_inst/genblk1[0].gtx_txsequence[0][4]_i_1/O
                         net (fo=1, routed)           0.000     4.013    gtx_wrapper_inst/p_0_in[4]
    SLICE_X187Y344       FDRE                                         r  gtx_wrapper_inst/genblk1[0].gtx_txsequence_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.031     4.413    gtx_wrapper_inst/plle2_base_0
    SLICE_X187Y344       FDRE                                         r  gtx_wrapper_inst/genblk1[0].gtx_txsequence_reg[0][4]/C
                         clock pessimism             -0.656     3.757    
    SLICE_X187Y344       FDRE (Hold_fdre_C_D)         0.060     3.817    gtx_wrapper_inst/genblk1[0].gtx_txsequence_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -3.817    
                         arrival time                           4.013    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.597%)  route 0.141ns (52.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.696     3.671    gtx_wrapper_inst/plle2_base_0
    SLICE_X189Y281       FDRE                                         r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y281       FDRE (Prop_fdre_C_Q)         0.100     3.771 r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][1]/Q
                         net (fo=9, routed)           0.141     3.912    gtx_wrapper_inst/gtx_txsequence[2][1]
    SLICE_X188Y282       LUT3 (Prop_lut3_I1_O)        0.028     3.940 r  gtx_wrapper_inst/genblk1[2].gtx_txsequence[2][2]_i_1/O
                         net (fo=1, routed)           0.000     3.940    gtx_wrapper_inst/p_0_in__1[2]
    SLICE_X188Y282       FDRE                                         r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.923     4.305    gtx_wrapper_inst/plle2_base_0
    SLICE_X188Y282       FDRE                                         r  gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][2]/C
                         clock pessimism             -0.621     3.684    
    SLICE_X188Y282       FDRE (Hold_fdre_C_D)         0.060     3.744    gtx_wrapper_inst/genblk1[2].gtx_txsequence_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.781%)  route 0.129ns (50.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.697     3.672    gtx_wrapper_inst/plle2_base_0
    SLICE_X189Y267       FDRE                                         r  gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y267       FDRE (Prop_fdre_C_Q)         0.100     3.772 r  gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][4]/Q
                         net (fo=6, routed)           0.129     3.901    gtx_wrapper_inst/gtx_txsequence[3][4]
    SLICE_X189Y267       LUT5 (Prop_lut5_I4_O)        0.028     3.929 r  gtx_wrapper_inst/genblk1[3].gtx_txsequence[3][4]_i_1/O
                         net (fo=1, routed)           0.000     3.929    gtx_wrapper_inst/p_0_in__2[4]
    SLICE_X189Y267       FDRE                                         r  gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.923     4.305    gtx_wrapper_inst/plle2_base_0
    SLICE_X189Y267       FDRE                                         r  gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][4]/C
                         clock pessimism             -0.633     3.672    
    SLICE_X189Y267       FDRE (Hold_fdre_C_D)         0.060     3.732    gtx_wrapper_inst/genblk1[3].gtx_txsequence_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -3.732    
                         arrival time                           3.929    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.224%)  route 0.149ns (53.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.779     3.754    gtx_wrapper_inst/plle2_base_0
    SLICE_X188Y315       FDRE                                         r  gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y315       FDRE (Prop_fdre_C_Q)         0.100     3.854 r  gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][1]/Q
                         net (fo=9, routed)           0.149     4.003    gtx_wrapper_inst/gtx_txsequence[1][1]
    SLICE_X188Y314       LUT6 (Prop_lut6_I1_O)        0.028     4.031 r  gtx_wrapper_inst/genblk1[1].gtx_txsequence[1][5]_i_1/O
                         net (fo=1, routed)           0.000     4.031    gtx_wrapper_inst/p_0_in__0__1[5]
    SLICE_X188Y314       FDRE                                         r  gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.026     4.408    gtx_wrapper_inst/plle2_base_0
    SLICE_X188Y314       FDRE                                         r  gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][5]/C
                         clock pessimism             -0.641     3.767    
    SLICE_X188Y314       FDRE (Hold_fdre_C_D)         0.061     3.828    gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -3.828    
                         arrival time                           4.031    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXDATA[37]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.451%)  route 0.240ns (70.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.477ns
    Source Clock Delay      (SCD):    4.013ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.825     3.800    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X188Y268       LUT2 (Prop_lut2_I1_O)        0.028     3.828 r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__2/O
                         net (fo=763, routed)         0.186     4.013    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/CLK
    SLICE_X188Y267       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y267       FDRE (Prop_fdre_C_Q)         0.100     4.113 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_data_reg_reg[26]/Q
                         net (fo=1, routed)           0.240     4.353    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_txdata_in[37]
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXDATA[37]
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.095     4.477    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_txusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.407     4.070    
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[37])
                                                      0.078     4.148    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -4.148    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.898%)  route 0.151ns (54.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.754ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.779     3.754    gtx_wrapper_inst/plle2_base_0
    SLICE_X188Y315       FDRE                                         r  gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y315       FDRE (Prop_fdre_C_Q)         0.100     3.854 r  gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][2]/Q
                         net (fo=8, routed)           0.151     4.005    gtx_wrapper_inst/gtx_txsequence[1][2]
    SLICE_X188Y314       LUT5 (Prop_lut5_I0_O)        0.028     4.033 r  gtx_wrapper_inst/genblk1[1].gtx_txsequence[1][4]_i_1/O
                         net (fo=1, routed)           0.000     4.033    gtx_wrapper_inst/p_0_in__0__1[4]
    SLICE_X188Y314       FDRE                                         r  gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.026     4.408    gtx_wrapper_inst/plle2_base_0
    SLICE_X188Y314       FDRE                                         r  gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][4]/C
                         clock pessimism             -0.641     3.767    
    SLICE_X188Y314       FDRE (Hold_fdre_C_D)         0.060     3.827    gtx_wrapper_inst/genblk1[1].gtx_txsequence_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -3.827    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_out1_4
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         6.206       0.002      GTXE2_CHANNEL_X0Y27  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         6.206       0.002      GTXE2_CHANNEL_X0Y25  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         6.206       0.002      GTXE2_CHANNEL_X0Y22  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         6.206       0.002      GTXE2_CHANNEL_X0Y21  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.206       4.367      RAMB36_X6Y54         genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.206       4.367      RAMB36_X5Y54         genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.839         6.206       4.367      RAMB18_X6Y110        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.206       4.367      RAMB36_X9Y51         genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.206       4.367      RAMB36_X9Y50         genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.839         6.206       4.367      RAMB18_X8Y100        genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_2/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1        n/a            160.000       6.206       153.794    PLLE2_ADV_X0Y7       gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X89Y273        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/temp_tdata_reg_reg[123]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X89Y273        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/temp_tdata_reg_reg[125]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X93Y271        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/temp_tdata_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X93Y271        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/temp_tdata_reg_reg[28]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X99Y274        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/temp_tdata_reg_reg[41]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X102Y270       genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/temp_tdata_reg_reg[46]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X102Y270       genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/temp_tdata_reg_reg[48]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X102Y270       genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/temp_tdata_reg_reg[54]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X99Y274        genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/temp_tdata_reg_reg[59]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X102Y270       genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/temp_tdata_reg_reg[60]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X138Y264       genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X137Y268       genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X136Y267       genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X136Y268       genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X136Y268       genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X138Y264       genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X137Y267       genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_ptr_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X172Y265       genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X173Y265       genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X173Y265       genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
  To Clock:  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y25  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y29       gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/I
Min Period        n/a     PLLE2_ADV/CLKIN1        n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y0       gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1        n/a            52.633        3.103       49.530     PLLE2_ADV_X0Y0       gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y0       gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1        n/a            1.000         1.552       0.552      PLLE2_ADV_X0Y0       gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y0       gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1        n/a            1.000         1.552       0.552      PLLE2_ADV_X0Y0       gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb_1
  To Clock:  pll_clkfb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb_1
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y0  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y0  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        3.103       49.530     PLLE2_ADV_X0Y0  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       3.103       156.897    PLLE2_ADV_X0Y0  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_out0_1
  To Clock:  pll_out0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_1 rise@3.103ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.352ns (22.140%)  route 1.238ns (77.860%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 10.429 - 3.103 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.691     7.955    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.223     8.178 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.630     8.808    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X178Y302       LUT6 (Prop_lut6_I3_O)        0.043     8.851 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.161     9.012    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X178Y302       LUT5 (Prop_lut5_I4_O)        0.043     9.055 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.112     9.168    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X178Y302       LUT2 (Prop_lut2_I0_O)        0.043     9.211 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.334     9.545    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X179Y300       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.450 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083     8.942 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.487    10.429    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y300       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.604    11.033    
                         clock uncertainty           -0.035    10.998    
    SLICE_X179Y300       FDRE (Setup_fdre_C_CE)      -0.201    10.797    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_1 rise@3.103ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.352ns (22.140%)  route 1.238ns (77.860%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 10.429 - 3.103 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.691     7.955    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.223     8.178 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.630     8.808    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X178Y302       LUT6 (Prop_lut6_I3_O)        0.043     8.851 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.161     9.012    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X178Y302       LUT5 (Prop_lut5_I4_O)        0.043     9.055 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.112     9.168    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X178Y302       LUT2 (Prop_lut2_I0_O)        0.043     9.211 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.334     9.545    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X179Y300       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.450 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083     8.942 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.487    10.429    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y300       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.604    11.033    
                         clock uncertainty           -0.035    10.998    
    SLICE_X179Y300       FDRE (Setup_fdre_C_CE)      -0.201    10.797    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_1 rise@3.103ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.352ns (22.140%)  route 1.238ns (77.860%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 10.429 - 3.103 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.691     7.955    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.223     8.178 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.630     8.808    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X178Y302       LUT6 (Prop_lut6_I3_O)        0.043     8.851 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.161     9.012    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X178Y302       LUT5 (Prop_lut5_I4_O)        0.043     9.055 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.112     9.168    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X178Y302       LUT2 (Prop_lut2_I0_O)        0.043     9.211 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.334     9.545    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X179Y300       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.450 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083     8.942 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.487    10.429    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y300       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.604    11.033    
                         clock uncertainty           -0.035    10.998    
    SLICE_X179Y300       FDRE (Setup_fdre_C_CE)      -0.201    10.797    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_1 rise@3.103ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.352ns (22.140%)  route 1.238ns (77.860%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 10.429 - 3.103 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.691     7.955    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.223     8.178 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.630     8.808    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X178Y302       LUT6 (Prop_lut6_I3_O)        0.043     8.851 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.161     9.012    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X178Y302       LUT5 (Prop_lut5_I4_O)        0.043     9.055 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.112     9.168    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X178Y302       LUT2 (Prop_lut2_I0_O)        0.043     9.211 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.334     9.545    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X179Y300       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.450 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083     8.942 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.487    10.429    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y300       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.604    11.033    
                         clock uncertainty           -0.035    10.998    
    SLICE_X179Y300       FDRE (Setup_fdre_C_CE)      -0.201    10.797    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_1 rise@3.103ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.352ns (22.314%)  route 1.226ns (77.686%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 10.429 - 3.103 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.691     7.955    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.223     8.178 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.630     8.808    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X178Y302       LUT6 (Prop_lut6_I3_O)        0.043     8.851 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.161     9.012    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X178Y302       LUT5 (Prop_lut5_I4_O)        0.043     9.055 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.112     9.168    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X178Y302       LUT2 (Prop_lut2_I0_O)        0.043     9.211 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.322     9.533    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X179Y303       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.450 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083     8.942 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.487    10.429    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y303       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.604    11.033    
                         clock uncertainty           -0.035    10.998    
    SLICE_X179Y303       FDRE (Setup_fdre_C_CE)      -0.201    10.797    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_1 rise@3.103ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.352ns (22.673%)  route 1.201ns (77.327%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 10.429 - 3.103 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.691     7.955    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.223     8.178 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.630     8.808    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X178Y302       LUT6 (Prop_lut6_I3_O)        0.043     8.851 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.161     9.012    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X178Y302       LUT5 (Prop_lut5_I4_O)        0.043     9.055 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.112     9.168    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X178Y302       LUT2 (Prop_lut2_I0_O)        0.043     9.211 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.297     9.508    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X179Y301       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.450 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083     8.942 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.487    10.429    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y301       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.604    11.033    
                         clock uncertainty           -0.035    10.998    
    SLICE_X179Y301       FDRE (Setup_fdre_C_CE)      -0.201    10.797    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_1 rise@3.103ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.352ns (22.673%)  route 1.201ns (77.327%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 10.429 - 3.103 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.691     7.955    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.223     8.178 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.630     8.808    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X178Y302       LUT6 (Prop_lut6_I3_O)        0.043     8.851 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.161     9.012    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X178Y302       LUT5 (Prop_lut5_I4_O)        0.043     9.055 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.112     9.168    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X178Y302       LUT2 (Prop_lut2_I0_O)        0.043     9.211 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.297     9.508    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X179Y301       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.450 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083     8.942 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.487    10.429    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y301       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.604    11.033    
                         clock uncertainty           -0.035    10.998    
    SLICE_X179Y301       FDRE (Setup_fdre_C_CE)      -0.201    10.797    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_1 rise@3.103ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.352ns (22.673%)  route 1.201ns (77.327%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 10.429 - 3.103 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.691     7.955    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.223     8.178 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.630     8.808    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X178Y302       LUT6 (Prop_lut6_I3_O)        0.043     8.851 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.161     9.012    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X178Y302       LUT5 (Prop_lut5_I4_O)        0.043     9.055 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.112     9.168    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X178Y302       LUT2 (Prop_lut2_I0_O)        0.043     9.211 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.297     9.508    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X179Y301       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.450 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083     8.942 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.487    10.429    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y301       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.604    11.033    
                         clock uncertainty           -0.035    10.998    
    SLICE_X179Y301       FDRE (Setup_fdre_C_CE)      -0.201    10.797    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_1 rise@3.103ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.352ns (22.673%)  route 1.201ns (77.327%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 10.429 - 3.103 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.691     7.955    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.223     8.178 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.630     8.808    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X178Y302       LUT6 (Prop_lut6_I3_O)        0.043     8.851 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.161     9.012    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X178Y302       LUT5 (Prop_lut5_I4_O)        0.043     9.055 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.112     9.168    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X178Y302       LUT2 (Prop_lut2_I0_O)        0.043     9.211 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.297     9.508    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X179Y301       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.450 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083     8.942 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.487    10.429    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y301       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.604    11.033    
                         clock uncertainty           -0.035    10.998    
    SLICE_X179Y301       FDRE (Setup_fdre_C_CE)      -0.201    10.797    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.797    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_1 rise@3.103ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.352ns (23.534%)  route 1.144ns (76.466%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 10.429 - 3.103 ) 
    Source Clock Delay      (SCD):    7.955ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.691     7.955    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.223     8.178 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.630     8.808    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X178Y302       LUT6 (Prop_lut6_I3_O)        0.043     8.851 f  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4/O
                         net (fo=1, routed)           0.161     9.012    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_7__4_n_0
    SLICE_X178Y302       LUT5 (Prop_lut5_I4_O)        0.043     9.055 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4/O
                         net (fo=2, routed)           0.112     9.168    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_4__4_n_0
    SLICE_X178Y302       LUT2 (Prop_lut2_I0_O)        0.043     9.211 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4/O
                         net (fo=13, routed)          0.240     9.451    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.450 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083     8.942 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.487    10.429    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.629    11.058    
                         clock uncertainty           -0.035    11.023    
    SLICE_X179Y302       FDRE (Setup_fdre_C_CE)      -0.201    10.822    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  1.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_1 rise@0.000ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.310ns
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          0.784     3.663    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X178Y303       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y303       FDRE (Prop_fdre_C_Q)         0.118     3.781 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.836    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X178Y303       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.032     4.310    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X178Y303       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.647     3.663    
    SLICE_X178Y303       FDRE (Hold_fdre_C_D)         0.042     3.705    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.705    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_1 rise@0.000ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          0.784     3.663    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X180Y305       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y305       FDRE (Prop_fdre_C_Q)         0.118     3.781 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.836    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X180Y305       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.033     4.311    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X180Y305       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.648     3.663    
    SLICE_X180Y305       FDRE (Hold_fdre_C_D)         0.042     3.705    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.705    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_1 rise@0.000ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          0.784     3.663    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X180Y305       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y305       FDRE (Prop_fdre_C_Q)         0.118     3.781 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     3.877    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X181Y305       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.033     4.311    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X181Y305       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.637     3.674    
    SLICE_X181Y305       FDRE (Hold_fdre_C_D)         0.040     3.714    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.714    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_1 rise@0.000ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          0.785     3.664    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y300       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y300       FDRE (Prop_fdre_C_Q)         0.100     3.764 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     3.865    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X179Y300       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.942 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__4/O[3]
                         net (fo=1, routed)           0.000     3.942    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__4_n_4
    SLICE_X179Y300       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.033     4.311    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y300       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.647     3.664    
    SLICE_X179Y300       FDRE (Hold_fdre_C_D)         0.071     3.735    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.735    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_1 rise@0.000ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.177ns (63.166%)  route 0.103ns (36.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          0.785     3.664    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.100     3.764 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.103     3.867    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X179Y302       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.944 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     3.944    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__4_n_4
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.033     4.311    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.647     3.664    
    SLICE_X179Y302       FDRE (Hold_fdre_C_D)         0.071     3.735    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.735    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_1 rise@0.000ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.177ns (63.166%)  route 0.103ns (36.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          0.785     3.664    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y301       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y301       FDRE (Prop_fdre_C_Q)         0.100     3.764 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.103     3.867    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X179Y301       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.944 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     3.944    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__4_n_4
    SLICE_X179Y301       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.033     4.311    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y301       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.647     3.664    
    SLICE_X179Y301       FDRE (Hold_fdre_C_D)         0.071     3.735    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.735    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_1 rise@0.000ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.310ns
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          0.784     3.663    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X178Y303       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y303       FDRE (Prop_fdre_C_Q)         0.107     3.770 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     3.875    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X178Y303       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.032     4.310    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X178Y303       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.647     3.663    
    SLICE_X178Y303       FDRE (Hold_fdre_C_D)         0.002     3.665    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.665    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_1 rise@0.000ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          0.784     3.663    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X180Y305       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y305       FDRE (Prop_fdre_C_Q)         0.107     3.770 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     3.875    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X180Y305       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.033     4.311    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X180Y305       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.648     3.663    
    SLICE_X180Y305       FDRE (Hold_fdre_C_D)         0.002     3.665    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.665    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_1 rise@0.000ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.904%)  route 0.099ns (35.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          0.785     3.664    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y302       FDRE (Prop_fdre_C_Q)         0.100     3.764 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.099     3.863    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X179Y302       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.946 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     3.946    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__4_n_7
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.033     4.311    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y302       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism             -0.647     3.664    
    SLICE_X179Y302       FDRE (Hold_fdre_C_D)         0.071     3.735    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.735    
                         arrival time                           3.946    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_1 rise@0.000ns - pll_out0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.372%)  route 0.101ns (35.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.310ns
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          0.784     3.663    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y303       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y303       FDRE (Prop_fdre_C_Q)         0.100     3.763 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.101     3.864    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X179Y303       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.947 r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     3.947    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__4_n_7
    SLICE_X179Y303       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/O
                         net (fo=29, routed)          1.032     4.310    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/gt1_rxusrclk_in
    SLICE_X179Y303       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism             -0.647     3.663    
    SLICE_X179Y303       FDRE (Hold_fdre_C_D)         0.071     3.734    gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.734    
                         arrival time                           3.947    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_out0_1
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y25  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y10       gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk/I
Min Period        n/a     PLLE2_ADV/CLKOUT0       n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y0       gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X180Y305       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X180Y305       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X180Y305       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Max Period        n/a     PLLE2_ADV/CLKOUT0       n/a            160.000       3.103       156.897    PLLE2_ADV_X0Y0       gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X180Y305       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X180Y305       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.552       1.202      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.552       1.202      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.552       1.202      SLICE_X181Y305       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.552       1.202      SLICE_X181Y305       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.552       1.202      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.552       1.202      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.552       1.202      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.552       1.202      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.552       1.202      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.552       1.202      SLICE_X178Y303       gtx_wrapper_inst/gtwizard_0/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_out1_1
  To Clock:  pll_out1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_1 fall@3.103ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.052ns (51.584%)  route 0.987ns (48.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.313ns = ( 10.416 - 3.103 ) 
    Source Clock Delay      (SCD):    8.116ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.852     8.116    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     9.125 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.510     9.635    gtx_wrapper_inst/gtx_rxdatavalid_1
    SLICE_X189Y318       LUT4 (Prop_lut4_I1_O)        0.043     9.678 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__0/O
                         net (fo=8, routed)           0.477    10.156    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X188Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.450 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.942 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.474    10.416    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.604    11.020    
                         clock uncertainty           -0.035    10.985    
    SLICE_X188Y323       FDRE (Setup_fdre_C_R)       -0.300    10.685    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]
  -------------------------------------------------------------------
                         required time                         10.685    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_1 fall@3.103ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.052ns (51.637%)  route 0.985ns (48.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.313ns = ( 10.416 - 3.103 ) 
    Source Clock Delay      (SCD):    8.116ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.852     8.116    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     9.125 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.510     9.635    gtx_wrapper_inst/gtx_rxdatavalid_1
    SLICE_X189Y318       LUT4 (Prop_lut4_I1_O)        0.043     9.678 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__0/O
                         net (fo=8, routed)           0.475    10.154    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.450 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.942 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.474    10.416    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.604    11.020    
                         clock uncertainty           -0.035    10.985    
    SLICE_X189Y323       FDRE (Setup_fdre_C_R)       -0.300    10.685    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[1]
  -------------------------------------------------------------------
                         required time                         10.685    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_1 fall@3.103ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.052ns (51.637%)  route 0.985ns (48.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.313ns = ( 10.416 - 3.103 ) 
    Source Clock Delay      (SCD):    8.116ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.852     8.116    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     9.125 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.510     9.635    gtx_wrapper_inst/gtx_rxdatavalid_1
    SLICE_X189Y318       LUT4 (Prop_lut4_I1_O)        0.043     9.678 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__0/O
                         net (fo=8, routed)           0.475    10.154    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.450 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.942 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.474    10.416    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.604    11.020    
                         clock uncertainty           -0.035    10.985    
    SLICE_X189Y323       FDRE (Setup_fdre_C_R)       -0.300    10.685    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[3]
  -------------------------------------------------------------------
                         required time                         10.685    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_1 fall@3.103ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.052ns (51.637%)  route 0.985ns (48.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.313ns = ( 10.416 - 3.103 ) 
    Source Clock Delay      (SCD):    8.116ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.852     8.116    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     9.125 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.510     9.635    gtx_wrapper_inst/gtx_rxdatavalid_1
    SLICE_X189Y318       LUT4 (Prop_lut4_I1_O)        0.043     9.678 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__0/O
                         net (fo=8, routed)           0.475    10.154    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.450 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.942 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.474    10.416    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.604    11.020    
                         clock uncertainty           -0.035    10.985    
    SLICE_X189Y323       FDRE (Setup_fdre_C_R)       -0.300    10.685    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[4]
  -------------------------------------------------------------------
                         required time                         10.685    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_1 fall@3.103ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.052ns (51.637%)  route 0.985ns (48.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.313ns = ( 10.416 - 3.103 ) 
    Source Clock Delay      (SCD):    8.116ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.852     8.116    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     9.125 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.510     9.635    gtx_wrapper_inst/gtx_rxdatavalid_1
    SLICE_X189Y318       LUT4 (Prop_lut4_I1_O)        0.043     9.678 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__0/O
                         net (fo=8, routed)           0.475    10.154    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.450 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.942 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.474    10.416    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.604    11.020    
                         clock uncertainty           -0.035    10.985    
    SLICE_X189Y323       FDRE (Setup_fdre_C_R)       -0.300    10.685    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[5]
  -------------------------------------------------------------------
                         required time                         10.685    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_1 fall@3.103ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 1.052ns (51.969%)  route 0.972ns (48.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.314ns = ( 10.417 - 3.103 ) 
    Source Clock Delay      (SCD):    8.116ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.852     8.116    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     9.125 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.510     9.635    gtx_wrapper_inst/gtx_rxdatavalid_1
    SLICE_X189Y318       LUT4 (Prop_lut4_I1_O)        0.043     9.678 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__0/O
                         net (fo=8, routed)           0.462    10.141    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X188Y322       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.450 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.942 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.475    10.417    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y322       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.604    11.021    
                         clock uncertainty           -0.035    10.986    
    SLICE_X188Y322       FDRE (Setup_fdre_C_R)       -0.300    10.686    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_1 fall@3.103ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 1.052ns (52.191%)  route 0.964ns (47.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 10.415 - 3.103 ) 
    Source Clock Delay      (SCD):    8.116ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.852     8.116    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     9.125 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.510     9.635    gtx_wrapper_inst/gtx_rxdatavalid_1
    SLICE_X189Y318       LUT4 (Prop_lut4_I1_O)        0.043     9.678 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__0/O
                         net (fo=8, routed)           0.454    10.132    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X188Y324       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.450 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.942 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.473    10.415    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y324       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.604    11.019    
                         clock uncertainty           -0.035    10.984    
    SLICE_X188Y324       FDRE (Setup_fdre_C_R)       -0.300    10.684    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[2]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_1 fall@3.103ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 1.052ns (52.416%)  route 0.955ns (47.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 10.423 - 3.103 ) 
    Source Clock Delay      (SCD):    8.116ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.852     8.116    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATAVALID)
                                                      1.009     9.125 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXDATAVALID
                         net (fo=1, routed)           0.510     9.635    gtx_wrapper_inst/gtx_rxdatavalid_1
    SLICE_X189Y318       LUT4 (Prop_lut4_I1_O)        0.043     9.678 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__0/O
                         net (fo=8, routed)           0.445    10.123    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X188Y316       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.450 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.942 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.481    10.423    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y316       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.604    11.027    
                         clock uncertainty           -0.035    10.992    
    SLICE_X188Y316       FDRE (Setup_fdre_C_R)       -0.300    10.692    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[0]
  -------------------------------------------------------------------
                         required time                         10.692    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxusrclk2_ce_reg/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_1 fall@3.103ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 1.052ns (65.530%)  route 0.553ns (34.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.318ns = ( 10.421 - 3.103 ) 
    Source Clock Delay      (SCD):    8.116ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.852     8.116    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     9.125 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=12, routed)          0.553     9.679    genblk1[1].mac_adapter_inst/gt1_rxresetdone_out
    SLICE_X188Y319       LUT4 (Prop_lut4_I2_O)        0.043     9.722 r  genblk1[1].mac_adapter_inst/gtx_rxusrclk2_ce_i_1__0/O
                         net (fo=1, routed)           0.000     9.722    genblk1[1].mac_adapter_inst/gtx_rxusrclk2_ce_i_1__0_n_0
    SLICE_X188Y319       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxusrclk2_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     4.436    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     4.519 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     6.377    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.450 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.409     8.859    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.942 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.479    10.421    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y319       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxusrclk2_ce_reg/C  (IS_INVERTED)
                         clock pessimism              0.604    11.025    
                         clock uncertainty           -0.035    10.990    
    SLICE_X188Y319       FDRE (Setup_fdre_C_D)        0.038    11.028    genblk1[1].mac_adapter_inst/gtx_rxusrclk2_ce_reg
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_1 rise@6.206ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.181ns (35.576%)  route 2.139ns (64.424%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.859ns = ( 14.065 - 6.206 ) 
    Source Clock Delay      (SCD):    8.116ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           2.024     3.550    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.627 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.544     6.171    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     6.264 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.852     8.116    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADER[0])
                                                      1.009     9.125 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXHEADER[0]
                         net (fo=2, routed)           0.553     9.678    gtx_wrapper_inst/gtx_rxheader[1][0]
    SLICE_X187Y317       LUT2 (Prop_lut2_I1_O)        0.043     9.721 f  gtx_wrapper_inst/sh_count_reg[5]_i_5/O
                         net (fo=2, routed)           0.439    10.161    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_next13_out
    SLICE_X187Y316       LUT6 (Prop_lut6_I0_O)        0.043    10.204 f  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_4__0/O
                         net (fo=6, routed)           0.343    10.546    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_4__0_n_0
    SLICE_X188Y317       LUT6 (Prop_lut6_I0_O)        0.043    10.589 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_i_1__0/O
                         net (fo=9, routed)           0.312    10.901    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_i_1__0_n_0
    SLICE_X188Y316       LUT4 (Prop_lut4_I1_O)        0.043    10.944 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.492    11.436    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__0_n_0
    SLICE_X187Y315       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.858     9.480    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.553 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.409    11.962    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    12.045 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.566    13.611    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X188Y319       LUT2 (Prop_lut2_I1_O)        0.036    13.647 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__0/O
                         net (fo=17, routed)          0.417    14.065    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X187Y315       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
                         clock pessimism              0.425    14.490    
                         clock uncertainty           -0.035    14.454    
    SLICE_X187Y315       FDRE (Setup_fdre_C_R)       -0.304    14.150    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  2.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_1 fall@3.103ns - pll_out1_1 fall@3.103ns)
  Data Path Delay:        0.265ns  (logic 0.135ns (50.932%)  route 0.130ns (49.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 7.399 - 3.103 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 6.755 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     4.715    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.765 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.191     5.956    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     5.982 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.773     6.755    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y323       FDRE (Prop_fdre_C_Q)         0.107     6.862 r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[4]/Q
                         net (fo=4, routed)           0.130     6.992    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg__0__0[4]
    SLICE_X189Y323       LUT5 (Prop_lut5_I4_O)        0.028     7.020 r  genblk1[1].mac_adapter_inst/gtx_rxsequence[4]_i_1__0/O
                         net (fo=1, routed)           0.000     7.020    genblk1[1].mac_adapter_inst/p_0_in__2[4]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     5.036    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.089 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.262     6.351    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     6.381 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.018     7.399    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.644     6.755    
    SLICE_X189Y323       FDRE (Hold_fdre_C_D)         0.069     6.824    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.824    
                         arrival time                           7.020    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_1 fall@3.103ns - pll_out1_1 fall@3.103ns)
  Data Path Delay:        0.277ns  (logic 0.135ns (48.803%)  route 0.142ns (51.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 7.399 - 3.103 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 6.756 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     4.715    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.765 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.191     5.956    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     5.982 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.774     6.756    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y322       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y322       FDRE (Prop_fdre_C_Q)         0.107     6.863 r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/Q
                         net (fo=3, routed)           0.142     7.005    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg__0__0[6]
    SLICE_X188Y323       LUT3 (Prop_lut3_I1_O)        0.028     7.033 r  genblk1[1].mac_adapter_inst/gtx_rxsequence[7]_i_2__0/O
                         net (fo=1, routed)           0.000     7.033    genblk1[1].mac_adapter_inst/p_0_in__2[7]
    SLICE_X188Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     5.036    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.089 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.262     6.351    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     6.381 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.018     7.399    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.633     6.766    
    SLICE_X188Y323       FDRE (Hold_fdre_C_D)         0.068     6.834    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.834    
                         arrival time                           7.033    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_1 fall@3.103ns - pll_out1_1 fall@3.103ns)
  Data Path Delay:        0.279ns  (logic 0.135ns (48.352%)  route 0.144ns (51.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 7.398 - 3.103 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 6.755 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     4.715    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.765 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.191     5.956    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     5.982 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.773     6.755    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y323       FDRE (Prop_fdre_C_Q)         0.107     6.862 r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[1]/Q
                         net (fo=7, routed)           0.144     7.006    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg__0__0[1]
    SLICE_X188Y324       LUT3 (Prop_lut3_I1_O)        0.028     7.034 r  genblk1[1].mac_adapter_inst/gtx_rxsequence[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.034    genblk1[1].mac_adapter_inst/p_0_in__2[2]
    SLICE_X188Y324       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     5.036    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.089 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.262     6.351    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     6.381 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.017     7.398    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y324       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.633     6.765    
    SLICE_X188Y324       FDRE (Hold_fdre_C_D)         0.068     6.833    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.833    
                         arrival time                           7.034    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_1 fall@3.103ns - pll_out1_1 fall@3.103ns)
  Data Path Delay:        0.271ns  (logic 0.135ns (49.784%)  route 0.136ns (50.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 7.399 - 3.103 ) 
    Source Clock Delay      (SCD):    3.652ns = ( 6.755 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     4.715    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.765 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.191     5.956    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     5.982 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.773     6.755    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y323       FDRE (Prop_fdre_C_Q)         0.107     6.862 r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[3]/Q
                         net (fo=5, routed)           0.136     6.998    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg__0__0[3]
    SLICE_X189Y323       LUT4 (Prop_lut4_I3_O)        0.028     7.026 r  genblk1[1].mac_adapter_inst/gtx_rxsequence[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.026    genblk1[1].mac_adapter_inst/p_0_in__2[3]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     5.036    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.089 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.262     6.351    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     6.381 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.018     7.399    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y323       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.644     6.755    
    SLICE_X189Y323       FDRE (Hold_fdre_C_D)         0.068     6.823    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.823    
                         arrival time                           7.026    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_1 rise@0.000ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.659ns
    Source Clock Delay      (SCD):    3.960ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.830     3.709    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X188Y319       LUT2 (Prop_lut2_I1_O)        0.028     3.737 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__0/O
                         net (fo=17, routed)          0.222     3.960    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X187Y316       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y316       FDRE (Prop_fdre_C_Q)         0.100     4.060 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/Q
                         net (fo=3, routed)           0.136     4.196    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]
    SLICE_X187Y316       LUT4 (Prop_lut4_I3_O)        0.028     4.224 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_3__0/O
                         net (fo=1, routed)           0.000     4.224    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/p_0_in[3]
    SLICE_X187Y316       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.084     4.362    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X188Y319       LUT2 (Prop_lut2_I1_O)        0.035     4.397 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__0/O
                         net (fo=17, routed)          0.261     4.659    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X187Y316       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/C
                         clock pessimism             -0.699     3.960    
    SLICE_X187Y316       FDRE (Hold_fdre_C_D)         0.060     4.020    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.020    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_1 rise@0.000ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.968%)  route 0.139ns (52.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.665ns
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.830     3.709    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X188Y319       LUT2 (Prop_lut2_I1_O)        0.028     3.737 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__0/O
                         net (fo=17, routed)          0.225     3.962    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X184Y317       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y317       FDRE (Prop_fdre_C_Q)         0.100     4.062 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.139     4.201    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg_n_0_[3]
    SLICE_X184Y317       LUT6 (Prop_lut6_I3_O)        0.028     4.229 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.229    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[3]_i_1__0_n_0
    SLICE_X184Y317       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.084     4.362    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X188Y319       LUT2 (Prop_lut2_I1_O)        0.035     4.397 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__0/O
                         net (fo=17, routed)          0.268     4.665    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X184Y317       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
                         clock pessimism             -0.703     3.962    
    SLICE_X184Y317       FDRE (Hold_fdre_C_D)         0.061     4.023    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.023    
                         arrival time                           4.229    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_1 rise@0.000ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.988%)  route 0.209ns (62.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.830     3.709    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X188Y319       LUT2 (Prop_lut2_I1_O)        0.028     3.737 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__0/O
                         net (fo=17, routed)          0.225     3.962    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X184Y317       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y317       FDRE (Prop_fdre_C_Q)         0.100     4.062 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.209     4.271    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg_n_0_[0]
    SLICE_X184Y316       LUT5 (Prop_lut5_I1_O)        0.028     4.299 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.299    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[4]_i_1__0_n_0
    SLICE_X184Y316       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.084     4.362    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X188Y319       LUT2 (Prop_lut2_I1_O)        0.035     4.397 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__0/O
                         net (fo=17, routed)          0.317     4.714    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X184Y316       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/C
                         clock pessimism             -0.683     4.031    
    SLICE_X184Y316       FDRE (Hold_fdre_C_D)         0.060     4.091    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.091    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_1 rise@0.000ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.515%)  route 0.141ns (52.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.609ns
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.830     3.709    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X188Y319       LUT2 (Prop_lut2_I1_O)        0.028     3.737 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__0/O
                         net (fo=17, routed)          0.182     3.919    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X188Y318       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y318       FDRE (Prop_fdre_C_Q)         0.100     4.019 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.141     4.161    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[3]
    SLICE_X188Y318       LUT5 (Prop_lut5_I0_O)        0.028     4.189 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.189    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[3]_i_1__0_n_0
    SLICE_X188Y318       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.084     4.362    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X188Y319       LUT2 (Prop_lut2_I1_O)        0.035     4.397 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__0/O
                         net (fo=17, routed)          0.212     4.609    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X188Y318       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/C
                         clock pessimism             -0.690     3.919    
    SLICE_X188Y318       FDRE (Hold_fdre_C_D)         0.060     3.979    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.979    
                         arrival time                           4.189    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_1 fall@3.103ns - pll_out1_1 fall@3.103ns)
  Data Path Delay:        0.278ns  (logic 0.135ns (48.638%)  route 0.143ns (51.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 7.401 - 3.103 ) 
    Source Clock Delay      (SCD):    3.653ns = ( 6.756 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     3.885    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     3.911 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     4.715    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.765 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.191     5.956    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     5.982 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.774     6.756    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y322       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y322       FDRE (Prop_fdre_C_Q)         0.107     6.863 r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/Q
                         net (fo=3, routed)           0.143     7.006    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg__0__0[6]
    SLICE_X188Y322       LUT2 (Prop_lut2_I1_O)        0.028     7.034 r  genblk1[1].mac_adapter_inst/gtx_rxsequence[6]_i_1__0/O
                         net (fo=1, routed)           0.000     7.034    genblk1[1].mac_adapter_inst/p_0_in__2[6]
    SLICE_X188Y322       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     3.929    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.959 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     5.036    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.089 f  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.262     6.351    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     6.381 f  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.020     7.401    genblk1[1].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y322       FDRE                                         r  genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.645     6.756    
    SLICE_X188Y322       FDRE (Hold_fdre_C_D)         0.068     6.824    genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.824    
                         arrival time                           7.034    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_1 rise@0.000ns - pll_out1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.633%)  route 0.212ns (62.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           0.804     1.612    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.662 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.191     2.853    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     2.879 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.830     3.709    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X188Y319       LUT2 (Prop_lut2_I1_O)        0.028     3.737 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__0/O
                         net (fo=17, routed)          0.225     3.962    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X184Y317       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y317       FDRE (Prop_fdre_C_Q)         0.100     4.062 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.212     4.274    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg_n_0_[0]
    SLICE_X184Y316       LUT6 (Prop_lut6_I3_O)        0.028     4.302 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_3__0/O
                         net (fo=1, routed)           0.000     4.302    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_3__0_n_0
    SLICE_X184Y316       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_1/gtoutclk_in
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtoutlck/O
                         net (fo=1, routed)           1.077     1.933    gtx_wrapper_inst/gtwizard_usrclk_1/pll_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.986 r  gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.262     3.248    gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     3.278 r  gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.084     4.362    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X188Y319       LUT2 (Prop_lut2_I1_O)        0.035     4.397 r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__0/O
                         net (fo=17, routed)          0.317     4.714    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X184Y316       FDRE                                         r  genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[5]/C
                         clock pessimism             -0.683     4.031    
    SLICE_X184Y316       FDRE (Hold_fdre_C_D)         0.060     4.091    genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.091    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_out1_1
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            6.204         6.206       0.002      GTXE2_CHANNEL_X0Y25  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.409         6.206       4.797      BUFGCTRL_X0Y11       gtx_wrapper_inst/gtwizard_usrclk_1/bufg_gtusrclk2/I
Min Period        n/a     PLLE2_ADV/CLKOUT1        n/a            1.071         6.206       5.135      PLLE2_ADV_X0Y0       gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         6.206       5.456      SLICE_X188Y316       genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X189Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/rx_block_lock_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X187Y318       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1        n/a            160.000       6.206       153.794    PLLE2_ADV_X0Y0       gtx_wrapper_inst/gtwizard_usrclk_1/plle2_base_0/CLKOUT1
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X188Y316       genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X188Y316       genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X187Y316       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X188Y318       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X188Y318       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X188Y318       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X187Y318       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y317       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X187Y315       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X187Y315       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X187Y315       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X187Y316       genblk1[1].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X189Y323       genblk1[1].mac_adapter_inst/gtx_rxsequence_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
  To Clock:  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y22  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y28       gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/I
Min Period        n/a     PLLE2_ADV/CLKIN1        n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y1       gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1        n/a            52.633        3.103       49.530     PLLE2_ADV_X0Y1       gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y1       gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1        n/a            1.000         1.552       0.552      PLLE2_ADV_X0Y1       gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1        n/a            1.000         1.552       0.552      PLLE2_ADV_X0Y1       gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1        n/a            1.000         1.552       0.552      PLLE2_ADV_X0Y1       gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb_2
  To Clock:  pll_clkfb_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb_2
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y1  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y1  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        3.103       49.530     PLLE2_ADV_X0Y1  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       3.103       156.897    PLLE2_ADV_X0Y1  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_out0_2
  To Clock:  pll_out0_2

Setup :            0  Failing Endpoints,  Worst Slack        1.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_2 rise@3.103ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.388ns (23.490%)  route 1.264ns (76.510%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.478ns = ( 9.581 - 3.103 ) 
    Source Clock Delay      (SCD):    7.043ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.527     7.043    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y287       FDRE (Prop_fdre_C_Q)         0.259     7.302 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.546     7.848    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X181Y287       LUT6 (Prop_lut6_I2_O)        0.043     7.891 f  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5/O
                         net (fo=1, routed)           0.149     8.040    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5_n_0
    SLICE_X181Y287       LUT5 (Prop_lut5_I4_O)        0.043     8.083 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5/O
                         net (fo=2, routed)           0.187     8.270    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5_n_0
    SLICE_X181Y286       LUT2 (Prop_lut2_I0_O)        0.043     8.313 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5/O
                         net (fo=13, routed)          0.381     8.695    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0
    SLICE_X180Y289       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.065 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.083     8.226 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.355     9.581    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y289       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.541    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X180Y289       FDRE (Setup_fdre_C_CE)      -0.178     9.909    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_2 rise@3.103ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.388ns (23.649%)  route 1.253ns (76.351%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.043ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.527     7.043    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y287       FDRE (Prop_fdre_C_Q)         0.259     7.302 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.546     7.848    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X181Y287       LUT6 (Prop_lut6_I2_O)        0.043     7.891 f  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5/O
                         net (fo=1, routed)           0.149     8.040    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5_n_0
    SLICE_X181Y287       LUT5 (Prop_lut5_I4_O)        0.043     8.083 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5/O
                         net (fo=2, routed)           0.187     8.270    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5_n_0
    SLICE_X181Y286       LUT2 (Prop_lut2_I0_O)        0.043     8.313 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5/O
                         net (fo=13, routed)          0.370     8.684    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.065 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.083     8.226 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.354     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.541    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X180Y288       FDRE (Setup_fdre_C_CE)      -0.178     9.908    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_2 rise@3.103ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.388ns (23.649%)  route 1.253ns (76.351%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.043ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.527     7.043    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y287       FDRE (Prop_fdre_C_Q)         0.259     7.302 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.546     7.848    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X181Y287       LUT6 (Prop_lut6_I2_O)        0.043     7.891 f  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5/O
                         net (fo=1, routed)           0.149     8.040    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5_n_0
    SLICE_X181Y287       LUT5 (Prop_lut5_I4_O)        0.043     8.083 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5/O
                         net (fo=2, routed)           0.187     8.270    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5_n_0
    SLICE_X181Y286       LUT2 (Prop_lut2_I0_O)        0.043     8.313 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5/O
                         net (fo=13, routed)          0.370     8.684    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.065 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.083     8.226 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.354     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.541    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X180Y288       FDRE (Setup_fdre_C_CE)      -0.178     9.908    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_2 rise@3.103ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.388ns (23.649%)  route 1.253ns (76.351%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.043ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.527     7.043    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y287       FDRE (Prop_fdre_C_Q)         0.259     7.302 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.546     7.848    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X181Y287       LUT6 (Prop_lut6_I2_O)        0.043     7.891 f  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5/O
                         net (fo=1, routed)           0.149     8.040    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5_n_0
    SLICE_X181Y287       LUT5 (Prop_lut5_I4_O)        0.043     8.083 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5/O
                         net (fo=2, routed)           0.187     8.270    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5_n_0
    SLICE_X181Y286       LUT2 (Prop_lut2_I0_O)        0.043     8.313 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5/O
                         net (fo=13, routed)          0.370     8.684    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.065 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.083     8.226 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.354     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.541    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X180Y288       FDRE (Setup_fdre_C_CE)      -0.178     9.908    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_2 rise@3.103ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.388ns (23.649%)  route 1.253ns (76.351%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.043ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.527     7.043    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y287       FDRE (Prop_fdre_C_Q)         0.259     7.302 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.546     7.848    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X181Y287       LUT6 (Prop_lut6_I2_O)        0.043     7.891 f  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5/O
                         net (fo=1, routed)           0.149     8.040    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5_n_0
    SLICE_X181Y287       LUT5 (Prop_lut5_I4_O)        0.043     8.083 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5/O
                         net (fo=2, routed)           0.187     8.270    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5_n_0
    SLICE_X181Y286       LUT2 (Prop_lut2_I0_O)        0.043     8.313 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5/O
                         net (fo=13, routed)          0.370     8.684    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.065 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.083     8.226 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.354     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.541    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X180Y288       FDRE (Setup_fdre_C_CE)      -0.178     9.908    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_2 rise@3.103ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.388ns (24.469%)  route 1.198ns (75.531%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.043ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.527     7.043    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y287       FDRE (Prop_fdre_C_Q)         0.259     7.302 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.546     7.848    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X181Y287       LUT6 (Prop_lut6_I2_O)        0.043     7.891 f  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5/O
                         net (fo=1, routed)           0.149     8.040    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5_n_0
    SLICE_X181Y287       LUT5 (Prop_lut5_I4_O)        0.043     8.083 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5/O
                         net (fo=2, routed)           0.187     8.270    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5_n_0
    SLICE_X181Y286       LUT2 (Prop_lut2_I0_O)        0.043     8.313 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5/O
                         net (fo=13, routed)          0.315     8.629    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0
    SLICE_X180Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.065 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.083     8.226 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.354     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.541    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X180Y286       FDRE (Setup_fdre_C_CE)      -0.178     9.908    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_2 rise@3.103ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.388ns (24.469%)  route 1.198ns (75.531%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.043ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.527     7.043    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y287       FDRE (Prop_fdre_C_Q)         0.259     7.302 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.546     7.848    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X181Y287       LUT6 (Prop_lut6_I2_O)        0.043     7.891 f  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5/O
                         net (fo=1, routed)           0.149     8.040    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5_n_0
    SLICE_X181Y287       LUT5 (Prop_lut5_I4_O)        0.043     8.083 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5/O
                         net (fo=2, routed)           0.187     8.270    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5_n_0
    SLICE_X181Y286       LUT2 (Prop_lut2_I0_O)        0.043     8.313 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5/O
                         net (fo=13, routed)          0.315     8.629    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0
    SLICE_X180Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.065 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.083     8.226 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.354     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.541    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X180Y286       FDRE (Setup_fdre_C_CE)      -0.178     9.908    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_2 rise@3.103ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.388ns (24.469%)  route 1.198ns (75.531%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.043ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.527     7.043    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y287       FDRE (Prop_fdre_C_Q)         0.259     7.302 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.546     7.848    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X181Y287       LUT6 (Prop_lut6_I2_O)        0.043     7.891 f  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5/O
                         net (fo=1, routed)           0.149     8.040    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5_n_0
    SLICE_X181Y287       LUT5 (Prop_lut5_I4_O)        0.043     8.083 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5/O
                         net (fo=2, routed)           0.187     8.270    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5_n_0
    SLICE_X181Y286       LUT2 (Prop_lut2_I0_O)        0.043     8.313 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5/O
                         net (fo=13, routed)          0.315     8.629    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0
    SLICE_X180Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.065 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.083     8.226 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.354     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.541    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X180Y286       FDRE (Setup_fdre_C_CE)      -0.178     9.908    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_2 rise@3.103ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.388ns (24.469%)  route 1.198ns (75.531%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.043ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.527     7.043    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y287       FDRE (Prop_fdre_C_Q)         0.259     7.302 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.546     7.848    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X181Y287       LUT6 (Prop_lut6_I2_O)        0.043     7.891 f  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5/O
                         net (fo=1, routed)           0.149     8.040    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5_n_0
    SLICE_X181Y287       LUT5 (Prop_lut5_I4_O)        0.043     8.083 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5/O
                         net (fo=2, routed)           0.187     8.270    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5_n_0
    SLICE_X181Y286       LUT2 (Prop_lut2_I0_O)        0.043     8.313 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5/O
                         net (fo=13, routed)          0.315     8.629    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0
    SLICE_X180Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.065 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.083     8.226 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.354     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.541    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X180Y286       FDRE (Setup_fdre_C_CE)      -0.178     9.908    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_2 rise@3.103ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.388ns (24.807%)  route 1.176ns (75.193%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.043ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.527     7.043    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y288       FDRE (Prop_fdre_C_Q)         0.259     7.302 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.524     7.826    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X181Y287       LUT6 (Prop_lut6_I3_O)        0.043     7.869 f  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5/O
                         net (fo=1, routed)           0.149     8.018    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_7__5_n_0
    SLICE_X181Y287       LUT5 (Prop_lut5_I4_O)        0.043     8.061 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5/O
                         net (fo=2, routed)           0.187     8.249    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_4__5_n_0
    SLICE_X181Y286       LUT2 (Prop_lut2_I0_O)        0.043     8.292 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5/O
                         net (fo=13, routed)          0.315     8.607    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.065 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.083     8.226 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          1.354     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.541    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X180Y287       FDRE (Setup_fdre_C_CE)      -0.178     9.908    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  1.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_2 rise@0.000ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.700     3.143    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X183Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y286       FDRE (Prop_fdre_C_Q)         0.100     3.243 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.298    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X183Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.928     3.745    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/gt2_rxusrclk_in
    SLICE_X183Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.602     3.143    
    SLICE_X183Y286       FDRE (Hold_fdre_C_D)         0.047     3.190    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_2 rise@0.000ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.700     3.143    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y285       FDRE (Prop_fdre_C_Q)         0.100     3.243 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.298    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.928     3.745    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.602     3.143    
    SLICE_X181Y285       FDRE (Hold_fdre_C_D)         0.047     3.190    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_2 rise@0.000ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.700     3.143    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X181Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y286       FDRE (Prop_fdre_C_Q)         0.100     3.243 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.136     3.379    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X181Y286       LUT4 (Prop_lut4_I0_O)        0.028     3.407 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/time_out_wait_bypass_i_1__5/O
                         net (fo=1, routed)           0.000     3.407    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/time_out_wait_bypass_i_1__5_n_0
    SLICE_X181Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.928     3.745    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X181Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.602     3.143    
    SLICE_X181Y286       FDRE (Hold_fdre_C_D)         0.060     3.203    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_2 rise@0.000ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.794%)  route 0.114ns (37.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.748ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.702     3.145    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y288       FDRE (Prop_fdre_C_Q)         0.118     3.263 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.114     3.377    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X180Y288       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     3.452 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     3.452    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__5_n_5
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.931     3.748    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.603     3.145    
    SLICE_X180Y288       FDRE (Hold_fdre_C_D)         0.092     3.237    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_2 rise@0.000ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.700     3.143    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y286       FDRE (Prop_fdre_C_Q)         0.118     3.261 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.115     3.376    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X180Y286       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     3.451 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__5/O[2]
                         net (fo=1, routed)           0.000     3.451    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__5_n_5
    SLICE_X180Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.928     3.745    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y286       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism             -0.602     3.143    
    SLICE_X180Y286       FDRE (Hold_fdre_C_D)         0.092     3.235    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_2 rise@0.000ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.746ns
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.701     3.144    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y287       FDRE (Prop_fdre_C_Q)         0.118     3.262 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.116     3.378    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X180Y287       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     3.453 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     3.453    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__5_n_5
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.929     3.746    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y287       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism             -0.602     3.144    
    SLICE_X180Y287       FDRE (Hold_fdre_C_D)         0.092     3.236    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_2 rise@0.000ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.379%)  route 0.183ns (64.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.700     3.143    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y285       FDRE (Prop_fdre_C_Q)         0.100     3.243 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.183     3.426    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync4
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.928     3.745    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
                         clock pessimism             -0.602     3.143    
    SLICE_X181Y285       FDRE (Hold_fdre_C_D)         0.047     3.190    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_2 rise@0.000ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.894%)  route 0.143ns (61.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.700     3.143    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y285       FDRE (Prop_fdre_C_Q)         0.091     3.234 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.143     3.377    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync5
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.928     3.745    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                         clock pessimism             -0.602     3.143    
    SLICE_X181Y285       FDRE (Hold_fdre_C_D)        -0.003     3.140    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_2 rise@0.000ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.695%)  route 0.144ns (61.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.700     3.143    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y285       FDRE (Prop_fdre_C_Q)         0.091     3.234 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/Q
                         net (fo=1, routed)           0.144     3.378    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync3
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.928     3.745    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt2_rxusrclk_in
    SLICE_X181Y285       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
                         clock pessimism             -0.602     3.143    
    SLICE_X181Y285       FDRE (Hold_fdre_C_D)        -0.004     3.139    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_2 rise@0.000ns - pll_out0_2 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.219ns (65.695%)  route 0.114ns (34.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.748ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.702     3.145    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y288       FDRE (Prop_fdre_C_Q)         0.118     3.263 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.114     3.377    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X180Y288       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     3.478 r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     3.478    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__5_n_4
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/O
                         net (fo=29, routed)          0.931     3.748    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/gt2_rxusrclk_in
    SLICE_X180Y288       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.603     3.145    
    SLICE_X180Y288       FDRE (Hold_fdre_C_D)         0.092     3.237    gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_out0_2
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y22  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y12       gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk/I
Min Period        n/a     PLLE2_ADV/CLKOUT0       n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y1       gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X181Y285       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X181Y285       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X181Y285       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.700         3.103       2.403      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0       n/a            160.000       3.103       156.897    PLLE2_ADV_X0Y1       gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X181Y285       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X181Y285       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X181Y285       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.552       1.152      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.552       1.152      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.552       1.152      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.552       1.152      SLICE_X181Y285       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X181Y285       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X183Y286       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X181Y285       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X181Y285       gtx_wrapper_inst/gtwizard_0/inst/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_out1_2
  To Clock:  pll_out1_2

Setup :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_2 fall@3.103ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 1.052ns (54.522%)  route 0.878ns (45.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.696     7.212    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_rxusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     8.221 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.447     8.669    gtx_wrapper_inst/gtx_rxheadervalid_2
    SLICE_X188Y285       LUT4 (Prop_lut4_I2_O)        0.043     8.712 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__1/O
                         net (fo=8, routed)           0.430     9.142    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X187Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.065 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.083     8.226 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.354     9.580    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X187Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.516    10.096    
                         clock uncertainty           -0.035    10.061    
    SLICE_X187Y287       FDRE (Setup_fdre_C_R)       -0.300     9.761    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]
  -------------------------------------------------------------------
                         required time                          9.761    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_2 fall@3.103ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 1.052ns (54.522%)  route 0.878ns (45.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.696     7.212    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_rxusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     8.221 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.447     8.669    gtx_wrapper_inst/gtx_rxheadervalid_2
    SLICE_X188Y285       LUT4 (Prop_lut4_I2_O)        0.043     8.712 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__1/O
                         net (fo=8, routed)           0.430     9.142    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X187Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.065 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.083     8.226 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.354     9.580    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X187Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.516    10.096    
                         clock uncertainty           -0.035    10.061    
    SLICE_X187Y287       FDRE (Setup_fdre_C_R)       -0.300     9.761    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]
  -------------------------------------------------------------------
                         required time                          9.761    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_2 fall@3.103ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 1.052ns (55.776%)  route 0.834ns (44.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.696     7.212    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_rxusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     8.221 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.447     8.669    gtx_wrapper_inst/gtx_rxheadervalid_2
    SLICE_X188Y285       LUT4 (Prop_lut4_I2_O)        0.043     8.712 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__1/O
                         net (fo=8, routed)           0.387     9.099    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X188Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.065 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.083     8.226 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.354     9.580    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.542    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X188Y287       FDRE (Setup_fdre_C_R)       -0.300     9.787    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[4]
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_2 fall@3.103ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 1.052ns (55.776%)  route 0.834ns (44.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.696     7.212    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_rxusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     8.221 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.447     8.669    gtx_wrapper_inst/gtx_rxheadervalid_2
    SLICE_X188Y285       LUT4 (Prop_lut4_I2_O)        0.043     8.712 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__1/O
                         net (fo=8, routed)           0.387     9.099    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X188Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.065 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.083     8.226 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.354     9.580    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.542    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X188Y287       FDRE (Setup_fdre_C_R)       -0.300     9.787    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[5]
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_2 fall@3.103ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 1.052ns (55.838%)  route 0.832ns (44.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.696     7.212    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_rxusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     8.221 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.447     8.669    gtx_wrapper_inst/gtx_rxheadervalid_2
    SLICE_X188Y285       LUT4 (Prop_lut4_I2_O)        0.043     8.712 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__1/O
                         net (fo=8, routed)           0.385     9.096    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X189Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.065 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.083     8.226 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.354     9.580    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.542    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X189Y287       FDRE (Setup_fdre_C_R)       -0.300     9.787    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[0]
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_2 fall@3.103ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 1.052ns (55.838%)  route 0.832ns (44.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.696     7.212    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_rxusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     8.221 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.447     8.669    gtx_wrapper_inst/gtx_rxheadervalid_2
    SLICE_X188Y285       LUT4 (Prop_lut4_I2_O)        0.043     8.712 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__1/O
                         net (fo=8, routed)           0.385     9.096    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X189Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.065 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.083     8.226 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.354     9.580    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.542    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X189Y287       FDRE (Setup_fdre_C_R)       -0.300     9.787    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[1]
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_2 fall@3.103ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 1.052ns (55.838%)  route 0.832ns (44.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.696     7.212    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_rxusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     8.221 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.447     8.669    gtx_wrapper_inst/gtx_rxheadervalid_2
    SLICE_X188Y285       LUT4 (Prop_lut4_I2_O)        0.043     8.712 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__1/O
                         net (fo=8, routed)           0.385     9.096    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X189Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.065 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.083     8.226 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.354     9.580    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.542    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X189Y287       FDRE (Setup_fdre_C_R)       -0.300     9.787    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[2]
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_2 fall@3.103ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 1.052ns (55.838%)  route 0.832ns (44.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.696     7.212    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_rxusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     8.221 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.447     8.669    gtx_wrapper_inst/gtx_rxheadervalid_2
    SLICE_X188Y285       LUT4 (Prop_lut4_I2_O)        0.043     8.712 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__1/O
                         net (fo=8, routed)           0.385     9.096    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X189Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.065 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.083     8.226 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.354     9.580    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.542    10.122    
                         clock uncertainty           -0.035    10.087    
    SLICE_X189Y287       FDRE (Setup_fdre_C_R)       -0.300     9.787    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[3]
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxusrclk2_ce_reg/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_2 fall@3.103ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 1.052ns (65.302%)  route 0.559ns (34.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.477ns = ( 9.580 - 3.103 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.696     7.212    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_rxusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     8.221 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=12, routed)          0.559     8.780    genblk1[2].mac_adapter_inst/gt2_rxresetdone_out
    SLICE_X187Y286       LUT4 (Prop_lut4_I2_O)        0.043     8.823 r  genblk1[2].mac_adapter_inst/gtx_rxusrclk2_ce_i_1__1/O
                         net (fo=1, routed)           0.000     8.823    genblk1[2].mac_adapter_inst/gtx_rxusrclk2_ce_i_1__1_n_0
    SLICE_X187Y286       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxusrclk2_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     5.992    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.065 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.078     8.143    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.083     8.226 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.354     9.580    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X187Y286       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxusrclk2_ce_reg/C  (IS_INVERTED)
                         clock pessimism              0.516    10.096    
                         clock uncertainty           -0.035    10.061    
    SLICE_X187Y286       FDRE (Setup_fdre_C_D)        0.038    10.099    genblk1[2].mac_adapter_inst/gtx_rxusrclk2_ce_reg
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_2 rise@6.206ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 1.181ns (35.316%)  route 2.163ns (64.684%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.844ns = ( 13.050 - 6.206 ) 
    Source Clock Delay      (SCD):    7.212ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.852     3.141    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.218 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.205     5.423    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.093     5.516 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.696     7.212    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_rxusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADER[1])
                                                      1.009     8.221 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXHEADER[1]
                         net (fo=2, routed)           0.552     8.773    gtx_wrapper_inst/gtx_rxheader[2][1]
    SLICE_X187Y284       LUT2 (Prop_lut2_I0_O)        0.043     8.816 f  gtx_wrapper_inst/sh_count_reg[5]_i_5__0/O
                         net (fo=2, routed)           0.189     9.005    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_next13_out
    SLICE_X187Y283       LUT6 (Prop_lut6_I0_O)        0.043     9.048 f  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_4__1/O
                         net (fo=6, routed)           0.716     9.764    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_4__1_n_0
    SLICE_X187Y277       LUT6 (Prop_lut6_I0_O)        0.043     9.807 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_i_1__1/O
                         net (fo=9, routed)           0.471    10.278    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_i_1__1_n_0
    SLICE_X187Y283       LUT4 (Prop_lut4_I1_O)        0.043    10.321 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.235    10.557    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__1_n_0
    SLICE_X186Y283       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     7.324    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     7.407 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.688     9.095    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.168 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.078    11.246    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.083    11.329 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.437    12.766    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.036    12.802 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.249    13.050    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X186Y283       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
                         clock pessimism              0.393    13.443    
                         clock uncertainty           -0.035    13.408    
    SLICE_X186Y283       FDRE (Setup_fdre_C_R)       -0.281    13.127    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.127    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  2.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_2 rise@0.000ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.680%)  route 0.110ns (46.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.750     3.193    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.028     3.221 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.197     3.417    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X185Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y282       FDRE (Prop_fdre_C_Q)         0.100     3.517 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.110     3.628    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg_n_0_[3]
    SLICE_X186Y282       LUT6 (Prop_lut6_I4_O)        0.028     3.656 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_3__1/O
                         net (fo=1, routed)           0.000     3.656    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_3__1_n_0
    SLICE_X186Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.986     3.803    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.035     3.838 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.195     4.033    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X186Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[5]/C
                         clock pessimism             -0.617     3.416    
    SLICE_X186Y282       FDRE (Hold_fdre_C_D)         0.087     3.503    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.503    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_2 rise@0.000ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.455%)  route 0.111ns (46.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.750     3.193    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.028     3.221 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.197     3.417    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X185Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y282       FDRE (Prop_fdre_C_Q)         0.100     3.517 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.111     3.629    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg_n_0_[3]
    SLICE_X186Y282       LUT5 (Prop_lut5_I0_O)        0.028     3.657 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.657    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[4]_i_1__1_n_0
    SLICE_X186Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.986     3.803    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.035     3.838 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.195     4.033    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X186Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/C
                         clock pessimism             -0.617     3.416    
    SLICE_X186Y282       FDRE (Hold_fdre_C_D)         0.087     3.503    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.503    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_2 fall@3.103ns - pll_out1_2 fall@3.103ns)
  Data Path Delay:        0.239ns  (logic 0.135ns (56.470%)  route 0.104ns (43.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 6.849 - 3.103 ) 
    Source Clock Delay      (SCD):    3.145ns = ( 6.248 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     3.688    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     3.714 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     4.466    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.516 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.004     5.520    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     5.546 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.702     6.248    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y287       FDRE (Prop_fdre_C_Q)         0.107     6.355 r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[2]/Q
                         net (fo=6, routed)           0.104     6.459    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg__0[2]
    SLICE_X188Y287       LUT6 (Prop_lut6_I3_O)        0.028     6.487 r  genblk1[2].mac_adapter_inst/gtx_rxsequence[5]_i_1__1/O
                         net (fo=1, routed)           0.000     6.487    genblk1[2].mac_adapter_inst/p_0_in__2[5]
    SLICE_X188Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     3.729    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     3.759 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     4.764    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.817 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.073     5.890    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     5.920 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.929     6.849    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.590     6.259    
    SLICE_X188Y287       FDRE (Hold_fdre_C_D)         0.068     6.327    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.327    
                         arrival time                           6.487    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_2 fall@3.103ns - pll_out1_2 fall@3.103ns)
  Data Path Delay:        0.239ns  (logic 0.135ns (56.449%)  route 0.104ns (43.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 6.849 - 3.103 ) 
    Source Clock Delay      (SCD):    3.145ns = ( 6.248 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     3.688    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     3.714 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     4.466    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.516 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.004     5.520    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     5.546 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.702     6.248    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X189Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y287       FDRE (Prop_fdre_C_Q)         0.107     6.355 r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[2]/Q
                         net (fo=6, routed)           0.104     6.459    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg__0[2]
    SLICE_X188Y287       LUT5 (Prop_lut5_I0_O)        0.028     6.487 r  genblk1[2].mac_adapter_inst/gtx_rxsequence[4]_i_1__1/O
                         net (fo=1, routed)           0.000     6.487    genblk1[2].mac_adapter_inst/p_0_in__2[4]
    SLICE_X188Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     3.729    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     3.759 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     4.764    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.817 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.073     5.890    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     5.920 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.929     6.849    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X188Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.590     6.259    
    SLICE_X188Y287       FDRE (Hold_fdre_C_D)         0.068     6.327    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.327    
                         arrival time                           6.487    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_2 rise@0.000ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.146ns (48.974%)  route 0.152ns (51.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.020ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.750     3.193    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.028     3.221 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.155     3.375    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X186Y283       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y283       FDRE (Prop_fdre_C_Q)         0.118     3.493 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.152     3.646    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]
    SLICE_X186Y283       LUT4 (Prop_lut4_I0_O)        0.028     3.674 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_3__1/O
                         net (fo=1, routed)           0.000     3.674    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/p_0_in[3]
    SLICE_X186Y283       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.986     3.803    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.035     3.838 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.183     4.020    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X186Y283       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/C
                         clock pessimism             -0.645     3.375    
    SLICE_X186Y283       FDRE (Hold_fdre_C_D)         0.087     3.462    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_2 rise@0.000ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.810%)  route 0.153ns (51.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.020ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.750     3.193    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.028     3.221 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.155     3.375    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X186Y283       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y283       FDRE (Prop_fdre_C_Q)         0.118     3.493 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.153     3.647    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]
    SLICE_X186Y283       LUT3 (Prop_lut3_I1_O)        0.028     3.675 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.675    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/p_0_in[2]
    SLICE_X186Y283       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.986     3.803    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.035     3.838 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.183     4.020    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X186Y283       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]/C
                         clock pessimism             -0.645     3.375    
    SLICE_X186Y283       FDRE (Hold_fdre_C_D)         0.087     3.462    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_2 fall@3.103ns - pll_out1_2 fall@3.103ns)
  Data Path Delay:        0.281ns  (logic 0.135ns (48.101%)  route 0.146ns (51.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 6.849 - 3.103 ) 
    Source Clock Delay      (SCD):    3.144ns = ( 6.247 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     3.688    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     3.714 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     4.466    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.516 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.004     5.520    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     5.546 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.701     6.247    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X187Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y287       FDRE (Prop_fdre_C_Q)         0.107     6.354 r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/Q
                         net (fo=3, routed)           0.146     6.500    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg__0[6]
    SLICE_X187Y287       LUT2 (Prop_lut2_I1_O)        0.028     6.528 r  genblk1[2].mac_adapter_inst/gtx_rxsequence[6]_i_1__1/O
                         net (fo=1, routed)           0.000     6.528    genblk1[2].mac_adapter_inst/p_0_in__2[6]
    SLICE_X187Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     3.729    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     3.759 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     4.764    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.817 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.073     5.890    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     5.920 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.929     6.849    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X187Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.602     6.247    
    SLICE_X187Y287       FDRE (Hold_fdre_C_D)         0.068     6.315    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.315    
                         arrival time                           6.528    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_2 fall@3.103ns - pll_out1_2 fall@3.103ns)
  Data Path Delay:        0.283ns  (logic 0.135ns (47.760%)  route 0.148ns (52.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 6.849 - 3.103 ) 
    Source Clock Delay      (SCD):    3.144ns = ( 6.247 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     3.688    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     3.714 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     4.466    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.516 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.004     5.520    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     5.546 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.701     6.247    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X187Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y287       FDRE (Prop_fdre_C_Q)         0.107     6.354 r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/Q
                         net (fo=3, routed)           0.148     6.502    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg__0[6]
    SLICE_X187Y287       LUT3 (Prop_lut3_I1_O)        0.028     6.530 r  genblk1[2].mac_adapter_inst/gtx_rxsequence[7]_i_2__1/O
                         net (fo=1, routed)           0.000     6.530    genblk1[2].mac_adapter_inst/p_0_in__2[7]
    SLICE_X187Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     3.729    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     3.759 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     4.764    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.817 f  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.073     5.890    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     5.920 f  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.929     6.849    genblk1[2].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X187Y287       FDRE                                         r  genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.602     6.247    
    SLICE_X187Y287       FDRE (Hold_fdre_C_D)         0.068     6.315    genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.315    
                         arrival time                           6.530    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_2 rise@0.000ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.138%)  route 0.149ns (53.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.750     3.193    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.028     3.221 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.197     3.417    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X185Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y282       FDRE (Prop_fdre_C_Q)         0.100     3.517 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.149     3.667    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg_n_0_[0]
    SLICE_X185Y282       LUT5 (Prop_lut5_I3_O)        0.028     3.695 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.695    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[2]_i_1__1_n_0
    SLICE_X185Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.986     3.803    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.035     3.838 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.238     4.075    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X185Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/C
                         clock pessimism             -0.658     3.417    
    SLICE_X185Y282       FDRE (Hold_fdre_C_D)         0.061     3.478    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_2  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_2 rise@0.000ns - pll_out1_2 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.138%)  route 0.149ns (53.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           0.752     1.363    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.413 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.004     2.417    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     2.443 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.750     3.193    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.028     3.221 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.197     3.417    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X185Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y282       FDRE (Prop_fdre_C_Q)         0.100     3.517 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.149     3.667    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg_n_0_[0]
    SLICE_X185Y282       LUT6 (Prop_lut6_I4_O)        0.028     3.695 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.695    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[3]_i_1__1_n_0
    SLICE_X185Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_2/gtoutclk_in
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtoutlck/O
                         net (fo=1, routed)           1.005     1.661    gtx_wrapper_inst/gtwizard_usrclk_2/pll_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.714 r  gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.073     2.787    gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.030     2.817 r  gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.986     3.803    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X187Y285       LUT2 (Prop_lut2_I1_O)        0.035     3.838 r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__1/O
                         net (fo=17, routed)          0.238     4.075    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X185Y282       FDRE                                         r  genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
                         clock pessimism             -0.658     3.417    
    SLICE_X185Y282       FDRE (Hold_fdre_C_D)         0.061     3.478    genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_out1_2
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            6.204         6.206       0.002      GTXE2_CHANNEL_X0Y22  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.409         6.206       4.797      BUFGCTRL_X0Y13       gtx_wrapper_inst/gtwizard_usrclk_2/bufg_gtusrclk2/I
Min Period        n/a     PLLE2_ADV/CLKOUT1        n/a            1.071         6.206       5.135      PLLE2_ADV_X0Y1       gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         6.206       5.456      SLICE_X188Y283       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X188Y283       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/rx_block_lock_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X185Y282       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X185Y282       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X185Y282       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X185Y282       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X186Y282       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1        n/a            160.000       6.206       153.794    PLLE2_ADV_X0Y1       gtx_wrapper_inst/gtwizard_usrclk_2/plle2_base_0/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X188Y283       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         3.103       2.703      SLICE_X188Y283       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y282       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y282       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y282       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y282       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X188Y276       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X188Y276       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X188Y283       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/rx_block_lock_reg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y282       genblk1[2].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X189Y287       genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X189Y287       genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X189Y287       genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X189Y287       genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X188Y287       genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X188Y287       genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X187Y287       genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X187Y287       genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X187Y287       genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[6]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X187Y287       genblk1[2].mac_adapter_inst/gtx_rxsequence_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
  To Clock:  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y21  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y27       gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/I
Min Period        n/a     PLLE2_ADV/CLKIN1        n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y6       gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1        n/a            52.633        3.103       49.530     PLLE2_ADV_X0Y6       gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y6       gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1        n/a            1.000         1.552       0.552      PLLE2_ADV_X0Y6       gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y6       gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1        n/a            1.000         1.551       0.551      PLLE2_ADV_X0Y6       gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb_3
  To Clock:  pll_clkfb_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb_3
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y6  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y6  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        3.103       49.530     PLLE2_ADV_X0Y6  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       3.103       156.897    PLLE2_ADV_X0Y6  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_out0_3
  To Clock:  pll_out0_3

Setup :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_3 rise@3.103ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.352ns (21.681%)  route 1.272ns (78.319%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 9.188 - 3.103 ) 
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.461     6.736    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.223     6.959 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.554     7.513    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X160Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.556 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6/O
                         net (fo=1, routed)           0.106     7.662    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6_n_0
    SLICE_X160Y277       LUT5 (Prop_lut5_I0_O)        0.043     7.705 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6/O
                         net (fo=2, routed)           0.287     7.992    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6_n_0
    SLICE_X162Y277       LUT2 (Prop_lut2_I0_O)        0.043     8.035 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6/O
                         net (fo=13, routed)          0.325     8.360    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0
    SLICE_X161Y279       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.965 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     7.894 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.294     9.188    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y279       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.632     9.820    
                         clock uncertainty           -0.035     9.785    
    SLICE_X161Y279       FDRE (Setup_fdre_C_CE)      -0.201     9.584    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_3 rise@3.103ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.352ns (21.840%)  route 1.260ns (78.160%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.081ns = ( 9.184 - 3.103 ) 
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.461     6.736    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.223     6.959 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.554     7.513    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X160Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.556 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6/O
                         net (fo=1, routed)           0.106     7.662    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6_n_0
    SLICE_X160Y277       LUT5 (Prop_lut5_I0_O)        0.043     7.705 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6/O
                         net (fo=2, routed)           0.287     7.992    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6_n_0
    SLICE_X162Y277       LUT2 (Prop_lut2_I0_O)        0.043     8.035 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6/O
                         net (fo=13, routed)          0.313     8.348    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0
    SLICE_X161Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.965 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     7.894 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.290     9.184    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.632     9.816    
                         clock uncertainty           -0.035     9.781    
    SLICE_X161Y276       FDRE (Setup_fdre_C_CE)      -0.201     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_3 rise@3.103ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.352ns (21.840%)  route 1.260ns (78.160%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.081ns = ( 9.184 - 3.103 ) 
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.461     6.736    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.223     6.959 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.554     7.513    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X160Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.556 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6/O
                         net (fo=1, routed)           0.106     7.662    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6_n_0
    SLICE_X160Y277       LUT5 (Prop_lut5_I0_O)        0.043     7.705 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6/O
                         net (fo=2, routed)           0.287     7.992    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6_n_0
    SLICE_X162Y277       LUT2 (Prop_lut2_I0_O)        0.043     8.035 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6/O
                         net (fo=13, routed)          0.313     8.348    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0
    SLICE_X161Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.965 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     7.894 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.290     9.184    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.632     9.816    
                         clock uncertainty           -0.035     9.781    
    SLICE_X161Y276       FDRE (Setup_fdre_C_CE)      -0.201     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_3 rise@3.103ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.352ns (21.840%)  route 1.260ns (78.160%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.081ns = ( 9.184 - 3.103 ) 
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.461     6.736    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.223     6.959 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.554     7.513    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X160Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.556 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6/O
                         net (fo=1, routed)           0.106     7.662    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6_n_0
    SLICE_X160Y277       LUT5 (Prop_lut5_I0_O)        0.043     7.705 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6/O
                         net (fo=2, routed)           0.287     7.992    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6_n_0
    SLICE_X162Y277       LUT2 (Prop_lut2_I0_O)        0.043     8.035 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6/O
                         net (fo=13, routed)          0.313     8.348    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0
    SLICE_X161Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.965 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     7.894 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.290     9.184    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.632     9.816    
                         clock uncertainty           -0.035     9.781    
    SLICE_X161Y276       FDRE (Setup_fdre_C_CE)      -0.201     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_3 rise@3.103ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.352ns (21.840%)  route 1.260ns (78.160%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.081ns = ( 9.184 - 3.103 ) 
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.461     6.736    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.223     6.959 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.554     7.513    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X160Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.556 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6/O
                         net (fo=1, routed)           0.106     7.662    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6_n_0
    SLICE_X160Y277       LUT5 (Prop_lut5_I0_O)        0.043     7.705 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6/O
                         net (fo=2, routed)           0.287     7.992    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6_n_0
    SLICE_X162Y277       LUT2 (Prop_lut2_I0_O)        0.043     8.035 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6/O
                         net (fo=13, routed)          0.313     8.348    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0
    SLICE_X161Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.965 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     7.894 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.290     9.184    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.632     9.816    
                         clock uncertainty           -0.035     9.781    
    SLICE_X161Y276       FDRE (Setup_fdre_C_CE)      -0.201     9.580    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_3 rise@3.103ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.352ns (21.839%)  route 1.260ns (78.161%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 9.186 - 3.103 ) 
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.461     6.736    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.223     6.959 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.554     7.513    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X160Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.556 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6/O
                         net (fo=1, routed)           0.106     7.662    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6_n_0
    SLICE_X160Y277       LUT5 (Prop_lut5_I0_O)        0.043     7.705 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6/O
                         net (fo=2, routed)           0.287     7.992    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6_n_0
    SLICE_X162Y277       LUT2 (Prop_lut2_I0_O)        0.043     8.035 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6/O
                         net (fo=13, routed)          0.313     8.348    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0
    SLICE_X161Y278       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.965 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     7.894 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.292     9.186    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y278       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.632     9.818    
                         clock uncertainty           -0.035     9.783    
    SLICE_X161Y278       FDRE (Setup_fdre_C_CE)      -0.201     9.582    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_3 rise@3.103ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.352ns (21.839%)  route 1.260ns (78.161%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 9.186 - 3.103 ) 
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.461     6.736    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.223     6.959 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.554     7.513    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X160Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.556 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6/O
                         net (fo=1, routed)           0.106     7.662    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6_n_0
    SLICE_X160Y277       LUT5 (Prop_lut5_I0_O)        0.043     7.705 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6/O
                         net (fo=2, routed)           0.287     7.992    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6_n_0
    SLICE_X162Y277       LUT2 (Prop_lut2_I0_O)        0.043     8.035 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6/O
                         net (fo=13, routed)          0.313     8.348    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0
    SLICE_X161Y278       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.965 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     7.894 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.292     9.186    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y278       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.632     9.818    
                         clock uncertainty           -0.035     9.783    
    SLICE_X161Y278       FDRE (Setup_fdre_C_CE)      -0.201     9.582    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_3 rise@3.103ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.352ns (21.839%)  route 1.260ns (78.161%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 9.186 - 3.103 ) 
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.461     6.736    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.223     6.959 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.554     7.513    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X160Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.556 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6/O
                         net (fo=1, routed)           0.106     7.662    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6_n_0
    SLICE_X160Y277       LUT5 (Prop_lut5_I0_O)        0.043     7.705 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6/O
                         net (fo=2, routed)           0.287     7.992    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6_n_0
    SLICE_X162Y277       LUT2 (Prop_lut2_I0_O)        0.043     8.035 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6/O
                         net (fo=13, routed)          0.313     8.348    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0
    SLICE_X161Y278       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.965 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     7.894 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.292     9.186    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y278       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.632     9.818    
                         clock uncertainty           -0.035     9.783    
    SLICE_X161Y278       FDRE (Setup_fdre_C_CE)      -0.201     9.582    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_3 rise@3.103ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.352ns (21.839%)  route 1.260ns (78.161%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 9.186 - 3.103 ) 
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.461     6.736    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.223     6.959 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.554     7.513    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X160Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.556 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6/O
                         net (fo=1, routed)           0.106     7.662    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6_n_0
    SLICE_X160Y277       LUT5 (Prop_lut5_I0_O)        0.043     7.705 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6/O
                         net (fo=2, routed)           0.287     7.992    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6_n_0
    SLICE_X162Y277       LUT2 (Prop_lut2_I0_O)        0.043     8.035 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6/O
                         net (fo=13, routed)          0.313     8.348    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0
    SLICE_X161Y278       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.965 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     7.894 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.292     9.186    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y278       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.632     9.818    
                         clock uncertainty           -0.035     9.783    
    SLICE_X161Y278       FDRE (Setup_fdre_C_CE)      -0.201     9.582    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.582    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out0_3 rise@3.103ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.352ns (21.952%)  route 1.252ns (78.048%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.082ns = ( 9.185 - 3.103 ) 
    Source Clock Delay      (SCD):    6.736ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.461     6.736    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.223     6.959 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.554     7.513    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X160Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.556 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6/O
                         net (fo=1, routed)           0.106     7.662    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_6__6_n_0
    SLICE_X160Y277       LUT5 (Prop_lut5_I0_O)        0.043     7.705 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6/O
                         net (fo=2, routed)           0.287     7.992    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_4__6_n_0
    SLICE_X162Y277       LUT2 (Prop_lut2_I0_O)        0.043     8.035 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6/O
                         net (fo=13, routed)          0.304     8.340    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.965 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     7.894 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          1.291     9.185    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.654     9.839    
                         clock uncertainty           -0.035     9.804    
    SLICE_X161Y277       FDRE (Setup_fdre_C_CE)      -0.201     9.603    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  1.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_3 rise@0.000ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.791ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.684     3.185    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X167Y275       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y275       FDRE (Prop_fdre_C_Q)         0.100     3.285 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.340    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X167Y275       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.909     3.791    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X167Y275       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.606     3.185    
    SLICE_X167Y275       FDRE (Hold_fdre_C_D)         0.047     3.232    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_3 rise@0.000ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.794ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.686     3.187    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt3_rxusrclk_in
    SLICE_X166Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y277       FDRE (Prop_fdre_C_Q)         0.118     3.305 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.360    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X166Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.912     3.794    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt3_rxusrclk_in
    SLICE_X166Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.607     3.187    
    SLICE_X166Y277       FDRE (Hold_fdre_C_D)         0.042     3.229    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_3 rise@0.000ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.171ns (73.524%)  route 0.062ns (26.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.659     3.160    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X162Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y276       FDRE (Prop_fdre_C_Q)         0.107     3.267 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.062     3.329    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X162Y276       LUT4 (Prop_lut4_I3_O)        0.064     3.393 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/time_out_wait_bypass_i_1__6/O
                         net (fo=1, routed)           0.000     3.393    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/time_out_wait_bypass_i_1__6_n_0
    SLICE_X162Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.883     3.765    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X162Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.605     3.160    
    SLICE_X162Y276       FDRE (Hold_fdre_C_D)         0.087     3.247    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_3 rise@0.000ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.791ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.684     3.185    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X167Y275       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y275       FDRE (Prop_fdre_C_Q)         0.091     3.276 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     3.382    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X167Y275       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.909     3.791    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/gt3_rxusrclk_in
    SLICE_X167Y275       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.606     3.185    
    SLICE_X167Y275       FDRE (Hold_fdre_C_D)         0.006     3.191    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_3 rise@0.000ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.768ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.660     3.161    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y278       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y278       FDRE (Prop_fdre_C_Q)         0.100     3.261 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.101     3.362    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X161Y278       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.439 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     3.439    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__6_n_4
    SLICE_X161Y278       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.886     3.768    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y278       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.607     3.161    
    SLICE_X161Y278       FDRE (Hold_fdre_C_D)         0.071     3.232    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_3 rise@0.000ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.658     3.159    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y276       FDRE (Prop_fdre_C_Q)         0.100     3.259 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     3.360    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X161Y276       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.437 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__6/O[3]
                         net (fo=1, routed)           0.000     3.437    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__6_n_4
    SLICE_X161Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.883     3.765    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y276       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.606     3.159    
    SLICE_X161Y276       FDRE (Hold_fdre_C_D)         0.071     3.230    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_3 rise@0.000ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.177ns (63.166%)  route 0.103ns (36.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.659     3.160    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.100     3.260 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.103     3.363    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X161Y277       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.440 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     3.440    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__6_n_4
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.885     3.767    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.607     3.160    
    SLICE_X161Y277       FDRE (Hold_fdre_C_D)         0.071     3.231    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_3 rise@0.000ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.794ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.686     3.187    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt3_rxusrclk_in
    SLICE_X166Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y277       FDRE (Prop_fdre_C_Q)         0.107     3.294 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     3.399    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X166Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.912     3.794    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt3_rxusrclk_in
    SLICE_X166Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.607     3.187    
    SLICE_X166Y277       FDRE (Hold_fdre_C_D)         0.002     3.189    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_3 rise@0.000ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.904%)  route 0.099ns (35.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.659     3.160    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y277       FDRE (Prop_fdre_C_Q)         0.100     3.260 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.099     3.359    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X161Y277       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.442 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     3.442    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__6_n_7
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.885     3.767    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y277       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism             -0.607     3.160    
    SLICE_X161Y277       FDRE (Hold_fdre_C_D)         0.071     3.231    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_out0_3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             pll_out0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out0_3 rise@0.000ns - pll_out0_3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.441%)  route 0.101ns (35.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.661     3.162    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y279       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y279       FDRE (Prop_fdre_C_Q)         0.100     3.262 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.101     3.363    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X161Y279       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.446 r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     3.446    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__6_n_7
    SLICE_X161Y279       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out0_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/O
                         net (fo=29, routed)          0.887     3.769    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/gt3_rxusrclk_in
    SLICE_X161Y279       FDRE                                         r  gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism             -0.607     3.162    
    SLICE_X161Y279       FDRE (Hold_fdre_C_D)         0.071     3.233    gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_out0_3
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y21  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         3.103       1.694      BUFGCTRL_X0Y26       gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk/I
Min Period        n/a     PLLE2_ADV/CLKOUT0       n/a            1.071         3.103       2.032      PLLE2_ADV_X0Y6       gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X162Y276       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X167Y275       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X167Y275       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X167Y275       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X166Y277       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X166Y277       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.103       2.353      SLICE_X166Y277       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Max Period        n/a     PLLE2_ADV/CLKOUT0       n/a            160.000       3.103       156.897    PLLE2_ADV_X0Y6       gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X167Y275       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X167Y275       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X167Y275       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X166Y277       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X166Y277       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X166Y277       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X166Y277       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X166Y277       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.551       1.151      SLICE_X166Y277       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.552       1.151      SLICE_X162Y276       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X162Y276       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X162Y277       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X162Y276       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X161Y278       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X161Y278       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X161Y278       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[8]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X161Y278       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/wait_bypass_count_reg[9]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X162Y276       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X167Y275       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.551       1.201      SLICE_X167Y275       gtx_wrapper_inst/gtwizard_0/inst/gt3_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_out1_3
  To Clock:  pll_out1_3

Setup :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_3 fall@3.103ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.052ns (54.084%)  route 0.893ns (45.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 9.242 - 3.103 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.690     6.965    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     7.974 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.560     8.534    gtx_wrapper_inst/gtx_rxheadervalid_3
    SLICE_X188Y267       LUT4 (Prop_lut4_I2_O)        0.043     8.577 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__2/O
                         net (fo=8, routed)           0.333     8.911    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X185Y267       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.965 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     7.894 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.348     9.242    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y267       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.607     9.849    
                         clock uncertainty           -0.035     9.814    
    SLICE_X185Y267       FDRE (Setup_fdre_C_R)       -0.300     9.514    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[0]
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_3 fall@3.103ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.052ns (54.084%)  route 0.893ns (45.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 9.242 - 3.103 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.690     6.965    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     7.974 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.560     8.534    gtx_wrapper_inst/gtx_rxheadervalid_3
    SLICE_X188Y267       LUT4 (Prop_lut4_I2_O)        0.043     8.577 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__2/O
                         net (fo=8, routed)           0.333     8.911    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X185Y267       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.965 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     7.894 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.348     9.242    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y267       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.607     9.849    
                         clock uncertainty           -0.035     9.814    
    SLICE_X185Y267       FDRE (Setup_fdre_C_R)       -0.300     9.514    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[1]
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_3 fall@3.103ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.052ns (54.084%)  route 0.893ns (45.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 9.242 - 3.103 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.690     6.965    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     7.974 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.560     8.534    gtx_wrapper_inst/gtx_rxheadervalid_3
    SLICE_X188Y267       LUT4 (Prop_lut4_I2_O)        0.043     8.577 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__2/O
                         net (fo=8, routed)           0.333     8.911    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X185Y267       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.965 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     7.894 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.348     9.242    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y267       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.607     9.849    
                         clock uncertainty           -0.035     9.814    
    SLICE_X185Y267       FDRE (Setup_fdre_C_R)       -0.300     9.514    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[2]
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_3 fall@3.103ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 1.052ns (54.798%)  route 0.868ns (45.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 9.241 - 3.103 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.690     6.965    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     7.974 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.560     8.534    gtx_wrapper_inst/gtx_rxheadervalid_3
    SLICE_X188Y267       LUT4 (Prop_lut4_I2_O)        0.043     8.577 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__2/O
                         net (fo=8, routed)           0.308     8.885    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X187Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.965 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     7.894 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.347     9.241    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X187Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.607     9.848    
                         clock uncertainty           -0.035     9.813    
    SLICE_X187Y268       FDRE (Setup_fdre_C_R)       -0.300     9.513    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[6]
  -------------------------------------------------------------------
                         required time                          9.513    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_3 fall@3.103ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 1.052ns (54.798%)  route 0.868ns (45.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 9.241 - 3.103 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.690     6.965    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     7.974 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.560     8.534    gtx_wrapper_inst/gtx_rxheadervalid_3
    SLICE_X188Y267       LUT4 (Prop_lut4_I2_O)        0.043     8.577 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__2/O
                         net (fo=8, routed)           0.308     8.885    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.965 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     7.894 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.347     9.241    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.607     9.848    
                         clock uncertainty           -0.035     9.813    
    SLICE_X186Y268       FDRE (Setup_fdre_C_R)       -0.278     9.535    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[3]
  -------------------------------------------------------------------
                         required time                          9.535    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_3 fall@3.103ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 1.052ns (54.798%)  route 0.868ns (45.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 9.241 - 3.103 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.690     6.965    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     7.974 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.560     8.534    gtx_wrapper_inst/gtx_rxheadervalid_3
    SLICE_X188Y267       LUT4 (Prop_lut4_I2_O)        0.043     8.577 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__2/O
                         net (fo=8, routed)           0.308     8.885    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.965 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     7.894 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.347     9.241    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.607     9.848    
                         clock uncertainty           -0.035     9.813    
    SLICE_X186Y268       FDRE (Setup_fdre_C_R)       -0.278     9.535    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[4]
  -------------------------------------------------------------------
                         required time                          9.535    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_3 fall@3.103ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 1.052ns (54.798%)  route 0.868ns (45.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 9.241 - 3.103 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.690     6.965    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     7.974 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.560     8.534    gtx_wrapper_inst/gtx_rxheadervalid_3
    SLICE_X188Y267       LUT4 (Prop_lut4_I2_O)        0.043     8.577 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__2/O
                         net (fo=8, routed)           0.308     8.885    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.965 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     7.894 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.347     9.241    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.607     9.848    
                         clock uncertainty           -0.035     9.813    
    SLICE_X186Y268       FDRE (Setup_fdre_C_R)       -0.278     9.535    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[5]
  -------------------------------------------------------------------
                         required time                          9.535    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_3 fall@3.103ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 1.052ns (54.798%)  route 0.868ns (45.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 9.241 - 3.103 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.690     6.965    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     7.974 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           0.560     8.534    gtx_wrapper_inst/gtx_rxheadervalid_3
    SLICE_X188Y267       LUT4 (Prop_lut4_I2_O)        0.043     8.577 r  gtx_wrapper_inst/gtx_rxsequence[7]_i_1__2/O
                         net (fo=8, routed)           0.308     8.885    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]_0[0]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.965 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     7.894 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.347     9.241    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.607     9.848    
                         clock uncertainty           -0.035     9.813    
    SLICE_X186Y268       FDRE (Setup_fdre_C_R)       -0.278     9.535    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]
  -------------------------------------------------------------------
                         required time                          9.535    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxusrclk2_ce_reg/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (pll_out1_3 fall@3.103ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 1.052ns (62.446%)  route 0.633ns (37.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.140ns = ( 9.243 - 3.103 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.690     6.965    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     7.974 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=12, routed)          0.633     8.607    genblk1[3].mac_adapter_inst/gt3_rxresetdone_out
    SLICE_X186Y266       LUT4 (Prop_lut4_I2_O)        0.043     8.650 r  genblk1[3].mac_adapter_inst/gtx_rxusrclk2_ce_i_1__2/O
                         net (fo=1, routed)           0.000     8.650    genblk1[3].mac_adapter_inst/gtx_rxusrclk2_ce_i_1__2_n_0
    SLICE_X186Y266       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxusrclk2_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     4.221    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     4.304 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     5.892    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.965 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.846     7.811    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083     7.894 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.349     9.243    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y266       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxusrclk2_ce_reg/C  (IS_INVERTED)
                         clock pessimism              0.607     9.850    
                         clock uncertainty           -0.035     9.815    
    SLICE_X186Y266       FDRE (Setup_fdre_C_D)        0.067     9.882    genblk1[3].mac_adapter_inst/gtx_rxusrclk2_ce_reg
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_3 rise@6.206ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.181ns (37.644%)  route 1.956ns (62.356%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 12.810 - 6.206 ) 
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.196     1.196    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.289 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.815     3.104    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.181 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.001     5.182    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     5.275 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.690     6.965    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADER[0])
                                                      1.009     7.974 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXHEADER[0]
                         net (fo=2, routed)           0.633     8.607    gtx_wrapper_inst/gtx_rxheader[3][0]
    SLICE_X187Y266       LUT2 (Prop_lut2_I1_O)        0.043     8.650 f  gtx_wrapper_inst/sh_count_reg[5]_i_5__1/O
                         net (fo=2, routed)           0.445     9.095    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_next13_out
    SLICE_X183Y266       LUT6 (Prop_lut6_I0_O)        0.043     9.138 f  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_4__2/O
                         net (fo=6, routed)           0.347     9.486    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_4__2_n_0
    SLICE_X185Y265       LUT6 (Prop_lut6_I0_O)        0.043     9.529 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_i_1__2/O
                         net (fo=9, routed)           0.216     9.745    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_i_1__2_n_0
    SLICE_X184Y266       LUT4 (Prop_lut4_I1_O)        0.043     9.788 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__2/O
                         net (fo=4, routed)           0.315    10.103    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__2_n_0
    SLICE_X183Y266       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.118     7.324    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     7.407 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.588     8.995    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.068 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.846    10.914    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    10.997 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.436    12.433    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.036    12.469 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.341    12.810    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X183Y266       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]/C
                         clock pessimism              0.484    13.294    
                         clock uncertainty           -0.035    13.259    
    SLICE_X183Y266       FDRE (Setup_fdre_C_R)       -0.304    12.955    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  2.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_3 fall@3.103ns - pll_out1_3 fall@3.103ns)
  Data Path Delay:        0.257ns  (logic 0.135ns (52.475%)  route 0.122ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 6.907 - 3.103 ) 
    Source Clock Delay      (SCD):    3.197ns = ( 6.300 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     3.688    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.714 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     4.504    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.554 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.024     5.578    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     5.604 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.696     6.300    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y267       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y267       FDRE (Prop_fdre_C_Q)         0.107     6.407 r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[2]/Q
                         net (fo=6, routed)           0.122     6.529    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg__0[2]
    SLICE_X186Y268       LUT6 (Prop_lut6_I3_O)        0.028     6.557 r  genblk1[3].mac_adapter_inst/gtx_rxsequence[5]_i_1__2/O
                         net (fo=1, routed)           0.000     6.557    genblk1[3].mac_adapter_inst/p_0_in__2[5]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     3.729    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     3.759 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     4.807    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.860 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.095     5.955    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     5.985 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.922     6.907    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.596     6.311    
    SLICE_X186Y268       FDRE (Hold_fdre_C_D)         0.093     6.404    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.404    
                         arrival time                           6.557    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_3 fall@3.103ns - pll_out1_3 fall@3.103ns)
  Data Path Delay:        0.258ns  (logic 0.135ns (52.271%)  route 0.123ns (47.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 6.907 - 3.103 ) 
    Source Clock Delay      (SCD):    3.197ns = ( 6.300 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     3.688    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.714 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     4.504    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.554 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.024     5.578    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     5.604 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.696     6.300    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y267       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y267       FDRE (Prop_fdre_C_Q)         0.107     6.407 r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[2]/Q
                         net (fo=6, routed)           0.123     6.530    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg__0[2]
    SLICE_X186Y268       LUT4 (Prop_lut4_I2_O)        0.028     6.558 r  genblk1[3].mac_adapter_inst/gtx_rxsequence[3]_i_1__2/O
                         net (fo=1, routed)           0.000     6.558    genblk1[3].mac_adapter_inst/p_0_in__2[3]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     3.729    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     3.759 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     4.807    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.860 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.095     5.955    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     5.985 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.922     6.907    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.596     6.311    
    SLICE_X186Y268       FDRE (Hold_fdre_C_D)         0.093     6.404    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.404    
                         arrival time                           6.558    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXGEARBOXSLIP
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_3 rise@0.000ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.100ns (22.343%)  route 0.348ns (77.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.975ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.749     3.250    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.028     3.278 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.170     3.448    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X185Y266       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y266       FDRE (Prop_fdre_C_Q)         0.100     3.548 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_reg/Q
                         net (fo=1, routed)           0.348     3.895    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxgearboxslip_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXGEARBOXSLIP
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.093     3.975    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                         clock pessimism             -0.381     3.594    
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXGEARBOXSLIP)
                                                      0.119     3.713    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -3.713    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_3 rise@0.000ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.697%)  route 0.120ns (48.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.170ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.749     3.250    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.028     3.278 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.222     3.500    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X183Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y265       FDRE (Prop_fdre_C_Q)         0.100     3.600 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.120     3.719    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg_n_0_[2]
    SLICE_X183Y265       LUT5 (Prop_lut5_I2_O)        0.028     3.747 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     3.747    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[2]_i_1__2_n_0
    SLICE_X183Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.985     3.867    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.035     3.902 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.268     4.170    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X183Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/C
                         clock pessimism             -0.670     3.500    
    SLICE_X183Y265       FDRE (Hold_fdre_C_D)         0.060     3.560    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.560    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_3 rise@0.000ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.626%)  route 0.131ns (47.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.749     3.250    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.028     3.278 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.171     3.448    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X186Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y265       FDRE (Prop_fdre_C_Q)         0.118     3.566 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.131     3.698    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[1]
    SLICE_X185Y265       LUT6 (Prop_lut6_I3_O)        0.028     3.726 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_3__2/O
                         net (fo=1, routed)           0.000     3.726    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_3__2_n_0
    SLICE_X185Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.985     3.867    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.035     3.902 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.196     4.098    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X185Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[4]/C
                         clock pessimism             -0.624     3.474    
    SLICE_X185Y265       FDRE (Hold_fdre_C_D)         0.060     3.534    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.534    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_3 rise@0.000ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.038%)  route 0.124ns (45.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.158ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.749     3.250    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.028     3.278 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.214     3.492    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X182Y266       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y266       FDRE (Prop_fdre_C_Q)         0.118     3.610 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.124     3.734    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]
    SLICE_X183Y266       LUT3 (Prop_lut3_I1_O)        0.028     3.762 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     3.762    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/p_0_in[2]
    SLICE_X183Y266       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.985     3.867    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.035     3.902 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.256     4.158    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X183Y266       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]/C
                         clock pessimism             -0.655     3.503    
    SLICE_X183Y266       FDRE (Hold_fdre_C_D)         0.060     3.563    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_3 rise@0.000ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.146ns (53.839%)  route 0.125ns (46.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.158ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.749     3.250    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.028     3.278 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.214     3.492    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X182Y266       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y266       FDRE (Prop_fdre_C_Q)         0.118     3.610 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.125     3.735    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]
    SLICE_X183Y266       LUT4 (Prop_lut4_I0_O)        0.028     3.763 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_3__2/O
                         net (fo=1, routed)           0.000     3.763    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/p_0_in[3]
    SLICE_X183Y266       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.985     3.867    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.035     3.902 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.256     4.158    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X183Y266       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/C
                         clock pessimism             -0.655     3.503    
    SLICE_X183Y266       FDRE (Hold_fdre_C_D)         0.060     3.563    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.763    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_3 rise@0.000ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.749     3.250    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.028     3.278 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.171     3.448    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X186Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y265       FDRE (Prop_fdre_C_Q)         0.118     3.566 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.146     3.712    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[3]
    SLICE_X186Y265       LUT5 (Prop_lut5_I0_O)        0.028     3.740 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     3.740    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[3]_i_1__2_n_0
    SLICE_X186Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.985     3.867    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.035     3.902 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.201     4.102    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X186Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]/C
                         clock pessimism             -0.654     3.448    
    SLICE_X186Y265       FDRE (Hold_fdre_C_D)         0.087     3.535    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.535    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_3 fall@3.103ns - pll_out1_3 fall@3.103ns)
  Data Path Delay:        0.315ns  (logic 0.135ns (42.804%)  route 0.180ns (57.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 6.907 - 3.103 ) 
    Source Clock Delay      (SCD):    3.197ns = ( 6.300 - 3.103 ) 
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     3.688    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.714 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     4.504    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.554 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.024     5.578    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     5.604 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.696     6.300    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X185Y267       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y267       FDRE (Prop_fdre_C_Q)         0.107     6.407 r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[0]/Q
                         net (fo=8, routed)           0.180     6.587    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg__0[0]
    SLICE_X186Y268       LUT5 (Prop_lut5_I1_O)        0.028     6.615 r  genblk1[3].mac_adapter_inst/gtx_rxsequence[4]_i_1__2/O
                         net (fo=1, routed)           0.000     6.615    genblk1[3].mac_adapter_inst/p_0_in__2[4]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 fall edge)
                                                      3.103     3.103 f  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     3.103 f  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     3.729    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     3.759 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     4.807    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.860 f  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.095     5.955    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     5.985 f  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.922     6.907    genblk1[3].mac_adapter_inst/gtusrclk2_out[0]
    SLICE_X186Y268       FDRE                                         r  genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.596     6.311    
    SLICE_X186Y268       FDRE (Hold_fdre_C_D)         0.093     6.404    genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.404    
                         arrival time                           6.615    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_out1_3  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             pll_out1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_3 rise@0.000ns - pll_out1_3 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.146ns (48.710%)  route 0.154ns (51.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.170ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.585     0.585    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.611 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           0.790     1.401    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.451 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.024     2.475    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     2.501 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.749     3.250    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.028     3.278 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.222     3.500    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X182Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y265       FDRE (Prop_fdre_C_Q)         0.118     3.618 f  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.154     3.771    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg_n_0_[0]
    SLICE_X182Y265       LUT3 (Prop_lut3_I2_O)        0.028     3.799 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.799    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[0]_i_1__2_n_0
    SLICE_X182Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.626     0.626    gtx_wrapper_inst/gtwizard_usrclk_3/gtoutclk_in
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.656 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtoutlck/O
                         net (fo=1, routed)           1.048     1.704    gtx_wrapper_inst/gtwizard_usrclk_3/pll_in
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.757 r  gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.095     2.852    gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.882 r  gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.985     3.867    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtusrclk2_out[0]
    SLICE_X186Y266       LUT2 (Prop_lut2_I1_O)        0.035     3.902 r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg[4]_i_4__2/O
                         net (fo=17, routed)          0.268     4.170    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/gtx_rx_clk
    SLICE_X182Y265       FDRE                                         r  genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
                         clock pessimism             -0.670     3.500    
    SLICE_X182Y265       FDRE (Hold_fdre_C_D)         0.087     3.587    genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_out1_3
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            6.204         6.206       0.002      GTXE2_CHANNEL_X0Y21  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.409         6.206       4.797      BUFGCTRL_X0Y25       gtx_wrapper_inst/gtwizard_usrclk_3/bufg_gtusrclk2/I
Min Period        n/a     PLLE2_ADV/CLKOUT1        n/a            1.071         6.206       5.135      PLLE2_ADV_X0Y6       gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X184Y266       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/rx_block_lock_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X185Y266       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X182Y265       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X183Y265       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X183Y265       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X183Y265       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.206       5.506      SLICE_X184Y265       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1        n/a            160.000       6.206       153.794    PLLE2_ADV_X0Y6       gtx_wrapper_inst/gtwizard_usrclk_3/plle2_base_0/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X182Y266       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X182Y266       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X183Y266       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X183Y266       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y266       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/rx_block_lock_reg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y266       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/serdes_rx_bitslip_reg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y265       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y265       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y265       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/slip_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X182Y265       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y267       genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y267       genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X185Y267       genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X186Y268       genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X186Y268       genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X186Y268       genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X187Y268       genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X186Y268       genblk1[3].mac_adapter_inst/gtx_rxsequence_reg[7]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X186Y266       genblk1[3].mac_adapter_inst/gtx_rxusrclk2_ce_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         3.103       2.753      SLICE_X184Y266       genblk1[3].mac_adapter_inst/eth_phy_10g_inst/eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/rx_block_lock_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  startupEosClk_x0y0
  To Clock:  startupEosClk_x0y0

Setup :            0  Failing Endpoints,  Worst Slack      499.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.512ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             499.572ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
                            (falling edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
                            (rising edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             startupEosClk_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (startupEosClk_x0y0 rise@1000.000ns - startupEosClk_x0y0 fall@500.000ns)
  Data Path Delay:        0.369ns  (logic 0.208ns (56.443%)  route 0.161ns (43.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 1004.030 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.687ns = ( 504.687 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock startupEosClk_x0y0 fall edge)
                                                    500.000   500.000 f  
    STARTUP_X0Y0         STARTUPE2                    0.000   500.000 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           4.687   504.687    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X181Y179       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y179       FDRE (Prop_fdre_C_Q)         0.165   504.852 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/Q
                         net (fo=1, routed)           0.161   505.013    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start
    SLICE_X180Y179       LUT2 (Prop_lut2_I0_O)        0.043   505.056 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1/O
                         net (fo=1, routed)           0.000   505.056    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1_n_0
    SLICE_X180Y179       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock startupEosClk_x0y0 rise edge)
                                                   1000.000  1000.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000  1000.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           4.030  1004.030    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X180Y179       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
                         clock pessimism              0.636  1004.666    
                         clock uncertainty           -0.035  1004.631    
    SLICE_X180Y179       FDRE (Setup_fdre_C_D)       -0.003  1004.628    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg
  -------------------------------------------------------------------
                         required time                       1004.628    
                         arrival time                        -505.056    
  -------------------------------------------------------------------
                         slack                                499.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.512ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
                            (rising edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
                            (rising edge-triggered cell FDRE clocked by startupEosClk_x0y0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             startupEosClk_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (startupEosClk_x0y0 rise@0.000ns - startupEosClk_x0y0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.111ns (4.344%)  route 2.444ns (95.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock startupEosClk_x0y0 rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           2.768     2.768    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X180Y179       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y179       FDRE (Prop_fdre_C_Q)         0.083     2.851 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/Q
                         net (fo=2, routed)           2.444     5.296    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end
    SLICE_X180Y179       LUT2 (Prop_lut2_I1_O)        0.028     5.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1/O
                         net (fo=1, routed)           0.000     5.324    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_i_1_n_0
    SLICE_X180Y179       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock startupEosClk_x0y0 rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS
                         net (fo=2, routed)           3.198     3.198    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos
    SLICE_X180Y179       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
                         clock pessimism             -0.430     2.768    
    SLICE_X180Y179       FDRE (Hold_fdre_C_D)         0.043     2.811    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           5.324    
  -------------------------------------------------------------------
                         slack                                  2.512    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         startupEosClk_x0y0
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_inst/EOS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.700         1000.000    999.300    SLICE_X180Y179  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         1000.000    999.300    SLICE_X181Y179  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X180Y179  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X181Y179  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X181Y179  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X180Y179  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X181Y179  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X180Y179  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X180Y179  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_end_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         500.000     499.650    SLICE_X181Y179  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/stage2_start_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X0Y11  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1        eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3      eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3      eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out0
  To Clock:  mmcm_out0

Setup :            0  Failing Endpoints,  Worst Slack        4.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out0 rise@8.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 13.655 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237    13.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/C
                         clock pessimism              0.466    14.121    
                         clock uncertainty           -0.071    14.050    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281    13.769    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out0 rise@8.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 13.655 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237    13.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                         clock pessimism              0.466    14.121    
                         clock uncertainty           -0.071    14.050    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281    13.769    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out0 rise@8.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 13.655 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237    13.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                         clock pessimism              0.466    14.121    
                         clock uncertainty           -0.071    14.050    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281    13.769    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out0 rise@8.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 13.655 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237    13.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                         clock pessimism              0.466    14.121    
                         clock uncertainty           -0.071    14.050    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281    13.769    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out0 rise@8.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.259ns (8.242%)  route 2.883ns (91.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.659ns = ( 13.659 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.883     9.317    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/SR[0]
    SLICE_X184Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.241    13.659    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X184Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C
                         clock pessimism              0.466    14.125    
                         clock uncertainty           -0.071    14.054    
    SLICE_X184Y160       FDRE (Setup_fdre_C_R)       -0.304    13.750    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]
  -------------------------------------------------------------------
                         required time                         13.750    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out0 rise@8.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 13.653 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235    13.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/C
                         clock pessimism              0.466    14.119    
                         clock uncertainty           -0.071    14.048    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304    13.744    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out0 rise@8.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 13.653 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235    13.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                         clock pessimism              0.466    14.119    
                         clock uncertainty           -0.071    14.048    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304    13.744    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out0 rise@8.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 13.653 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235    13.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/C
                         clock pessimism              0.466    14.119    
                         clock uncertainty           -0.071    14.048    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304    13.744    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out0 rise@8.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 13.653 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235    13.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
                         clock pessimism              0.466    14.119    
                         clock uncertainty           -0.071    14.048    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304    13.744    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out0 rise@8.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.259ns (8.294%)  route 2.864ns (91.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 13.653 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.864     9.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0[0]
    SLICE_X189Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235    13.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X189Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                         clock pessimism              0.466    14.119    
                         clock uncertainty           -0.071    14.048    
    SLICE_X189Y169       FDRE (Setup_fdre_C_R)       -0.304    13.744    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg
  -------------------------------------------------------------------
                         required time                         13.744    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  4.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.688     2.617    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X187Y138       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y138       FDRE (Prop_fdre_C_Q)         0.100     2.717 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     2.772    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[6]
    SLICE_X187Y138       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.912     3.167    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X187Y138       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[6]/C
                         clock pessimism             -0.550     2.617    
    SLICE_X187Y138       FDRE (Hold_fdre_C_D)         0.049     2.666    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.689     2.618    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X187Y141       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y141       FDRE (Prop_fdre_C_Q)         0.100     2.718 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]/Q
                         net (fo=1, routed)           0.055     2.773    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[11]
    SLICE_X187Y141       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.913     3.168    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X187Y141       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
                         clock pessimism             -0.550     2.618    
    SLICE_X187Y141       FDRE (Hold_fdre_C_D)         0.047     2.665    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.690     2.619    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X189Y141       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y141       FDRE (Prop_fdre_C_Q)         0.100     2.719 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[14]/Q
                         net (fo=1, routed)           0.055     2.774    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[14]
    SLICE_X189Y141       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.913     3.168    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X189Y141       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[14]/C
                         clock pessimism             -0.549     2.619    
    SLICE_X189Y141       FDRE (Hold_fdre_C_D)         0.047     2.666    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.688     2.617    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X187Y138       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y138       FDRE (Prop_fdre_C_Q)         0.100     2.717 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[15]/Q
                         net (fo=1, routed)           0.055     2.772    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[15]
    SLICE_X187Y138       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.912     3.167    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X187Y138       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[15]/C
                         clock pessimism             -0.550     2.617    
    SLICE_X187Y138       FDRE (Hold_fdre_C_D)         0.047     2.664    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.688     2.617    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X187Y138       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y138       FDRE (Prop_fdre_C_Q)         0.100     2.717 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     2.772    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[5]
    SLICE_X187Y138       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.912     3.167    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X187Y138       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[5]/C
                         clock pessimism             -0.550     2.617    
    SLICE_X187Y138       FDRE (Hold_fdre_C_D)         0.047     2.664    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.689     2.618    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X183Y140       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y140       FDRE (Prop_fdre_C_Q)         0.100     2.718 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.773    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg1[0]
    SLICE_X183Y140       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.913     3.168    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X183Y140       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg2_reg[0]/C
                         clock pessimism             -0.550     2.618    
    SLICE_X183Y140       FDRE (Hold_fdre_C_D)         0.047     2.665    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/rate_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.679     2.608    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X187Y122       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y122       FDRE (Prop_fdre_C_Q)         0.100     2.708 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.763    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1[4]
    SLICE_X187Y122       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.901     3.156    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X187Y122       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[4]/C
                         clock pessimism             -0.548     2.608    
    SLICE_X187Y122       FDRE (Hold_fdre_C_D)         0.047     2.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.679     2.608    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X183Y122       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y122       FDRE (Prop_fdre_C_Q)         0.100     2.708 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.763    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1
    SLICE_X183Y122       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.901     3.156    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X183Y122       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/C
                         clock pessimism             -0.548     2.608    
    SLICE_X183Y122       FDRE (Hold_fdre_C_D)         0.047     2.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.682     2.611    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X189Y129       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y129       FDRE (Prop_fdre_C_Q)         0.100     2.711 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[13]/Q
                         net (fo=1, routed)           0.055     2.766    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1[13]
    SLICE_X189Y129       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.903     3.158    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X189Y129       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism             -0.547     2.611    
    SLICE_X189Y129       FDRE (Hold_fdre_C_D)         0.047     2.658    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.679     2.608    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X185Y127       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y127       FDRE (Prop_fdre_C_Q)         0.100     2.708 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.763    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg1[1]
    SLICE_X185Y127       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.901     3.156    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X185Y127       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg2_reg[1]/C
                         clock pessimism             -0.548     2.608    
    SLICE_X185Y127       FDRE (Hold_fdre_C_D)         0.047     2.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/rate_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_out0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y11  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK      n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y2    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y10  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y9   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y8   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         8.000       4.000      PCIE_X0Y0            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y11  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y11  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y11  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         8.000       4.970      GTXE2_CHANNEL_X0Y11  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3      eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X181Y142       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X182Y146       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X182Y143       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X183Y143       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[24]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X182Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[26]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X182Y145       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X183Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/cplllock_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X183Y143       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X183Y143       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         4.000       3.600      SLICE_X183Y144       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/mmcm_lock_reg2_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X189Y169       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X187Y150       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X181Y162       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X183Y164       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X182Y163       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X181Y163       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X182Y162       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X182Y164       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X181Y176       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         4.000       3.650      SLICE_X183Y176       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out1
  To Clock:  mmcm_out1

Setup :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 9.655 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237     9.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/C
                         clock pessimism              0.466    10.121    
                         clock uncertainty           -0.065    10.056    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281     9.775    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 9.655 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237     9.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                         clock pessimism              0.466    10.121    
                         clock uncertainty           -0.065    10.056    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281     9.775    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 9.655 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237     9.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                         clock pessimism              0.466    10.121    
                         clock uncertainty           -0.065    10.056    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281     9.775    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 9.655 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237     9.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                         clock pessimism              0.466    10.121    
                         clock uncertainty           -0.065    10.056    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281     9.775    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.259ns (8.242%)  route 2.883ns (91.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.659ns = ( 9.659 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.883     9.317    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/SR[0]
    SLICE_X184Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.241     9.659    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X184Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C
                         clock pessimism              0.466    10.125    
                         clock uncertainty           -0.065    10.060    
    SLICE_X184Y160       FDRE (Setup_fdre_C_R)       -0.304     9.756    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 9.653 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235     9.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/C
                         clock pessimism              0.466    10.119    
                         clock uncertainty           -0.065    10.054    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304     9.750    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 9.653 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235     9.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                         clock pessimism              0.466    10.119    
                         clock uncertainty           -0.065    10.054    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304     9.750    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 9.653 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235     9.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/C
                         clock pessimism              0.466    10.119    
                         clock uncertainty           -0.065    10.054    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304     9.750    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 9.653 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235     9.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
                         clock pessimism              0.466    10.119    
                         clock uncertainty           -0.065    10.054    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304     9.750    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.259ns (8.294%)  route 2.864ns (91.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 9.653 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.864     9.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0[0]
    SLICE_X189Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235     9.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X189Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                         clock pessimism              0.466    10.119    
                         clock uncertainty           -0.065    10.054    
    SLICE_X189Y169       FDRE (Setup_fdre_C_R)       -0.304     9.750    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  0.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.387%)  route 0.137ns (51.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.553     2.482    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    SLICE_X124Y178       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y178       FDRE (Prop_fdre_C_Q)         0.100     2.582 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[1]/Q
                         net (fo=2, routed)           0.137     2.719    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q[1]
    SLICE_X124Y179       LUT3 (Prop_lut3_I0_O)        0.028     2.747 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.747    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q[2]_i_1_n_0
    SLICE_X124Y179       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.753     3.008    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    SLICE_X124Y179       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[2]/C
                         clock pessimism             -0.513     2.495    
    SLICE_X124Y179       FDRE (Hold_fdre_C_D)         0.060     2.555    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.359%)  route 0.142ns (52.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.554     2.483    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    SLICE_X124Y179       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y179       FDRE (Prop_fdre_C_Q)         0.100     2.583 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[2]/Q
                         net (fo=2, routed)           0.142     2.725    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg_n_0_[2]
    SLICE_X124Y179       LUT2 (Prop_lut2_I1_O)        0.028     2.753 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_i_1/O
                         net (fo=1, routed)           0.000     2.753    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_i_1_n_0
    SLICE_X124Y179       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.753     3.008    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    SLICE_X124Y179       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_reg/C
                         clock pessimism             -0.525     2.483    
    SLICE_X124Y179       FDRE (Hold_fdre_C_D)         0.060     2.543    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_reg
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.309%)  route 0.143ns (52.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.553     2.482    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    SLICE_X124Y178       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y178       FDRE (Prop_fdre_C_Q)         0.100     2.582 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[1]/Q
                         net (fo=2, routed)           0.143     2.725    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q[1]
    SLICE_X124Y178       LUT3 (Prop_lut3_I2_O)        0.028     2.753 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.753    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q[1]_i_1_n_0
    SLICE_X124Y178       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.752     3.007    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    SLICE_X124Y178       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[1]/C
                         clock pessimism             -0.525     2.482    
    SLICE_X124Y178       FDRE (Hold_fdre_C_D)         0.060     2.542    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_pclk_s1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.157ns (39.661%)  route 0.239ns (60.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.639     2.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X184Y151       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y151       FDRE (Prop_fdre_C_Q)         0.091     2.720 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/Q
                         net (fo=6, routed)           0.239     2.959    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2
    SLICE_X183Y152       LUT6 (Prop_lut6_I5_O)        0.066     3.025 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[4]_i_1__6/O
                         net (fo=1, routed)           0.000     3.025    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[4]_i_1__6_n_0
    SLICE_X183Y152       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.843     3.167    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X183Y152       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.502     2.665    
    SLICE_X183Y152       FDRE (Hold_fdre_C_D)         0.060     2.725    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.706%)  route 0.263ns (67.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X179Y118       FDSE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y118       FDSE (Prop_fdse_C_Q)         0.100     2.773 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=11, routed)          0.263     3.036    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg_n_0_[1]
    SLICE_X181Y123       LUT6 (Prop_lut6_I5_O)        0.028     3.064 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_i_1/O
                         net (fo=4, routed)           0.000     3.064    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_i_1_n_0
    SLICE_X181Y123       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.899     3.223    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X181Y123       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                         clock pessimism             -0.522     2.701    
    SLICE_X181Y123       FDRE (Hold_fdre_C_D)         0.060     2.761    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.151%)  route 0.283ns (68.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.681     2.671    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X179Y129       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y129       FDRE (Prop_fdre_C_Q)         0.100     2.771 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[28]/Q
                         net (fo=6, routed)           0.283     3.054    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[28]
    SLICE_X184Y137       LUT4 (Prop_lut4_I2_O)        0.028     3.082 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_i_1__0/O
                         net (fo=1, routed)           0.000     3.082    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_i_1__0_n_0
    SLICE_X184Y137       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.910     3.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X184Y137       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg/C
                         clock pessimism             -0.522     2.712    
    SLICE_X184Y137       FDRE (Hold_fdre_C_D)         0.061     2.773    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.171ns (42.139%)  route 0.235ns (57.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.690     2.680    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X182Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y145       FDRE (Prop_fdre_C_Q)         0.107     2.787 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[5]/Q
                         net (fo=2, routed)           0.235     3.022    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[5]
    SLICE_X185Y145       LUT6 (Prop_lut6_I5_O)        0.064     3.086 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.086    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[14]_i_1__0_n_0
    SLICE_X185Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.914     3.238    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X185Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]/C
                         clock pessimism             -0.522     2.716    
    SLICE_X185Y145       FDRE (Hold_fdre_C_D)         0.060     2.776    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.155ns (35.675%)  route 0.279ns (64.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.690     2.680    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X179Y103       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y103       FDRE (Prop_fdre_C_Q)         0.091     2.771 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/Q
                         net (fo=15, routed)          0.279     3.050    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2[2]
    SLICE_X180Y102       LUT5 (Prop_lut5_I2_O)        0.064     3.114 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_2__2/O
                         net (fo=1, routed)           0.000     3.114    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/p_0_out[17]
    SLICE_X180Y102       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.915     3.239    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X180Y102       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/C
                         clock pessimism             -0.522     2.717    
    SLICE_X180Y102       FDRE (Hold_fdre_C_D)         0.087     2.804    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.171ns (41.945%)  route 0.237ns (58.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.690     2.680    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X182Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y144       FDRE (Prop_fdre_C_Q)         0.107     2.787 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[26]/Q
                         net (fo=2, routed)           0.237     3.024    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[26]
    SLICE_X184Y144       LUT4 (Prop_lut4_I2_O)        0.064     3.088 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel[0]_i_1/O
                         net (fo=1, routed)           0.000     3.088    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel[0]_i_1_n_0
    SLICE_X184Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.914     3.238    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X184Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]/C
                         clock pessimism             -0.522     2.716    
    SLICE_X184Y144       FDRE (Hold_fdre_C_D)         0.060     2.776    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.157ns (38.486%)  route 0.251ns (61.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X184Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y118       FDRE (Prop_fdre_C_Q)         0.091     2.764 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2_reg/Q
                         net (fo=3, routed)           0.251     3.015    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2
    SLICE_X183Y117       LUT3 (Prop_lut3_I0_O)        0.066     3.081 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_i_1__1/O
                         net (fo=1, routed)           0.000     3.081    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_i_1__1_n_0
    SLICE_X183Y117       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.906     3.230    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X183Y117       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg/C
                         clock pessimism             -0.522     2.708    
    SLICE_X183Y117       FDRE (Hold_fdre_C_D)         0.061     2.769    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_out1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         4.000       0.000      PCIE_X0Y0            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y11  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y11  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y11  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y11  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y10  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y10  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y10  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y10  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y9   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3      eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X180Y166       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X180Y166       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_tx_data_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X178Y165       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X180Y166       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X184Y167       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X180Y126       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X183Y126       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_gen3_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X180Y126       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_idle_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X180Y126       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxvalid_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         2.000       1.600      SLICE_X181Y123       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X181Y162       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X182Y162       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X180Y160       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X181Y160       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X184Y162       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X185Y163       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_polarity_q_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X185Y163       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X187Y176       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_char_is_k_q_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X189Y172       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         2.000       1.650      SLICE_X187Y176       eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out2
  To Clock:  mmcm_out2

Setup :            0  Failing Endpoints,  Worst Slack        1.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out2 rise@4.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.485ns (24.098%)  route 1.528ns (75.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 9.461 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.366     5.939    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[8])
                                                      0.485     6.424 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[8]
                         net (fo=4, routed)           1.528     7.951    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXWADDR[8]
    RAMB36_X11Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.245     9.461    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X11Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.450     9.911    
                         clock uncertainty           -0.065     9.846    
    RAMB36_X11Y45        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     9.430    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          9.430    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out2 rise@4.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.485ns (24.265%)  route 1.514ns (75.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 9.462 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.366     5.939    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[8])
                                                      0.485     6.424 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[8]
                         net (fo=4, routed)           1.514     7.937    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/MIMRXWADDR[8]
    RAMB36_X10Y46        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.246     9.462    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y46        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.450     9.912    
                         clock uncertainty           -0.065     9.847    
    RAMB36_X10Y46        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     9.431    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out2 rise@4.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.515ns (25.992%)  route 1.466ns (74.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 9.458 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.366     5.939    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[9])
                                                      0.515     6.454 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[9]
                         net (fo=4, routed)           1.466     7.920    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[9]
    RAMB36_X10Y43        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.242     9.458    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y43        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.450     9.908    
                         clock uncertainty           -0.065     9.844    
    RAMB36_X10Y43        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416     9.428    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          9.428    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out2 rise@4.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.514ns (26.407%)  route 1.432ns (73.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 9.458 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.366     5.939    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[0])
                                                      0.514     6.453 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[0]
                         net (fo=4, routed)           1.432     7.885    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[0]
    RAMB36_X10Y43        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.242     9.458    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y43        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.450     9.908    
                         clock uncertainty           -0.065     9.844    
    RAMB36_X10Y43        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.416     9.428    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          9.428    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out2 rise@4.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.516ns (26.580%)  route 1.425ns (73.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 9.462 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.366     5.939    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[2])
                                                      0.516     6.455 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[2]
                         net (fo=4, routed)           1.425     7.880    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/MIMRXWADDR[2]
    RAMB36_X10Y46        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.246     9.462    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y46        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.450     9.912    
                         clock uncertainty           -0.065     9.847    
    RAMB36_X10Y46        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     9.431    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out2 rise@4.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.522ns (27.042%)  route 1.408ns (72.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 9.455 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.366     5.939    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[6])
                                                      0.522     6.461 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[6]
                         net (fo=4, routed)           1.408     7.869    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/MIMRXRADDR[6]
    RAMB36_X10Y46        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.239     9.455    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y46        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.450     9.905    
                         clock uncertainty           -0.065     9.841    
    RAMB36_X10Y46        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416     9.425    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          9.425    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out2 rise@4.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.528ns (27.678%)  route 1.380ns (72.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 9.462 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.366     5.939    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[4])
                                                      0.528     6.467 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[4]
                         net (fo=4, routed)           1.380     7.846    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/MIMRXWADDR[4]
    RAMB36_X10Y46        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.246     9.462    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y46        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.450     9.912    
                         clock uncertainty           -0.065     9.847    
    RAMB36_X10Y46        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     9.431    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out2 rise@4.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.516ns (29.913%)  route 1.209ns (70.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 9.455 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.366     5.939    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[3])
                                                      0.516     6.455 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[3]
                         net (fo=1, routed)           1.209     7.664    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[3]
    RAMB36_X10Y44        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.239     9.455    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y44        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.450     9.905    
                         clock uncertainty           -0.065     9.840    
    RAMB36_X10Y44        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543     9.297    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out2 rise@4.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.499ns (26.857%)  route 1.359ns (73.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 9.461 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.366     5.939    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[6])
                                                      0.499     6.438 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[6]
                         net (fo=4, routed)           1.359     7.797    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXWADDR[6]
    RAMB36_X11Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.245     9.461    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X11Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.450     9.911    
                         clock uncertainty           -0.065     9.846    
    RAMB36_X11Y45        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     9.430    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          9.430    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out2 rise@4.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.522ns (28.288%)  route 1.323ns (71.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.453ns = ( 9.453 - 4.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.366     5.939    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[6])
                                                      0.522     6.461 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[6]
                         net (fo=4, routed)           1.323     7.784    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXRADDR[6]
    RAMB36_X11Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.237     9.453    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X11Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.450     9.903    
                         clock uncertainty           -0.065     9.839    
    RAMB36_X11Y45        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416     9.423    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          9.423    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  1.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out2 rise@0.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.026ns (7.093%)  route 0.341ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.620     2.549    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[5])
                                                      0.026     2.575 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[5]
                         net (fo=1, routed)           0.341     2.915    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/wdata[5]
    RAMB36_X10Y43        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.848     3.103    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y43        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.499     2.604    
    RAMB36_X10Y43        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.900    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_out2 rise@0.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.138ns (22.816%)  route 0.467ns (77.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     1.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     2.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.418     4.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     4.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.223     5.439    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[17])
                                                      0.138     5.577 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[17]
                         net (fo=1, routed)           0.467     6.044    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[17]
    RAMB36_X10Y44        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          1.378     5.951    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y44        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.450     5.501    
    RAMB36_X10Y44        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.527     6.028    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.028    
                         arrival time                           6.044    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out2 rise@0.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.045ns (12.241%)  route 0.323ns (87.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.620     2.549    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[24])
                                                      0.045     2.594 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[24]
                         net (fo=1, routed)           0.323     2.916    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[6]
    RAMB36_X10Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.845     3.100    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.499     2.601    
    RAMB36_X10Y45        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.897    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out2 rise@0.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.047ns (12.755%)  route 0.321ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.620     2.549    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[28])
                                                      0.047     2.596 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[28]
                         net (fo=1, routed)           0.321     2.917    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[10]
    RAMB36_X10Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.845     3.100    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.499     2.601    
    RAMB36_X10Y45        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     2.897    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out2 rise@0.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.036ns (9.509%)  route 0.343ns (90.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.620     2.549    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[65])
                                                      0.036     2.585 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[65]
                         net (fo=1, routed)           0.343     2.927    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[11]
    RAMB36_X11Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.850     3.105    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X11Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.499     2.606    
    RAMB36_X11Y45        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.902    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out2 rise@0.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.021ns (7.479%)  route 0.260ns (92.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.620     2.549    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[2])
                                                      0.021     2.570 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[2]
                         net (fo=4, routed)           0.260     2.829    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[2]
    RAMB36_X10Y41        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.857     3.112    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y41        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.499     2.613    
    RAMB36_X10Y41        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.796    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out2 rise@0.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.043ns (11.228%)  route 0.340ns (88.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.620     2.549    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[26])
                                                      0.043     2.592 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[26]
                         net (fo=1, routed)           0.340     2.932    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[8]
    RAMB36_X10Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.845     3.100    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y45        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.499     2.601    
    RAMB36_X10Y45        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     2.897    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out2 rise@0.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.036ns (9.108%)  route 0.359ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.620     2.549    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[47])
                                                      0.036     2.585 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[47]
                         net (fo=1, routed)           0.359     2.944    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[11]
    RAMB36_X10Y46        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.850     3.105    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y46        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.499     2.606    
    RAMB36_X10Y46        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.902    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out2 rise@0.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.036ns (12.342%)  route 0.256ns (87.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.620     2.549    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[5])
                                                      0.036     2.585 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[5]
                         net (fo=4, routed)           0.256     2.840    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[5]
    RAMB36_X10Y40        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.857     3.112    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y40        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.499     2.613    
    RAMB36_X10Y40        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.796    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out2 rise@0.000ns - mmcm_out2 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.042ns (14.241%)  route 0.253ns (85.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.620     2.549    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[6])
                                                      0.042     2.591 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[6]
                         net (fo=4, routed)           0.253     2.844    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXRADDR[6]
    RAMB36_X10Y40        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line186/O
                         net (fo=17, routed)          0.858     3.113    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X10Y40        RAMB36E1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.499     2.614    
    RAMB36_X10Y40        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.797    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_out2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                2.000         4.000       2.000      PCIE_X0Y0        eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X10Y44    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X10Y44    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X10Y45    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X10Y45    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X10Y46    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X10Y46    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X11Y45    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X11Y45    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X10Y43    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       4.000       209.360    MMCME2_ADV_X0Y3  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.465       0.095      PCIE_X0Y0        eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.403       0.157      PCIE_X0Y0        eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.397       0.163      PCIE_X0Y0        eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.455       0.185      PCIE_X0Y0        eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.253       0.387      PCIE_X0Y0        eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.247       0.393      PCIE_X0Y0        eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out3
  To Clock:  mmcm_out3

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[5][90]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 0.223ns (2.758%)  route 7.862ns (97.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 13.666 - 8.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.217     5.790    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk_out
    SLICE_X99Y176        FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y176        FDRE (Prop_fdre_C_Q)         0.223     6.013 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/Q
                         net (fo=80, routed)          7.862    13.875    eth_virtio_wrapper_inst/eth_virtio_completer_inst/pcie_cq_axi_wdata[78]
    SLICE_X116Y79        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[5][90]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.450    13.666    eth_virtio_wrapper_inst/eth_virtio_completer_inst/user_clk_out
    SLICE_X116Y79        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[5][90]/C
                         clock pessimism              0.370    14.036    
                         clock uncertainty           -0.071    13.965    
    SLICE_X116Y79        FDRE (Setup_fdre_C_D)       -0.022    13.943    eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[5][90]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[7][90]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.223ns (2.753%)  route 7.878ns (97.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 13.666 - 8.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.217     5.790    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk_out
    SLICE_X99Y176        FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y176        FDRE (Prop_fdre_C_Q)         0.223     6.013 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/Q
                         net (fo=80, routed)          7.878    13.891    eth_virtio_wrapper_inst/eth_virtio_completer_inst/pcie_cq_axi_wdata[78]
    SLICE_X118Y79        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[7][90]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.450    13.666    eth_virtio_wrapper_inst/eth_virtio_completer_inst/user_clk_out
    SLICE_X118Y79        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[7][90]/C
                         clock pessimism              0.370    14.036    
                         clock uncertainty           -0.071    13.965    
    SLICE_X118Y79        FDRE (Setup_fdre_C_D)       -0.002    13.963    eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[7][90]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -13.891    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[6][90]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 0.223ns (2.761%)  route 7.855ns (97.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 13.664 - 8.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.217     5.790    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk_out
    SLICE_X99Y176        FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y176        FDRE (Prop_fdre_C_Q)         0.223     6.013 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/Q
                         net (fo=80, routed)          7.855    13.868    eth_virtio_wrapper_inst/eth_virtio_completer_inst/pcie_cq_axi_wdata[78]
    SLICE_X119Y78        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[6][90]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.448    13.664    eth_virtio_wrapper_inst/eth_virtio_completer_inst/user_clk_out
    SLICE_X119Y78        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[6][90]/C
                         clock pessimism              0.370    14.034    
                         clock uncertainty           -0.071    13.963    
    SLICE_X119Y78        FDRE (Setup_fdre_C_D)       -0.022    13.941    eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[6][90]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[4][90]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 0.223ns (2.761%)  route 7.855ns (97.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 13.664 - 8.000 ) 
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.217     5.790    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk_out
    SLICE_X99Y176        FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y176        FDRE (Prop_fdre_C_Q)         0.223     6.013 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[90]/Q
                         net (fo=80, routed)          7.855    13.868    eth_virtio_wrapper_inst/eth_virtio_completer_inst/pcie_cq_axi_wdata[78]
    SLICE_X118Y78        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[4][90]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.448    13.664    eth_virtio_wrapper_inst/eth_virtio_completer_inst/user_clk_out
    SLICE_X118Y78        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[4][90]/C
                         clock pessimism              0.370    14.034    
                         clock uncertainty           -0.071    13.963    
    SLICE_X118Y78        FDRE (Setup_fdre_C_D)       -0.002    13.961    eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[4][90]
  -------------------------------------------------------------------
                         required time                         13.961    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_queue_msix_vector_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/vio_int_msix_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 0.302ns (4.009%)  route 7.230ns (95.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 13.328 - 8.000 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.460     6.033    eth_virtio_wrapper_inst/eth_virtio_completer_inst/user_clk_out
    SLICE_X42Y115        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_queue_msix_vector_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_fdre_C_Q)         0.259     6.292 r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_queue_msix_vector_reg[4][3]/Q
                         net (fo=99, routed)          7.230    13.522    eth_virtio_wrapper_inst/eth_virtio_completer_inst/virtq_msix_vector[67]
    SLICE_X120Y167       LUT6 (Prop_lut6_I3_O)        0.043    13.565 r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_int_msix[48]_i_1__7/O
                         net (fo=1, routed)           0.000    13.565    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/vio_int_msix_reg[96]_0[48]
    SLICE_X120Y167       FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/vio_int_msix_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.112    13.328    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/CLK
    SLICE_X120Y167       FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/vio_int_msix_reg[48]/C
                         clock pessimism              0.370    13.698    
                         clock uncertainty           -0.071    13.627    
    SLICE_X120Y167       FDRE (Setup_fdre_C_D)        0.034    13.661    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/vio_int_msix_reg[48]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[1][88]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 0.223ns (2.770%)  route 7.829ns (97.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 13.658 - 8.000 ) 
    Source Clock Delay      (SCD):    5.802ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.229     5.802    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk_out
    SLICE_X103Y177       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y177       FDRE (Prop_fdre_C_Q)         0.223     6.025 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[88]/Q
                         net (fo=80, routed)          7.829    13.854    eth_virtio_wrapper_inst/eth_virtio_completer_inst/pcie_cq_axi_wdata[76]
    SLICE_X114Y74        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[1][88]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.442    13.658    eth_virtio_wrapper_inst/eth_virtio_completer_inst/user_clk_out
    SLICE_X114Y74        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[1][88]/C
                         clock pessimism              0.370    14.028    
                         clock uncertainty           -0.071    13.957    
    SLICE_X114Y74        FDRE (Setup_fdre_C_D)       -0.002    13.955    eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[1][88]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -13.854    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_queue_msix_vector_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/vio_int_msix_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 0.302ns (4.013%)  route 7.224ns (95.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 13.328 - 8.000 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.460     6.033    eth_virtio_wrapper_inst/eth_virtio_completer_inst/user_clk_out
    SLICE_X42Y115        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_queue_msix_vector_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_fdre_C_Q)         0.259     6.292 r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_queue_msix_vector_reg[4][3]/Q
                         net (fo=99, routed)          7.224    13.516    eth_virtio_wrapper_inst/eth_virtio_completer_inst/virtq_msix_vector[67]
    SLICE_X115Y164       LUT6 (Prop_lut6_I3_O)        0.043    13.559 r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_int_msix[58]_i_1__7/O
                         net (fo=1, routed)           0.000    13.559    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/vio_int_msix_reg[96]_0[58]
    SLICE_X115Y164       FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/vio_int_msix_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.112    13.328    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/CLK
    SLICE_X115Y164       FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/vio_int_msix_reg[58]/C
                         clock pessimism              0.370    13.698    
                         clock uncertainty           -0.071    13.627    
    SLICE_X115Y164       FDRE (Setup_fdre_C_D)        0.034    13.661    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk1[4].eth_virtio_vq_packed_rx_inst/vio_int_msix_reg[58]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[8][88]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 0.223ns (2.771%)  route 7.825ns (97.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.660ns = ( 13.660 - 8.000 ) 
    Source Clock Delay      (SCD):    5.802ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.229     5.802    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/user_clk_out
    SLICE_X103Y177       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y177       FDRE (Prop_fdre_C_Q)         0.223     6.025 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_us_axi_master_inst/pcie_us_axi_master_wr_inst/m_axi_wdata_reg_reg[88]/Q
                         net (fo=80, routed)          7.825    13.850    eth_virtio_wrapper_inst/eth_virtio_completer_inst/pcie_cq_axi_wdata[76]
    SLICE_X114Y77        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[8][88]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.444    13.660    eth_virtio_wrapper_inst/eth_virtio_completer_inst/user_clk_out
    SLICE_X114Y77        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[8][88]/C
                         clock pessimism              0.370    14.030    
                         clock uncertainty           -0.071    13.959    
    SLICE_X114Y77        FDRE (Setup_fdre_C_D)       -0.002    13.957    eth_virtio_wrapper_inst/eth_virtio_completer_inst/vio_msix_tab_reg[8][88]
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 0.223ns (2.982%)  route 7.255ns (97.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 13.537 - 8.000 ) 
    Source Clock Delay      (SCD):    6.032ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.459     6.032    ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X60Y103        FDRE                                         r  ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.223     6.255 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_reg/Q
                         net (fo=617, routed)         7.255    13.510    ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X58Y141        SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.321    13.537    ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X58Y141        SRLC32E                                      r  ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                         clock pessimism              0.445    13.982    
                         clock uncertainty           -0.071    13.911    
    SLICE_X58Y141        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.276    13.635    ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/S1
  -------------------------------------------------------------------
                         required time                         13.635    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/S2/CE
                            (rising edge-triggered cell SRL16E clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 0.223ns (2.982%)  route 7.255ns (97.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 13.537 - 8.000 ) 
    Source Clock Delay      (SCD):    6.032ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.459     6.032    ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X60Y103        FDRE                                         r  ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.223     6.255 r  ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_reg/Q
                         net (fo=617, routed)         7.255    13.510    ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X58Y141        SRL16E                                       r  ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.321    13.537    ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X58Y141        SRL16E                                       r  ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                         clock pessimism              0.445    13.982    
                         clock uncertainty           -0.071    13.911    
    SLICE_X58Y141        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276    13.635    ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE/u_srlA/S2
  -------------------------------------------------------------------
                         required time                         13.635    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                  0.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.206ns (33.115%)  route 0.416ns (66.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.965ns
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     1.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     2.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     2.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418     4.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     4.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.192     5.408    eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/CLK
    SLICE_X82Y274        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y274        FDRE (Prop_fdre_C_Q)         0.206     5.614 r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[87]/Q
                         net (fo=1, routed)           0.416     6.030    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_axis[87]
    RAMB36_X5Y54         RAMB36E1                                     r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.392     5.965    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    RAMB36_X5Y54         RAMB36E1                                     r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     5.485    
    RAMB36_X5Y54         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.527     6.012    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -6.012    
                         arrival time                           6.030    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.206ns (32.392%)  route 0.430ns (67.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.982ns
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     1.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     2.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     2.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418     4.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     4.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.207     5.423    eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/CLK
    SLICE_X98Y268        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y268        FDRE (Prop_fdre_C_Q)         0.206     5.629 r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[25]/Q
                         net (fo=1, routed)           0.430     6.059    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_axis[25]
    RAMB36_X6Y54         RAMB36E1                                     r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.409     5.982    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    RAMB36_X6Y54         RAMB36E1                                     r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     5.502    
    RAMB36_X6Y54         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.527     6.029    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -6.029    
                         arrival time                           6.059    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.206ns (32.198%)  route 0.434ns (67.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.982ns
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     1.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     2.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     2.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418     4.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     4.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.210     5.426    eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/CLK
    SLICE_X98Y265        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y265        FDRE (Prop_fdre_C_Q)         0.206     5.632 r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.434     6.066    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_axis[0]
    RAMB36_X6Y54         RAMB36E1                                     r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.409     5.982    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    RAMB36_X6Y54         RAMB36E1                                     r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     5.502    
    RAMB36_X6Y54         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[0])
                                                      0.527     6.029    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -6.029    
                         arrival time                           6.066    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.178ns (27.472%)  route 0.470ns (72.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.982ns
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     1.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     2.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     2.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418     4.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     4.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.204     5.420    eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/CLK
    SLICE_X93Y269        FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y269        FDRE (Prop_fdre_C_Q)         0.178     5.598 r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/axis_arb_mux_inst/m_axis_tdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.470     6.068    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_axis[13]
    RAMB36_X6Y54         RAMB36E1                                     r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.409     5.982    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    RAMB36_X6Y54         RAMB36E1                                     r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     5.502    
    RAMB36_X6Y54         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.527     6.029    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -6.029    
                         arrival time                           6.068    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[404]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[404]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.220%)  route 0.112ns (48.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.107ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.683     2.612    ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X62Y99         FDRE                                         r  ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[404]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.118     2.730 r  ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[404]/Q
                         net (fo=17, routed)          0.112     2.842    ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[404]
    SLICE_X65Y100        FDRE                                         r  ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[404]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.852     3.107    ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X65Y100        FDRE                                         r  ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[404]/C
                         clock pessimism             -0.354     2.753    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.041     2.794    ila_0_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[404]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.118ns (26.601%)  route 0.326ns (73.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.643     2.572    ila_0_inst/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X86Y55         FDRE                                         r  ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.118     2.690 r  ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][25]/Q
                         net (fo=1, routed)           0.326     3.016    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X6Y11         RAMB36E1                                     r  ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.926     3.181    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X6Y11         RAMB36E1                                     r  ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.374     2.807    
    RAMB36_X6Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     2.962    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 vio_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_cache_inst/cache_reg_20/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.100ns (26.325%)  route 0.280ns (73.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.664     2.593    user_clk
    SLICE_X119Y92        FDRE                                         r  vio_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y92        FDRE (Prop_fdre_C_Q)         0.100     2.693 r  vio_rx_state_reg[3]/Q
                         net (fo=2, routed)           0.280     2.973    ila_cache_inst/probe[366]
    RAMB36_X7Y20         RAMB36E1                                     r  ila_cache_inst/cache_reg_20/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.862     3.117    ila_cache_inst/clock
    RAMB36_X7Y20         RAMB36E1                                     r  ila_cache_inst/cache_reg_20/CLKARDCLK
                         clock pessimism             -0.354     2.763    
    RAMB36_X7Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     2.918    ila_cache_inst/cache_reg_20
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vio_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_cache_inst/cache_reg_20/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.100ns (26.228%)  route 0.281ns (73.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.664     2.593    user_clk
    SLICE_X119Y92        FDRE                                         r  vio_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y92        FDRE (Prop_fdre_C_Q)         0.100     2.693 r  vio_rx_state_reg[1]/Q
                         net (fo=2, routed)           0.281     2.974    ila_cache_inst/probe[364]
    RAMB36_X7Y20         RAMB36E1                                     r  ila_cache_inst/cache_reg_20/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.862     3.117    ila_cache_inst/clock
    RAMB36_X7Y20         RAMB36E1                                     r  ila_cache_inst/cache_reg_20/CLKARDCLK
                         clock pessimism             -0.354     2.763    
    RAMB36_X7Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     2.918    ila_cache_inst/cache_reg_20
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.118ns (26.390%)  route 0.329ns (73.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.643     2.572    ila_0_inst/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X86Y55         FDRE                                         r  ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.118     2.690 r  ila_0_inst/inst/ila_core_inst/shifted_data_in_reg[8][26]/Q
                         net (fo=1, routed)           0.329     3.019    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[0]
    RAMB36_X6Y11         RAMB36E1                                     r  ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.926     3.181    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X6Y11         RAMB36E1                                     r  ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.374     2.807    
    RAMB36_X6Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.155     2.962    ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/s_axis_val_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/s_axis_int_tdata_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.146ns (32.561%)  route 0.302ns (67.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.579     2.508    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/CLK
    SLICE_X132Y248       FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/s_axis_val_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y248       FDRE (Prop_fdre_C_Q)         0.118     2.626 r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/s_axis_val_reg[102]/Q
                         net (fo=3, routed)           0.302     2.928    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/s_axis_val_reg_n_0_[102]
    SLICE_X134Y251       LUT6 (Prop_lut6_I5_O)        0.028     2.956 r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/s_axis_int_tdata[102]_i_1/O
                         net (fo=1, routed)           0.000     2.956    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/s_axis_int_tdata[102]_i_1_n_0
    SLICE_X134Y251       FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/s_axis_int_tdata_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.889     3.144    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/CLK
    SLICE_X134Y251       FDRE                                         r  eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/s_axis_int_tdata_reg[102]/C
                         clock pessimism             -0.334     2.810    
    SLICE_X134Y251       FDRE (Hold_fdre_C_D)         0.087     2.897    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[5].eth_virtio_pkt_tx_inst/s_axis_int_tdata_reg[102]
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_out3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/DRPCLK     n/a            4.000         8.000       4.000      PCIE_X0Y0        eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/DRPCLK
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000         8.000       4.000      PCIE_X0Y0        eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X4Y13     ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB36_X4Y13     ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X2Y17     ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB36_X2Y17     ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X3Y7      ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB36_X3Y7      ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X7Y16     ila_cache_inst/cache_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X3Y16     ila_0_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y103    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_72_77/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y103    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_72_77/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X94Y103    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_72_77/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y106    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_84_89/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y106    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_84_89/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y106    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_84_89/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y106    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_84_89/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y106    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_84_89/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y106    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_84_89/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y106    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_84_89/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y103    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_78_83/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y103    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_78_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y103    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_78_83/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y103    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_78_83/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y103    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_78_83/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y103    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_78_83/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y103    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_78_83/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y103    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_78_83/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X118Y86    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_96_101/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X118Y86    eth_virtio_wrapper_inst/eth_virtio_vq_inst/genblk2[7].eth_virtio_vq_packed_tx_inst/vio_pfd_desc_reg_0_3_96_101/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out4
  To Clock:  mmcm_out4

Setup :            0  Failing Endpoints,  Worst Slack       19.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.169ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_out4 rise@20.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.363ns (43.477%)  route 0.472ns (56.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 25.629 - 20.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.552     6.125    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y144       FDRE (Prop_fdre_C_Q)         0.236     6.361 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.472     6.833    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt[1]
    SLICE_X178Y144       LUT2 (Prop_lut2_I1_O)        0.127     6.960 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.960    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/p_1_in__0[1]
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.413    25.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism              0.496    26.125    
                         clock uncertainty           -0.082    26.043    
    SLICE_X178Y144       FDRE (Setup_fdre_C_D)        0.086    26.129    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.129    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                 19.169    

Slack (MET) :             19.169ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_out4 rise@20.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.363ns (43.477%)  route 0.472ns (56.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 25.622 - 20.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.543     6.116    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y133       FDRE (Prop_fdre_C_Q)         0.236     6.352 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.472     6.824    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_cnt[1]
    SLICE_X178Y133       LUT2 (Prop_lut2_I1_O)        0.127     6.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.951    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/p_1_in__0[1]
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.406    25.622    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism              0.494    26.116    
                         clock uncertainty           -0.082    26.034    
    SLICE_X178Y133       FDRE (Setup_fdre_C_D)        0.086    26.120    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.120    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                 19.169    

Slack (MET) :             19.256ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_out4 rise@20.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.328ns (47.083%)  route 0.369ns (52.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.541     6.114    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y118       FDRE (Prop_fdre_C_Q)         0.204     6.318 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.369     6.687    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[1]
    SLICE_X181Y118       LUT3 (Prop_lut3_I0_O)        0.124     6.811 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_i_1__2/O
                         net (fo=1, routed)           0.000     6.811    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_i_1__2_n_0
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism              0.493    26.114    
                         clock uncertainty           -0.082    26.032    
    SLICE_X181Y118       FDRE (Setup_fdre_C_D)        0.034    26.066    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         26.066    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                 19.256    

Slack (MET) :             19.278ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_out4 rise@20.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.335ns (47.950%)  route 0.364ns (52.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.541     6.114    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y118       FDRE (Prop_fdre_C_Q)         0.204     6.318 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.364     6.682    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[1]
    SLICE_X181Y118       LUT2 (Prop_lut2_I1_O)        0.131     6.813 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt[1]_i_1__2/O
                         net (fo=1, routed)           0.000     6.813    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/p_1_in__0[1]
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism              0.493    26.114    
                         clock uncertainty           -0.082    26.032    
    SLICE_X181Y118       FDRE (Setup_fdre_C_D)        0.058    26.090    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.090    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 19.278    

Slack (MET) :             19.285ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_out4 rise@20.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.338ns (48.867%)  route 0.354ns (51.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.541     6.114    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y118       FDRE (Prop_fdre_C_Q)         0.204     6.318 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.354     6.672    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_cnt[1]
    SLICE_X181Y118       LUT2 (Prop_lut2_I1_O)        0.134     6.806 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.806    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/p_1_in__0[1]
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism              0.493    26.114    
                         clock uncertainty           -0.082    26.032    
    SLICE_X181Y118       FDRE (Setup_fdre_C_D)        0.058    26.090    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.090    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                 19.285    

Slack (MET) :             19.327ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_out4 rise@20.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.266ns (42.556%)  route 0.359ns (57.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.541     6.114    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y118       FDRE (Prop_fdre_C_Q)         0.223     6.337 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.359     6.696    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
    SLICE_X181Y118       LUT1 (Prop_lut1_I0_O)        0.043     6.739 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000     6.739    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/p_1_in__0[0]
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism              0.493    26.114    
                         clock uncertainty           -0.082    26.032    
    SLICE_X181Y118       FDRE (Setup_fdre_C_D)        0.034    26.066    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.066    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                 19.327    

Slack (MET) :             19.333ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_out4 rise@20.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.266ns (42.940%)  route 0.353ns (57.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.541     6.114    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y118       FDRE (Prop_fdre_C_Q)         0.223     6.337 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.353     6.690    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_cnt[0]
    SLICE_X181Y118       LUT1 (Prop_lut1_I0_O)        0.043     6.733 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.733    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/p_1_in__0[0]
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism              0.493    26.114    
                         clock uncertainty           -0.082    26.032    
    SLICE_X181Y118       FDRE (Setup_fdre_C_D)        0.034    26.066    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.066    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                 19.333    

Slack (MET) :             19.393ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_out4 rise@20.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.302ns (51.268%)  route 0.287ns (48.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 25.629 - 20.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.552     6.125    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y144       FDRE (Prop_fdre_C_Q)         0.259     6.384 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.287     6.671    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt[0]
    SLICE_X178Y144       LUT1 (Prop_lut1_I0_O)        0.043     6.714 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.714    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/p_1_in__0[0]
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.413    25.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism              0.496    26.125    
                         clock uncertainty           -0.082    26.043    
    SLICE_X178Y144       FDRE (Setup_fdre_C_D)        0.064    26.107    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.107    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                 19.393    

Slack (MET) :             19.393ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_out4 rise@20.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.302ns (51.181%)  route 0.288ns (48.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 25.629 - 20.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.552     6.125    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y144       FDRE (Prop_fdre_C_Q)         0.259     6.384 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.288     6.672    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt[0]
    SLICE_X178Y144       LUT3 (Prop_lut3_I2_O)        0.043     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_i_1/O
                         net (fo=1, routed)           0.000     6.715    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_i_1_n_0
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.413    25.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism              0.496    26.125    
                         clock uncertainty           -0.082    26.043    
    SLICE_X178Y144       FDRE (Setup_fdre_C_D)        0.065    26.108    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         26.108    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                 19.393    

Slack (MET) :             19.393ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (mmcm_out4 rise@20.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.302ns (51.268%)  route 0.287ns (48.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 25.622 - 20.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.543     6.116    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y133       FDRE (Prop_fdre_C_Q)         0.259     6.375 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.287     6.662    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_cnt[0]
    SLICE_X178Y133       LUT1 (Prop_lut1_I0_O)        0.043     6.705 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/p_1_in__0[0]
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.406    25.622    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism              0.494    26.116    
                         clock uncertainty           -0.082    26.034    
    SLICE_X178Y133       FDRE (Setup_fdre_C_D)        0.064    26.098    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.098    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                 19.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.171ns (73.750%)  route 0.061ns (26.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.690     2.619    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y144       FDRE (Prop_fdre_C_Q)         0.107     2.726 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.061     2.787    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt[1]
    SLICE_X178Y144       LUT3 (Prop_lut3_I0_O)        0.064     2.851 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_i_1/O
                         net (fo=1, routed)           0.000     2.851    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_i_1_n_0
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.913     3.168    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.549     2.619    
    SLICE_X178Y144       FDRE (Hold_fdre_C_D)         0.087     2.706    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.171ns (73.750%)  route 0.061ns (26.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.685     2.614    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y133       FDRE (Prop_fdre_C_Q)         0.107     2.721 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.061     2.782    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_cnt[1]
    SLICE_X178Y133       LUT3 (Prop_lut3_I0_O)        0.064     2.846 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_i_1__0/O
                         net (fo=1, routed)           0.000     2.846    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_i_1__0_n_0
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.906     3.161    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.547     2.614    
    SLICE_X178Y133       FDRE (Hold_fdre_C_D)         0.087     2.701    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.157ns (73.163%)  route 0.058ns (26.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.683     2.612    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y118       FDRE (Prop_fdre_C_Q)         0.091     2.703 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.058     2.761    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_cnt[1]
    SLICE_X181Y118       LUT3 (Prop_lut3_I0_O)        0.066     2.827 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_i_1__1/O
                         net (fo=1, routed)           0.000     2.827    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_i_1__1_n_0
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.548     2.612    
    SLICE_X181Y118       FDRE (Hold_fdre_C_D)         0.060     2.672    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.145ns (49.478%)  route 0.148ns (50.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.690     2.619    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y144       FDRE (Prop_fdre_C_Q)         0.118     2.737 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.148     2.885    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt[0]
    SLICE_X178Y144       LUT2 (Prop_lut2_I0_O)        0.027     2.912 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.912    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/p_1_in__0[1]
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.913     3.168    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism             -0.549     2.619    
    SLICE_X178Y144       FDRE (Hold_fdre_C_D)         0.096     2.715    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.145ns (49.478%)  route 0.148ns (50.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.685     2.614    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y133       FDRE (Prop_fdre_C_Q)         0.118     2.732 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.148     2.880    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_cnt[0]
    SLICE_X178Y133       LUT2 (Prop_lut2_I0_O)        0.027     2.907 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.907    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/p_1_in__0[1]
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.906     3.161    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism             -0.547     2.614    
    SLICE_X178Y133       FDRE (Hold_fdre_C_D)         0.096     2.710    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.650%)  route 0.148ns (50.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.690     2.619    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y144       FDRE (Prop_fdre_C_Q)         0.118     2.737 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.148     2.885    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt[0]
    SLICE_X178Y144       LUT1 (Prop_lut1_I0_O)        0.028     2.913 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.913    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/p_1_in__0[0]
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.913     3.168    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism             -0.549     2.619    
    SLICE_X178Y144       FDRE (Hold_fdre_C_D)         0.087     2.706    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.650%)  route 0.148ns (50.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.685     2.614    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y133       FDRE (Prop_fdre_C_Q)         0.118     2.732 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.148     2.880    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_cnt[0]
    SLICE_X178Y133       LUT1 (Prop_lut1_I0_O)        0.028     2.908 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.908    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/p_1_in__0[0]
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.906     3.161    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism             -0.547     2.614    
    SLICE_X178Y133       FDRE (Hold_fdre_C_D)         0.087     2.701    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.130ns (42.419%)  route 0.176ns (57.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.683     2.612    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y118       FDRE (Prop_fdre_C_Q)         0.100     2.712 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.176     2.888    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_cnt[0]
    SLICE_X181Y118       LUT2 (Prop_lut2_I0_O)        0.030     2.918 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.918    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/p_1_in__0[1]
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism             -0.548     2.612    
    SLICE_X181Y118       FDRE (Hold_fdre_C_D)         0.075     2.687    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.040%)  route 0.176ns (57.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.683     2.612    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y118       FDRE (Prop_fdre_C_Q)         0.100     2.712 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.176     2.888    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_cnt[0]
    SLICE_X181Y118       LUT1 (Prop_lut1_I0_O)        0.028     2.916 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.916    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/p_1_in__0[0]
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism             -0.548     2.612    
    SLICE_X181Y118       FDRE (Hold_fdre_C_D)         0.060     2.672    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out4 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.132ns (41.114%)  route 0.189ns (58.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.683     2.612    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y118       FDRE (Prop_fdre_C_Q)         0.100     2.712 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.189     2.901    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
    SLICE_X181Y118       LUT2 (Prop_lut2_I0_O)        0.032     2.933 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.933    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/p_1_in__0[1]
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism             -0.548     2.612    
    SLICE_X181Y118       FDRE (Hold_fdre_C_D)         0.075     2.687    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_out4
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y7    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y3  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X178Y144   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X178Y133   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X178Y144   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X178Y144   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X178Y133   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X178Y133   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X178Y133   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X178Y144   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X178Y144   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X178Y133   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X178Y133   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X178Y133   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X178Y133   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X181Y118   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X178Y144   eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out3
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.389ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.632ns  (logic 0.259ns (40.993%)  route 0.373ns (59.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.373     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X38Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.021     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.540ns  (logic 0.204ns (37.782%)  route 0.336ns (62.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.336     0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X38Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y71         FDCE (Setup_fdce_C_D)       -0.060     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.496ns  (logic 0.204ns (41.143%)  route 0.292ns (58.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y68         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.292     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.090     7.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.476ns  (logic 0.204ns (42.885%)  route 0.272ns (57.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X32Y68         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.272     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X34Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X34Y67         FDCE (Setup_fdce_C_D)       -0.091     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.535ns  (logic 0.223ns (41.718%)  route 0.312ns (58.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.312     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X38Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y71         FDCE (Setup_fdce_C_D)        0.022     8.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.530ns  (logic 0.223ns (42.088%)  route 0.307ns (57.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.307     0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X38Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.022     8.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  7.492    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.497ns  (logic 0.223ns (44.839%)  route 0.274ns (55.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X32Y68         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.274     0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.010     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  7.493    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.497ns  (logic 0.223ns (44.894%)  route 0.274ns (55.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X32Y68         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.274     0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)       -0.009     7.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  7.494    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out1
  To Clock:  mmcm_out0

Setup :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out0 rise@8.000ns - mmcm_out1 rise@4.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 13.655 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 10.175 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     5.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     6.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     8.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     8.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377    10.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259    10.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912    13.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237    13.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/C
                         clock pessimism              0.322    13.977    
                         clock uncertainty           -0.191    13.786    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281    13.505    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -13.346    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out0 rise@8.000ns - mmcm_out1 rise@4.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 13.655 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 10.175 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     5.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     6.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     8.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     8.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377    10.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259    10.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912    13.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237    13.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                         clock pessimism              0.322    13.977    
                         clock uncertainty           -0.191    13.786    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281    13.505    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -13.346    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out0 rise@8.000ns - mmcm_out1 rise@4.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 13.655 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 10.175 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     5.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     6.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     8.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     8.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377    10.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259    10.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912    13.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237    13.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                         clock pessimism              0.322    13.977    
                         clock uncertainty           -0.191    13.786    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281    13.505    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -13.346    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out0 rise@8.000ns - mmcm_out1 rise@4.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 13.655 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 10.175 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     5.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     6.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     8.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     8.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377    10.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259    10.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912    13.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237    13.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                         clock pessimism              0.322    13.977    
                         clock uncertainty           -0.191    13.786    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281    13.505    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -13.346    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out0 rise@8.000ns - mmcm_out1 rise@4.000ns)
  Data Path Delay:        3.142ns  (logic 0.259ns (8.242%)  route 2.883ns (91.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.659ns = ( 13.659 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 10.175 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     5.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     6.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     8.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     8.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377    10.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259    10.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.883    13.317    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/SR[0]
    SLICE_X184Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.241    13.659    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X184Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C
                         clock pessimism              0.322    13.981    
                         clock uncertainty           -0.191    13.790    
    SLICE_X184Y160       FDRE (Setup_fdre_C_R)       -0.304    13.486    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]
  -------------------------------------------------------------------
                         required time                         13.486    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out0 rise@8.000ns - mmcm_out1 rise@4.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 13.653 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 10.175 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     5.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     6.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     8.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     8.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377    10.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259    10.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866    13.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235    13.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/C
                         clock pessimism              0.322    13.975    
                         clock uncertainty           -0.191    13.784    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304    13.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out0 rise@8.000ns - mmcm_out1 rise@4.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 13.653 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 10.175 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     5.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     6.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     8.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     8.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377    10.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259    10.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866    13.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235    13.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                         clock pessimism              0.322    13.975    
                         clock uncertainty           -0.191    13.784    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304    13.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out0 rise@8.000ns - mmcm_out1 rise@4.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 13.653 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 10.175 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     5.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     6.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     8.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     8.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377    10.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259    10.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866    13.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235    13.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/C
                         clock pessimism              0.322    13.975    
                         clock uncertainty           -0.191    13.784    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304    13.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out0 rise@8.000ns - mmcm_out1 rise@4.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 13.653 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 10.175 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     5.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     6.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     8.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     8.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377    10.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259    10.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866    13.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235    13.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
                         clock pessimism              0.322    13.975    
                         clock uncertainty           -0.191    13.784    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304    13.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out0 rise@8.000ns - mmcm_out1 rise@4.000ns)
  Data Path Delay:        3.123ns  (logic 0.259ns (8.294%)  route 2.864ns (91.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 13.653 - 8.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 10.175 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     5.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     6.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529     8.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132     8.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377    10.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259    10.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.864    13.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0[0]
    SLICE_X189Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235    13.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X189Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                         clock pessimism              0.322    13.975    
                         clock uncertainty           -0.191    13.784    
    SLICE_X189Y169       FDRE (Setup_fdre_C_R)       -0.304    13.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                         -13.298    
  -------------------------------------------------------------------
                         slack                                  0.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.157ns (39.661%)  route 0.239ns (60.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.639     2.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X184Y151       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y151       FDRE (Prop_fdre_C_Q)         0.091     2.720 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/Q
                         net (fo=6, routed)           0.239     2.959    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2
    SLICE_X183Y152       LUT6 (Prop_lut6_I5_O)        0.066     3.025 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[4]_i_1__6/O
                         net (fo=1, routed)           0.000     3.025    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[4]_i_1__6_n_0
    SLICE_X183Y152       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.843     3.167    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X183Y152       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.427     2.740    
                         clock uncertainty            0.191     2.931    
    SLICE_X183Y152       FDRE (Hold_fdre_C_D)         0.060     2.991    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.706%)  route 0.263ns (67.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X179Y118       FDSE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y118       FDSE (Prop_fdse_C_Q)         0.100     2.773 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=11, routed)          0.263     3.036    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg_n_0_[1]
    SLICE_X181Y123       LUT6 (Prop_lut6_I5_O)        0.028     3.064 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_i_1/O
                         net (fo=4, routed)           0.000     3.064    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_i_1_n_0
    SLICE_X181Y123       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.899     3.223    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X181Y123       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                         clock pessimism             -0.447     2.776    
                         clock uncertainty            0.191     2.967    
    SLICE_X181Y123       FDRE (Hold_fdre_C_D)         0.060     3.027    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.151%)  route 0.283ns (68.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.681     2.671    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X179Y129       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y129       FDRE (Prop_fdre_C_Q)         0.100     2.771 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[28]/Q
                         net (fo=6, routed)           0.283     3.054    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[28]
    SLICE_X184Y137       LUT4 (Prop_lut4_I2_O)        0.028     3.082 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_i_1__0/O
                         net (fo=1, routed)           0.000     3.082    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_i_1__0_n_0
    SLICE_X184Y137       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.910     3.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X184Y137       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg/C
                         clock pessimism             -0.447     2.787    
                         clock uncertainty            0.191     2.978    
    SLICE_X184Y137       FDRE (Hold_fdre_C_D)         0.061     3.039    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.171ns (42.139%)  route 0.235ns (57.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.690     2.680    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X182Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y145       FDRE (Prop_fdre_C_Q)         0.107     2.787 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[5]/Q
                         net (fo=2, routed)           0.235     3.022    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[5]
    SLICE_X185Y145       LUT6 (Prop_lut6_I5_O)        0.064     3.086 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.086    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[14]_i_1__0_n_0
    SLICE_X185Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.914     3.238    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X185Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]/C
                         clock pessimism             -0.447     2.791    
                         clock uncertainty            0.191     2.982    
    SLICE_X185Y145       FDRE (Hold_fdre_C_D)         0.060     3.042    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.155ns (35.675%)  route 0.279ns (64.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.690     2.680    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X179Y103       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y103       FDRE (Prop_fdre_C_Q)         0.091     2.771 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/Q
                         net (fo=15, routed)          0.279     3.050    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2[2]
    SLICE_X180Y102       LUT5 (Prop_lut5_I2_O)        0.064     3.114 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_2__2/O
                         net (fo=1, routed)           0.000     3.114    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/p_0_out[17]
    SLICE_X180Y102       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.915     3.239    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X180Y102       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/C
                         clock pessimism             -0.447     2.792    
                         clock uncertainty            0.191     2.983    
    SLICE_X180Y102       FDRE (Hold_fdre_C_D)         0.087     3.070    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.171ns (41.945%)  route 0.237ns (58.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.690     2.680    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X182Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y144       FDRE (Prop_fdre_C_Q)         0.107     2.787 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[26]/Q
                         net (fo=2, routed)           0.237     3.024    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[26]
    SLICE_X184Y144       LUT4 (Prop_lut4_I2_O)        0.064     3.088 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel[0]_i_1/O
                         net (fo=1, routed)           0.000     3.088    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel[0]_i_1_n_0
    SLICE_X184Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.914     3.238    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X184Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]/C
                         clock pessimism             -0.447     2.791    
                         clock uncertainty            0.191     2.982    
    SLICE_X184Y144       FDRE (Hold_fdre_C_D)         0.060     3.042    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.157ns (38.486%)  route 0.251ns (61.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X184Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y118       FDRE (Prop_fdre_C_Q)         0.091     2.764 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2_reg/Q
                         net (fo=3, routed)           0.251     3.015    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2
    SLICE_X183Y117       LUT3 (Prop_lut3_I0_O)        0.066     3.081 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_i_1__1/O
                         net (fo=1, routed)           0.000     3.081    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_i_1__1_n_0
    SLICE_X183Y117       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.906     3.230    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X183Y117       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg/C
                         clock pessimism             -0.447     2.783    
                         clock uncertainty            0.191     2.974    
    SLICE_X183Y117       FDRE (Hold_fdre_C_D)         0.061     3.035    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.399%)  route 0.280ns (68.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.686     2.676    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X181Y114       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y114       FDRE (Prop_fdre_C_Q)         0.100     2.776 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/Q
                         net (fo=31, routed)          0.280     3.056    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/fsm_tx[1]
    SLICE_X187Y114       LUT4 (Prop_lut4_I1_O)        0.028     3.084 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[5]_i_1__1/O
                         net (fo=1, routed)           0.000     3.084    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[5]_i_1__1_n_0
    SLICE_X187Y114       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.909     3.233    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X187Y114       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                         clock pessimism             -0.447     2.786    
                         clock uncertainty            0.191     2.977    
    SLICE_X187Y114       FDRE (Hold_fdre_C_D)         0.060     3.037    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.144ns (32.420%)  route 0.300ns (67.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.689     2.679    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X180Y108       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y108       FDRE (Prop_fdre_C_Q)         0.118     2.797 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[7]/Q
                         net (fo=6, routed)           0.300     3.097    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[7]
    SLICE_X178Y108       LUT5 (Prop_lut5_I0_O)        0.026     3.123 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.000     3.123    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/p_0_in__0[3]
    SLICE_X178Y108       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.912     3.236    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X178Y108       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_reg[3]/C
                         clock pessimism             -0.447     2.789    
                         clock uncertainty            0.191     2.980    
    SLICE_X178Y108       FDRE (Hold_fdre_C_D)         0.096     3.076    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.148%)  route 0.283ns (68.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.690     2.680    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X185Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y145       FDRE (Prop_fdre_C_Q)         0.100     2.780 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[20]/Q
                         net (fo=3, routed)           0.283     3.063    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[20]
    SLICE_X183Y143       LUT5 (Prop_lut5_I3_O)        0.028     3.091 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_i_1__0/O
                         net (fo=1, routed)           0.000     3.091    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_i_1__0_n_0
    SLICE_X183Y143       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.914     3.238    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X183Y143       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_reg/C
                         clock pessimism             -0.447     2.791    
                         clock uncertainty            0.191     2.982    
    SLICE_X183Y143       FDRE (Hold_fdre_C_D)         0.061     3.043    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_reg
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out3
  To Clock:  mmcm_out0

Setup :            0  Failing Endpoints,  Worst Slack        4.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out0 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.274ns (9.029%)  route 2.761ns (90.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 13.641 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.365     5.938    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/pipe_userclk2_in
    SLICE_X179Y178       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y178       FDRE (Prop_fdre_C_Q)         0.223     6.161 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/Q
                         net (fo=60, routed)          1.436     7.597    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2_n_0
    SLICE_X178Y197       LUT1 (Prop_lut1_I0_O)        0.051     7.648 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/pcie_block_i_i_32/O
                         net (fo=1, routed)           1.324     8.973    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pl_upstream_prefer_deemph
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.119    12.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.223    13.641    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.236    13.877    
                         clock uncertainty           -0.191    13.685    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLUPSTREAMPREFERDEEMPH)
                                                     -0.068    13.617    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.617    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  4.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out0 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.127ns (8.091%)  route 1.443ns (91.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.628     2.557    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/pipe_userclk2_in
    SLICE_X179Y178       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y178       FDRE (Prop_fdre_C_Q)         0.100     2.657 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/Q
                         net (fo=60, routed)          0.760     3.417    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2_n_0
    SLICE_X178Y197       LUT1 (Prop_lut1_I0_O)        0.027     3.444 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/pcie_block_i_i_32/O
                         net (fo=1, routed)           0.682     4.127    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pl_upstream_prefer_deemph
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.829     3.153    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.259     2.894    
                         clock uncertainty            0.191     3.085    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLUPSTREAMPREFERDEEMPH)
                                                      0.440     3.525    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           4.127    
  -------------------------------------------------------------------
                         slack                                  0.602    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out0
  To Clock:  mmcm_out1

Setup :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 9.655 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237     9.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]/C
                         clock pessimism              0.322     9.977    
                         clock uncertainty           -0.191     9.786    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281     9.505    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 9.655 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237     9.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                         clock pessimism              0.322     9.977    
                         clock uncertainty           -0.191     9.786    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281     9.505    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 9.655 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237     9.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                         clock pessimism              0.322     9.977    
                         clock uncertainty           -0.191     9.786    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281     9.505    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.259ns (8.169%)  route 2.912ns (91.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.655ns = ( 9.655 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.912     9.346    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.237     9.655    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X178Y165       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                         clock pessimism              0.322     9.977    
                         clock uncertainty           -0.191     9.786    
    SLICE_X178Y165       FDRE (Setup_fdre_C_R)       -0.281     9.505    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.259ns (8.242%)  route 2.883ns (91.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.659ns = ( 9.659 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.883     9.317    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/SR[0]
    SLICE_X184Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.241     9.659    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X184Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C
                         clock pessimism              0.322     9.981    
                         clock uncertainty           -0.191     9.790    
    SLICE_X184Y160       FDRE (Setup_fdre_C_R)       -0.304     9.486    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.486    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 9.653 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235     9.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg/C
                         clock pessimism              0.322     9.975    
                         clock uncertainty           -0.191     9.784    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304     9.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_polarity_q_reg
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 9.653 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235     9.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                         clock pessimism              0.322     9.975    
                         clock uncertainty           -0.191     9.784    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304     9.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 9.653 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235     9.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]/C
                         clock pessimism              0.322     9.975    
                         clock uncertainty           -0.191     9.784    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304     9.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.259ns (8.288%)  route 2.866ns (91.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 9.653 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.866     9.300    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235     9.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X188Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]/C
                         clock pessimism              0.322     9.975    
                         clock uncertainty           -0.191     9.784    
    SLICE_X188Y169       FDRE (Setup_fdre_C_R)       -0.304     9.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_powerdown_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.259ns (8.294%)  route 2.864ns (91.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.653ns = ( 9.653 - 4.000 ) 
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132     4.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.377     6.175    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X182Y160       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y160       FDRE (Prop_fdre_C_Q)         0.259     6.434 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=319, routed)         2.864     9.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0[0]
    SLICE_X189Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.235     9.653    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X189Y169       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg/C
                         clock pessimism              0.322     9.975    
                         clock uncertainty           -0.191     9.784    
    SLICE_X189Y169       FDRE (Setup_fdre_C_R)       -0.304     9.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_chanisaligned_q_reg
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  0.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.157ns (39.661%)  route 0.239ns (60.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.639     2.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X184Y151       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y151       FDRE (Prop_fdre_C_Q)         0.091     2.720 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/Q
                         net (fo=6, routed)           0.239     2.959    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2
    SLICE_X183Y152       LUT6 (Prop_lut6_I5_O)        0.066     3.025 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[4]_i_1__6/O
                         net (fo=1, routed)           0.000     3.025    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[4]_i_1__6_n_0
    SLICE_X183Y152       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.843     3.167    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X183Y152       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.427     2.740    
                         clock uncertainty            0.191     2.931    
    SLICE_X183Y152       FDRE (Hold_fdre_C_D)         0.060     2.991    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.706%)  route 0.263ns (67.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X179Y118       FDSE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y118       FDSE (Prop_fdse_C_Q)         0.100     2.773 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=11, routed)          0.263     3.036    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg_n_0_[1]
    SLICE_X181Y123       LUT6 (Prop_lut6_I5_O)        0.028     3.064 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_i_1/O
                         net (fo=4, routed)           0.000     3.064    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_i_1_n_0
    SLICE_X181Y123       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.899     3.223    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X181Y123       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                         clock pessimism             -0.447     2.776    
                         clock uncertainty            0.191     2.967    
    SLICE_X181Y123       FDRE (Hold_fdre_C_D)         0.060     3.027    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.151%)  route 0.283ns (68.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.681     2.671    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X179Y129       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y129       FDRE (Prop_fdre_C_Q)         0.100     2.771 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[28]/Q
                         net (fo=6, routed)           0.283     3.054    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[28]
    SLICE_X184Y137       LUT4 (Prop_lut4_I2_O)        0.028     3.082 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_i_1__0/O
                         net (fo=1, routed)           0.000     3.082    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_i_1__0_n_0
    SLICE_X184Y137       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.910     3.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X184Y137       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg/C
                         clock pessimism             -0.447     2.787    
                         clock uncertainty            0.191     2.978    
    SLICE_X184Y137       FDRE (Hold_fdre_C_D)         0.061     3.039    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/gen3_reg
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.171ns (42.139%)  route 0.235ns (57.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.690     2.680    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X182Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y145       FDRE (Prop_fdre_C_Q)         0.107     2.787 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[5]/Q
                         net (fo=2, routed)           0.235     3.022    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[5]
    SLICE_X185Y145       LUT6 (Prop_lut6_I5_O)        0.064     3.086 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[14]_i_1__0/O
                         net (fo=1, routed)           0.000     3.086    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm[14]_i_1__0_n_0
    SLICE_X185Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.914     3.238    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X185Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]/C
                         clock pessimism             -0.447     2.791    
                         clock uncertainty            0.191     2.982    
    SLICE_X185Y145       FDRE (Hold_fdre_C_D)         0.060     3.042    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.155ns (35.675%)  route 0.279ns (64.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.690     2.680    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X179Y103       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y103       FDRE (Prop_fdre_C_Q)         0.091     2.771 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/Q
                         net (fo=15, routed)          0.279     3.050    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2[2]
    SLICE_X180Y102       LUT5 (Prop_lut5_I2_O)        0.064     3.114 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_2__2/O
                         net (fo=1, routed)           0.000     3.114    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/p_0_out[17]
    SLICE_X180Y102       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.915     3.239    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X180Y102       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/C
                         clock pessimism             -0.447     2.792    
                         clock uncertainty            0.191     2.983    
    SLICE_X180Y102       FDRE (Hold_fdre_C_D)         0.087     3.070    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.171ns (41.945%)  route 0.237ns (58.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.690     2.680    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X182Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y144       FDRE (Prop_fdre_C_Q)         0.107     2.787 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[26]/Q
                         net (fo=2, routed)           0.237     3.024    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[26]
    SLICE_X184Y144       LUT4 (Prop_lut4_I2_O)        0.064     3.088 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel[0]_i_1/O
                         net (fo=1, routed)           0.000     3.088    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel[0]_i_1_n_0
    SLICE_X184Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.914     3.238    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X184Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]/C
                         clock pessimism             -0.447     2.791    
                         clock uncertainty            0.191     2.982    
    SLICE_X184Y144       FDRE (Hold_fdre_C_D)         0.060     3.042    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/sysclksel_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.157ns (38.486%)  route 0.251ns (61.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X184Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y118       FDRE (Prop_fdre_C_Q)         0.091     2.764 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2_reg/Q
                         net (fo=3, routed)           0.251     3.015    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg2
    SLICE_X183Y117       LUT3 (Prop_lut3_I0_O)        0.066     3.081 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_i_1__1/O
                         net (fo=1, routed)           0.000     3.081    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_i_1__1_n_0
    SLICE_X183Y117       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.906     3.230    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X183Y117       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg/C
                         clock pessimism             -0.447     2.783    
                         clock uncertainty            0.191     2.974    
    SLICE_X183Y117       FDRE (Hold_fdre_C_D)         0.061     3.035    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus_reg
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.399%)  route 0.280ns (68.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.686     2.676    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X181Y114       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y114       FDRE (Prop_fdre_C_Q)         0.100     2.776 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/Q
                         net (fo=31, routed)          0.280     3.056    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/fsm_tx[1]
    SLICE_X187Y114       LUT4 (Prop_lut4_I1_O)        0.028     3.084 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[5]_i_1__1/O
                         net (fo=1, routed)           0.000     3.084    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[5]_i_1__1_n_0
    SLICE_X187Y114       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.909     3.233    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X187Y114       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                         clock pessimism             -0.447     2.786    
                         clock uncertainty            0.191     2.977    
    SLICE_X187Y114       FDRE (Hold_fdre_C_D)         0.060     3.037    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.144ns (32.420%)  route 0.300ns (67.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.689     2.679    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X180Y108       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y108       FDRE (Prop_fdre_C_Q)         0.118     2.797 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[7]/Q
                         net (fo=6, routed)           0.300     3.097    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[7]
    SLICE_X178Y108       LUT5 (Prop_lut5_I0_O)        0.026     3.123 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.000     3.123    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/p_0_in__0[3]
    SLICE_X178Y108       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.912     3.236    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X178Y108       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_reg[3]/C
                         clock pessimism             -0.447     2.789    
                         clock uncertainty            0.191     2.980    
    SLICE_X178Y108       FDRE (Hold_fdre_C_D)         0.096     3.076    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.148%)  route 0.283ns (68.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.690     2.680    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X185Y145       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y145       FDRE (Prop_fdre_C_Q)         0.100     2.780 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg[20]/Q
                         net (fo=3, routed)           0.283     3.063    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/FSM_onehot_fsm_reg_n_0_[20]
    SLICE_X183Y143       LUT5 (Prop_lut5_I3_O)        0.028     3.091 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_i_1__0/O
                         net (fo=1, routed)           0.000     3.091    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_i_1__0_n_0
    SLICE_X183Y143       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.914     3.238    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X183Y143       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_reg/C
                         clock pessimism             -0.447     2.791    
                         clock uncertainty            0.191     2.982    
    SLICE_X183Y143       FDRE (Hold_fdre_C_D)         0.061     3.043    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/qpllreset_reg
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out3
  To Clock:  mmcm_out1

Setup :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out1 rise@4.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.274ns (9.029%)  route 2.761ns (90.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 9.641 - 4.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.365     5.938    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/pipe_userclk2_in
    SLICE_X179Y178       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y178       FDRE (Prop_fdre_C_Q)         0.223     6.161 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/Q
                         net (fo=60, routed)          1.436     7.597    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2_n_0
    SLICE_X178Y197       LUT1 (Prop_lut1_I0_O)        0.051     7.648 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/pcie_block_i_i_32/O
                         net (fo=1, routed)           1.324     8.973    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pl_upstream_prefer_deemph
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     4.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     5.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325     6.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.418     8.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.119     8.335    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     8.418 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.223     9.641    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.236     9.877    
                         clock uncertainty           -0.191     9.685    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLUPSTREAMPREFERDEEMPH)
                                                     -0.068     9.617    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  0.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
                            (rising edge-triggered cell PCIE_2_1 clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             mmcm_out1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out1 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.127ns (8.091%)  route 1.443ns (91.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.628     2.557    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/pipe_userclk2_in
    SLICE_X179Y178       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y178       FDRE (Prop_fdre_C_Q)         0.100     2.657 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2/Q
                         net (fo=60, routed)          0.760     3.417    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/user_app_rdy_gnt_reg_rep__2_n_0
    SLICE_X178Y197       LUT1 (Prop_lut1_I0_O)        0.027     3.444 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/tandem_cpler_inst/tandem_ctl_arb_i/pcie_block_i_i_32/O
                         net (fo=1, routed)           0.682     4.127    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pl_upstream_prefer_deemph
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.039     2.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     2.324 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.829     3.153    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.259     2.894    
                         clock uncertainty            0.191     3.085    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLUPSTREAMPREFERDEEMPH)
                                                      0.440     3.525    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           4.127    
  -------------------------------------------------------------------
                         slack                                  0.602    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  mmcm_out3

Setup :            0  Failing Endpoints,  Worst Slack       32.358ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.358ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.547ns  (logic 0.236ns (43.156%)  route 0.311ns (56.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.311     0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y70         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                 32.358    

Slack (MET) :             32.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.511ns  (logic 0.204ns (39.945%)  route 0.307ns (60.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.307     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X32Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y68         FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 32.397    

Slack (MET) :             32.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.591ns  (logic 0.259ns (43.844%)  route 0.332ns (56.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.332     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y70         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                 32.400    

Slack (MET) :             32.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.265%)  route 0.279ns (57.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.279     0.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X30Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y67         FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 32.426    

Slack (MET) :             32.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.091%)  route 0.269ns (56.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.269     0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y68         FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                 32.438    

Slack (MET) :             32.461ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.530ns  (logic 0.223ns (42.089%)  route 0.307ns (57.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.307     0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y67         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                 32.461    

Slack (MET) :             32.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.551ns  (logic 0.259ns (46.974%)  route 0.292ns (53.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.292     0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X38Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                 32.470    

Slack (MET) :             32.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_out3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.563%)  route 0.277ns (55.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X39Y70         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.277     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X38Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 32.522    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out0
  To Clock:  mmcm_out4

Setup :            0  Failing Endpoints,  Worst Slack        1.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out0 rise@16.000ns)
  Data Path Delay:        1.854ns  (logic 0.259ns (13.966%)  route 1.595ns (86.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 25.629 - 20.000 ) 
    Source Clock Delay      (SCD):    6.347ns = ( 22.347 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.549    22.347    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.259    22.606 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         1.595    24.201    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.413    25.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism              0.236    25.865    
                         clock uncertainty           -0.202    25.663    
    SLICE_X178Y144       FDRE (Setup_fdre_C_R)       -0.281    25.382    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -24.201    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out0 rise@16.000ns)
  Data Path Delay:        1.854ns  (logic 0.259ns (13.966%)  route 1.595ns (86.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 25.629 - 20.000 ) 
    Source Clock Delay      (SCD):    6.347ns = ( 22.347 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.549    22.347    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.259    22.606 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         1.595    24.201    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.413    25.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism              0.236    25.865    
                         clock uncertainty           -0.202    25.663    
    SLICE_X178Y144       FDRE (Setup_fdre_C_R)       -0.281    25.382    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -24.201    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out0 rise@16.000ns)
  Data Path Delay:        1.854ns  (logic 0.259ns (13.966%)  route 1.595ns (86.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 25.629 - 20.000 ) 
    Source Clock Delay      (SCD):    6.347ns = ( 22.347 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.549    22.347    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.259    22.606 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         1.595    24.201    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.413    25.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism              0.236    25.865    
                         clock uncertainty           -0.202    25.663    
    SLICE_X178Y144       FDRE (Setup_fdre_C_R)       -0.281    25.382    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -24.201    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out0 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out0 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out0 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out0 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out0 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out0 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out0 rise@16.000ns)
  Data Path Delay:        1.620ns  (logic 0.359ns (22.163%)  route 1.261ns (77.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 25.629 - 20.000 ) 
    Source Clock Delay      (SCD):    6.178ns = ( 22.178 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.380    22.178    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X178Y150       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y150       FDRE (Prop_fdre_C_Q)         0.236    22.414 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2_reg/Q
                         net (fo=1, routed)           1.261    23.675    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2
    SLICE_X178Y144       LUT3 (Prop_lut3_I1_O)        0.123    23.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_i_1/O
                         net (fo=1, routed)           0.000    23.798    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_i_1_n_0
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.413    25.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism              0.236    25.865    
                         clock uncertainty           -0.202    25.663    
    SLICE_X178Y144       FDRE (Setup_fdre_C_D)        0.065    25.728    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         25.728    
                         arrival time                         -23.798    
  -------------------------------------------------------------------
                         slack                                  1.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pclk_sel_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.171ns (30.870%)  route 0.383ns (69.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.680     2.670    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_pclk_in
    SLICE_X180Y121       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pclk_sel_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y121       FDRE (Prop_fdre_C_Q)         0.107     2.777 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pclk_sel_reg2_reg/Q
                         net (fo=1, routed)           0.383     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pclk_sel_reg2
    SLICE_X181Y118       LUT3 (Prop_lut3_I1_O)        0.064     3.224 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_i_1__1/O
                         net (fo=1, routed)           0.000     3.224    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_i_1__1_n_0
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_D)         0.060     3.163    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.118ns (22.531%)  route 0.406ns (77.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.688     2.678    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.118     2.796 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         0.406     3.202    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.906     3.161    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism             -0.259     2.902    
                         clock uncertainty            0.202     3.104    
    SLICE_X178Y133       FDRE (Hold_fdre_C_R)         0.006     3.110    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.118ns (22.531%)  route 0.406ns (77.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.688     2.678    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.118     2.796 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         0.406     3.202    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.906     3.161    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism             -0.259     2.902    
                         clock uncertainty            0.202     3.104    
    SLICE_X178Y133       FDRE (Hold_fdre_C_R)         0.006     3.110    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.118ns (22.531%)  route 0.406ns (77.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.688     2.678    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.118     2.796 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         0.406     3.202    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.906     3.161    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.259     2.902    
                         clock uncertainty            0.202     3.104    
    SLICE_X178Y133       FDRE (Hold_fdre_C_R)         0.006     3.110    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.173ns (27.822%)  route 0.449ns (72.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.685     2.675    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_pclk_in
    SLICE_X180Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y133       FDRE (Prop_fdre_C_Q)         0.107     2.782 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg2_reg/Q
                         net (fo=1, routed)           0.449     3.231    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg2
    SLICE_X178Y133       LUT3 (Prop_lut3_I1_O)        0.066     3.297 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_i_1__0/O
                         net (fo=1, routed)           0.000     3.297    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_i_1__0_n_0
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.906     3.161    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.259     2.902    
                         clock uncertainty            0.202     3.104    
    SLICE_X178Y133       FDRE (Hold_fdre_C_D)         0.087     3.191    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.173ns (25.265%)  route 0.512ns (74.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.680     2.670    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_pclk_in
    SLICE_X180Y121       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y121       FDRE (Prop_fdre_C_Q)         0.107     2.777 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/Q
                         net (fo=1, routed)           0.512     3.289    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2
    SLICE_X181Y118       LUT3 (Prop_lut3_I1_O)        0.066     3.355 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_i_1__2/O
                         net (fo=1, routed)           0.000     3.355    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_i_1__2_n_0
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_D)         0.061     3.164    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.114%)  route 0.521ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.100     2.773 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         0.521     3.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_R)        -0.014     3.089    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.114%)  route 0.521ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.100     2.773 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         0.521     3.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_R)        -0.014     3.089    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.114%)  route 0.521ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.100     2.773 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         0.521     3.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_R)        -0.014     3.089    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.114%)  route 0.521ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT0
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line130/O
                         net (fo=398, routed)         0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_dclk_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.100     2.773 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         0.521     3.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_R)        -0.014     3.089    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_out1
  To Clock:  mmcm_out4

Setup :            0  Failing Endpoints,  Worst Slack        1.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out1 rise@16.000ns)
  Data Path Delay:        1.854ns  (logic 0.259ns (13.966%)  route 1.595ns (86.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 25.629 - 20.000 ) 
    Source Clock Delay      (SCD):    6.347ns = ( 22.347 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.549    22.347    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.259    22.606 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         1.595    24.201    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.413    25.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism              0.236    25.865    
                         clock uncertainty           -0.202    25.663    
    SLICE_X178Y144       FDRE (Setup_fdre_C_R)       -0.281    25.382    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -24.201    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out1 rise@16.000ns)
  Data Path Delay:        1.854ns  (logic 0.259ns (13.966%)  route 1.595ns (86.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 25.629 - 20.000 ) 
    Source Clock Delay      (SCD):    6.347ns = ( 22.347 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.549    22.347    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.259    22.606 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         1.595    24.201    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.413    25.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism              0.236    25.865    
                         clock uncertainty           -0.202    25.663    
    SLICE_X178Y144       FDRE (Setup_fdre_C_R)       -0.281    25.382    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -24.201    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out1 rise@16.000ns)
  Data Path Delay:        1.854ns  (logic 0.259ns (13.966%)  route 1.595ns (86.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 25.629 - 20.000 ) 
    Source Clock Delay      (SCD):    6.347ns = ( 22.347 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.549    22.347    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.259    22.606 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         1.595    24.201    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.413    25.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism              0.236    25.865    
                         clock uncertainty           -0.202    25.663    
    SLICE_X178Y144       FDRE (Setup_fdre_C_R)       -0.281    25.382    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -24.201    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out1 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out1 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out1 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out1 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out1 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out1 rise@16.000ns)
  Data Path Delay:        1.240ns  (logic 0.223ns (17.990%)  route 1.017ns (82.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 25.621 - 20.000 ) 
    Source Clock Delay      (SCD):    6.339ns = ( 22.339 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.541    22.339    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.223    22.562 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         1.017    23.579    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.405    25.621    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism              0.236    25.857    
                         clock uncertainty           -0.202    25.655    
    SLICE_X181Y118       FDRE (Setup_fdre_C_R)       -0.304    25.351    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         25.351    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (mmcm_out4 rise@20.000ns - mmcm_out1 rise@16.000ns)
  Data Path Delay:        1.620ns  (logic 0.359ns (22.163%)  route 1.261ns (77.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 25.629 - 20.000 ) 
    Source Clock Delay      (SCD):    6.178ns = ( 22.178 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    16.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298    17.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    17.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483    18.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           1.529    20.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    20.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.132    20.705    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    20.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        1.380    22.178    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X178Y150       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y150       FDRE (Prop_fdre_C_Q)         0.236    22.414 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2_reg/Q
                         net (fo=1, routed)           1.261    23.675    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2
    SLICE_X178Y144       LUT3 (Prop_lut3_I1_O)        0.123    23.798 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_i_1/O
                         net (fo=1, routed)           0.000    23.798    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_i_1_n_0
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000    20.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234    21.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    21.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    22.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    22.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           1.418    24.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    24.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          1.413    25.629    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y144       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism              0.236    25.865    
                         clock uncertainty           -0.202    25.663    
    SLICE_X178Y144       FDRE (Setup_fdre_C_D)        0.065    25.728    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         25.728    
                         arrival time                         -23.798    
  -------------------------------------------------------------------
                         slack                                  1.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pclk_sel_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.171ns (30.870%)  route 0.383ns (69.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.680     2.670    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_pclk_in
    SLICE_X180Y121       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pclk_sel_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y121       FDRE (Prop_fdre_C_Q)         0.107     2.777 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pclk_sel_reg2_reg/Q
                         net (fo=1, routed)           0.383     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pclk_sel_reg2
    SLICE_X181Y118       LUT3 (Prop_lut3_I1_O)        0.064     3.224 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_i_1__1/O
                         net (fo=1, routed)           0.000     3.224    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_i_1__1_n_0
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_D)         0.060     3.163    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.118ns (22.531%)  route 0.406ns (77.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.688     2.678    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.118     2.796 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         0.406     3.202    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.906     3.161    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism             -0.259     2.902    
                         clock uncertainty            0.202     3.104    
    SLICE_X178Y133       FDRE (Hold_fdre_C_R)         0.006     3.110    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.118ns (22.531%)  route 0.406ns (77.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.688     2.678    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.118     2.796 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         0.406     3.202    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.906     3.161    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism             -0.259     2.902    
                         clock uncertainty            0.202     3.104    
    SLICE_X178Y133       FDRE (Hold_fdre_C_R)         0.006     3.110    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.118ns (22.531%)  route 0.406ns (77.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.688     2.678    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X180Y139       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y139       FDRE (Prop_fdre_C_Q)         0.118     2.796 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=320, routed)         0.406     3.202    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/cpllreset_repN_alias
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.906     3.161    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.259     2.902    
                         clock uncertainty            0.202     3.104    
    SLICE_X178Y133       FDRE (Hold_fdre_C_R)         0.006     3.110    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.173ns (27.822%)  route 0.449ns (72.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.685     2.675    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_pclk_in
    SLICE_X180Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y133       FDRE (Prop_fdre_C_Q)         0.107     2.782 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg2_reg/Q
                         net (fo=1, routed)           0.449     3.231    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg2
    SLICE_X178Y133       LUT3 (Prop_lut3_I1_O)        0.066     3.297 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_i_1__0/O
                         net (fo=1, routed)           0.000     3.297    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_i_1__0_n_0
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.906     3.161    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X178Y133       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.259     2.902    
                         clock uncertainty            0.202     3.104    
    SLICE_X178Y133       FDRE (Hold_fdre_C_D)         0.087     3.191    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.173ns (25.265%)  route 0.512ns (74.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.680     2.670    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_pclk_in
    SLICE_X180Y121       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y121       FDRE (Prop_fdre_C_Q)         0.107     2.777 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2_reg/Q
                         net (fo=1, routed)           0.512     3.289    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg2
    SLICE_X181Y118       LUT3 (Prop_lut3_I1_O)        0.066     3.355 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_i_1__2/O
                         net (fo=1, routed)           0.000     3.355    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_i_1__2_n_0
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_D)         0.061     3.164    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.114%)  route 0.521ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.100     2.773 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         0.521     3.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_R)        -0.014     3.089    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.114%)  route 0.521ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.100     2.773 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         0.521     3.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_R)        -0.014     3.089    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.114%)  route 0.521ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.100     2.773 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         0.521     3.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_R)        -0.014     3.089    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_out1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_out4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             mmcm_out4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out4 rise@0.000ns - mmcm_out1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.114%)  route 0.521ns (83.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT1
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line131/O
                         net (fo=5, routed)           0.035     1.964    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/clk_250m
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.990 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line175/O
                         net (fo=1498, routed)        0.683     2.673    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X183Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y118       FDRE (Prop_fdre_C_Q)         0.100     2.773 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=384, routed)         0.521     3.294    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/cpllreset_repN_1_alias
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT4
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line188/O
                         net (fo=12, routed)          0.905     3.160    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X181Y118       FDRE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]/C
                         clock pessimism             -0.259     2.901    
                         clock uncertainty            0.202     3.103    
    SLICE_X181Y118       FDRE (Hold_fdre_C_R)        -0.014     3.089    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.402ns (15.338%)  route 2.219ns (84.662%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 36.725 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.241     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X23Y79         LUT4 (Prop_lut4_I0_O)        0.123     5.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     6.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.441    37.166    
                         clock uncertainty           -0.035    37.131    
    SLICE_X32Y77         FDCE (Recov_fdce_C_CLR)     -0.212    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.919    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                 30.068    

Slack (MET) :             30.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.402ns (15.338%)  route 2.219ns (84.662%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 36.725 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.241     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X23Y79         LUT4 (Prop_lut4_I0_O)        0.123     5.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     6.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.441    37.166    
                         clock uncertainty           -0.035    37.131    
    SLICE_X32Y77         FDCE (Recov_fdce_C_CLR)     -0.212    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.919    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                 30.068    

Slack (MET) :             30.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.402ns (15.338%)  route 2.219ns (84.662%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.725ns = ( 36.725 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.241     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X23Y79         LUT4 (Prop_lut4_I0_O)        0.123     5.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     6.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.441    37.166    
                         clock uncertainty           -0.035    37.131    
    SLICE_X32Y77         FDCE (Recov_fdce_C_CLR)     -0.212    36.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.919    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                 30.068    

Slack (MET) :             30.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.402ns (15.878%)  route 2.130ns (84.122%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.241     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X23Y79         LUT4 (Prop_lut4_I0_O)        0.123     5.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     6.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.441    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X30Y77         FDCE (Recov_fdce_C_CLR)     -0.212    36.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.921    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 30.159    

Slack (MET) :             30.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.402ns (15.878%)  route 2.130ns (84.122%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.241     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X23Y79         LUT4 (Prop_lut4_I0_O)        0.123     5.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     6.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.441    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X30Y77         FDCE (Recov_fdce_C_CLR)     -0.212    36.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.921    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 30.159    

Slack (MET) :             30.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.402ns (15.878%)  route 2.130ns (84.122%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.241     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X23Y79         LUT4 (Prop_lut4_I0_O)        0.123     5.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     6.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.441    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X30Y77         FDCE (Recov_fdce_C_CLR)     -0.212    36.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.921    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 30.159    

Slack (MET) :             30.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.402ns (15.878%)  route 2.130ns (84.122%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.241     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X23Y79         LUT4 (Prop_lut4_I0_O)        0.123     5.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     6.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.441    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X30Y77         FDCE (Recov_fdce_C_CLR)     -0.212    36.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.921    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 30.159    

Slack (MET) :             30.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.402ns (15.878%)  route 2.130ns (84.122%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.241     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X23Y79         LUT4 (Prop_lut4_I0_O)        0.123     5.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     6.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.441    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X30Y77         FDCE (Recov_fdce_C_CLR)     -0.212    36.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.921    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 30.159    

Slack (MET) :             30.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.402ns (15.878%)  route 2.130ns (84.122%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.241     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X23Y79         LUT4 (Prop_lut4_I0_O)        0.123     5.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     6.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.441    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X30Y77         FDCE (Recov_fdce_C_CLR)     -0.212    36.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.921    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 30.159    

Slack (MET) :             30.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.402ns (15.878%)  route 2.130ns (84.122%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 36.727 - 33.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.436     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.701     4.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y84          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.236     4.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.241     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X23Y79         LUT4 (Prop_lut4_I0_O)        0.123     5.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.672     6.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y78         LUT1 (Prop_lut1_I0_O)        0.043     6.545 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.217     6.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095    35.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    35.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.441    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X30Y77         FDCE (Recov_fdce_C_CLR)     -0.212    36.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.921    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 30.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.077%)  route 0.094ns (50.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.714     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDPE (Prop_fdpe_C_Q)         0.091     2.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.094     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X32Y73         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.953     2.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.446     2.112    
    SLICE_X32Y73         FDPE (Remov_fdpe_C_PRE)     -0.110     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.165%)  route 0.143ns (58.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.716     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDPE (Prop_fdpe_C_Q)         0.100     2.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.143     2.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X34Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X34Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.446     2.116    
    SLICE_X34Y70         FDCE (Remov_fdce_C_CLR)     -0.069     2.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.165%)  route 0.143ns (58.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.716     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDPE (Prop_fdpe_C_Q)         0.100     2.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.143     2.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X34Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X34Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.446     2.116    
    SLICE_X34Y70         FDCE (Remov_fdce_C_CLR)     -0.069     2.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.482%)  route 0.147ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.716     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDPE (Prop_fdpe_C_Q)         0.100     2.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.446     2.119    
    SLICE_X32Y67         FDCE (Remov_fdce_C_CLR)     -0.069     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.482%)  route 0.147ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.716     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDPE (Prop_fdpe_C_Q)         0.100     2.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.446     2.119    
    SLICE_X32Y67         FDCE (Remov_fdce_C_CLR)     -0.069     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.482%)  route 0.147ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.716     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDPE (Prop_fdpe_C_Q)         0.100     2.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.446     2.119    
    SLICE_X32Y67         FDCE (Remov_fdce_C_CLR)     -0.069     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.482%)  route 0.147ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.716     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDPE (Prop_fdpe_C_Q)         0.100     2.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.446     2.119    
    SLICE_X32Y67         FDCE (Remov_fdce_C_CLR)     -0.069     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.482%)  route 0.147ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.716     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDPE (Prop_fdpe_C_Q)         0.100     2.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.446     2.119    
    SLICE_X32Y67         FDCE (Remov_fdce_C_CLR)     -0.069     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.482%)  route 0.147ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.716     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDPE (Prop_fdpe_C_Q)         0.100     2.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X32Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.446     2.119    
    SLICE_X32Y67         FDCE (Remov_fdce_C_CLR)     -0.069     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.482%)  route 0.147ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.362     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.716     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDPE (Prop_fdpe_C_Q)         0.100     2.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X32Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.575     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.960     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.446     2.119    
    SLICE_X32Y67         FDCE (Remov_fdce_C_CLR)     -0.069     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_out3
  To Clock:  mmcm_out3

Setup :            0  Failing Endpoints,  Worst Slack        1.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 0.266ns (4.363%)  route 5.831ns (95.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 13.429 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.380     5.953    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pipe_userclk2_in
    SLICE_X179Y151       FDPE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y151       FDPE (Prop_fdpe_C_Q)         0.223     6.176 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_7/Q
                         net (fo=149, routed)         5.240    11.416    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/user_reset_out_repN_7_alias
    SLICE_X101Y279       LUT2 (Prop_lut2_I0_O)        0.043    11.459 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.591    12.050    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X101Y279       FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.213    13.429    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    SLICE_X101Y279       FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.357    13.786    
                         clock uncertainty           -0.071    13.715    
    SLICE_X101Y279       FDPE (Recov_fdpe_C_PRE)     -0.178    13.537    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.266ns (4.471%)  route 5.683ns (95.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 13.422 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.380     5.953    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pipe_userclk2_in
    SLICE_X179Y151       FDPE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y151       FDPE (Prop_fdpe_C_Q)         0.223     6.176 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_7/Q
                         net (fo=149, routed)         5.240    11.416    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/user_reset_out_repN_7_alias
    SLICE_X101Y279       LUT2 (Prop_lut2_I0_O)        0.043    11.459 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.443    11.902    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X98Y279        FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.206    13.422    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    SLICE_X98Y279        FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.357    13.779    
                         clock uncertainty           -0.071    13.708    
    SLICE_X98Y279        FDPE (Recov_fdpe_C_PRE)     -0.187    13.521    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         13.521    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.266ns (4.471%)  route 5.683ns (95.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 13.422 - 8.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.380     5.953    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pipe_userclk2_in
    SLICE_X179Y151       FDPE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y151       FDPE (Prop_fdpe_C_Q)         0.223     6.176 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_7/Q
                         net (fo=149, routed)         5.240    11.416    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/user_reset_out_repN_7_alias
    SLICE_X101Y279       LUT2 (Prop_lut2_I0_O)        0.043    11.459 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.443    11.902    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X98Y279        FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.206    13.422    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    SLICE_X98Y279        FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                         clock pessimism              0.357    13.779    
                         clock uncertainty           -0.071    13.708    
    SLICE_X98Y279        FDPE (Recov_fdpe_C_PRE)     -0.187    13.521    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         13.521    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 0.266ns (4.611%)  route 5.503ns (95.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.694ns = ( 13.694 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.367     5.940    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pipe_userclk2_in
    SLICE_X169Y202       FDPE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y202       FDPE (Prop_fdpe_C_Q)         0.223     6.163 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/Q
                         net (fo=125, routed)         5.102    11.265    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/user_reset_out_repN_3_alias
    SLICE_X169Y313       LUT2 (Prop_lut2_I0_O)        0.043    11.308 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.401    11.709    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X169Y315       FDPE                                         f  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.478    13.694    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    SLICE_X169Y315       FDPE                                         r  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.370    14.064    
                         clock uncertainty           -0.071    13.993    
    SLICE_X169Y315       FDPE (Recov_fdpe_C_PRE)     -0.178    13.815    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 0.266ns (4.611%)  route 5.503ns (95.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.694ns = ( 13.694 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.367     5.940    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pipe_userclk2_in
    SLICE_X169Y202       FDPE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y202       FDPE (Prop_fdpe_C_Q)         0.223     6.163 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/Q
                         net (fo=125, routed)         5.102    11.265    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/user_reset_out_repN_3_alias
    SLICE_X169Y313       LUT2 (Prop_lut2_I0_O)        0.043    11.308 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.401    11.709    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X169Y315       FDPE                                         f  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.478    13.694    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    SLICE_X169Y315       FDPE                                         r  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.370    14.064    
                         clock uncertainty           -0.071    13.993    
    SLICE_X169Y315       FDPE (Recov_fdpe_C_PRE)     -0.178    13.815    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 0.266ns (4.611%)  route 5.503ns (95.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.694ns = ( 13.694 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.367     5.940    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pipe_userclk2_in
    SLICE_X169Y202       FDPE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y202       FDPE (Prop_fdpe_C_Q)         0.223     6.163 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/Q
                         net (fo=125, routed)         5.102    11.265    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/user_reset_out_repN_3_alias
    SLICE_X169Y313       LUT2 (Prop_lut2_I0_O)        0.043    11.308 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.401    11.709    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X169Y315       FDPE                                         f  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.478    13.694    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    SLICE_X169Y315       FDPE                                         r  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                         clock pessimism              0.370    14.064    
                         clock uncertainty           -0.071    13.993    
    SLICE_X169Y315       FDPE (Recov_fdpe_C_PRE)     -0.178    13.815    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.266ns (6.030%)  route 4.146ns (93.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 13.499 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.367     5.940    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pipe_userclk2_in
    SLICE_X169Y202       FDPE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y202       FDPE (Prop_fdpe_C_Q)         0.223     6.163 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/Q
                         net (fo=125, routed)         3.573     9.736    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/user_reset_out_repN_3_alias
    SLICE_X139Y271       LUT2 (Prop_lut2_I0_O)        0.043     9.779 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__2/O
                         net (fo=6, routed)           0.572    10.352    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X137Y271       FDPE                                         f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.283    13.499    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    SLICE_X137Y271       FDPE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.370    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X137Y271       FDPE (Recov_fdpe_C_PRE)     -0.178    13.620    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.266ns (6.030%)  route 4.146ns (93.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 13.499 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.367     5.940    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pipe_userclk2_in
    SLICE_X169Y202       FDPE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y202       FDPE (Prop_fdpe_C_Q)         0.223     6.163 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/Q
                         net (fo=125, routed)         3.573     9.736    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/user_reset_out_repN_3_alias
    SLICE_X139Y271       LUT2 (Prop_lut2_I0_O)        0.043     9.779 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__2/O
                         net (fo=6, routed)           0.572    10.352    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X137Y271       FDPE                                         f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.283    13.499    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    SLICE_X137Y271       FDPE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.370    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X137Y271       FDPE (Recov_fdpe_C_PRE)     -0.178    13.620    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.266ns (6.030%)  route 4.146ns (93.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 13.499 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.367     5.940    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pipe_userclk2_in
    SLICE_X169Y202       FDPE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y202       FDPE (Prop_fdpe_C_Q)         0.223     6.163 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/Q
                         net (fo=125, routed)         3.573     9.736    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/user_reset_out_repN_3_alias
    SLICE_X139Y271       LUT2 (Prop_lut2_I0_O)        0.043     9.779 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__2/O
                         net (fo=6, routed)           0.572    10.352    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X137Y271       FDPE                                         f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.283    13.499    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    SLICE_X137Y271       FDPE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                         clock pessimism              0.370    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X137Y271       FDPE (Recov_fdpe_C_PRE)     -0.178    13.620    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_out3 rise@8.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.266ns (7.070%)  route 3.496ns (92.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 13.509 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.391 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.483     2.874    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.951 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.529     4.480    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     4.573 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.367     5.940    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pipe_userclk2_in
    SLICE_X169Y202       FDPE                                         r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y202       FDPE (Prop_fdpe_C_Q)         0.223     6.163 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/user_reset_out_reg_replica_3/Q
                         net (fo=125, routed)         3.273     9.436    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/user_reset_out_repN_3_alias
    SLICE_X140Y259       LUT2 (Prop_lut2_I0_O)        0.043     9.479 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__3/O
                         net (fo=6, routed)           0.223     9.702    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X138Y259       FDPE                                         f  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     8.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.234     9.234    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.317 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           1.325    10.642    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    10.715 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           1.418    12.133    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.216 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       1.293    13.509    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/user_clk_out
    SLICE_X138Y259       FDPE                                         r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.370    13.879    
                         clock uncertainty           -0.071    13.808    
    SLICE_X138Y259       FDPE (Recov_fdpe_C_PRE)     -0.187    13.621    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  3.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.717     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDPE (Prop_fdpe_C_Q)         0.100     2.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     2.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.958     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.554     2.659    
    SLICE_X31Y68         FDCE (Remov_fdce_C_CLR)     -0.069     2.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.717     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDPE (Prop_fdpe_C_Q)         0.100     2.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     2.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.958     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.554     2.659    
    SLICE_X31Y68         FDCE (Remov_fdce_C_CLR)     -0.069     2.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.717     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDPE (Prop_fdpe_C_Q)         0.100     2.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     2.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.958     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.554     2.659    
    SLICE_X31Y68         FDCE (Remov_fdce_C_CLR)     -0.069     2.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.717     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDPE (Prop_fdpe_C_Q)         0.100     2.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     2.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.958     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.554     2.659    
    SLICE_X31Y68         FDCE (Remov_fdce_C_CLR)     -0.069     2.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.717     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDPE (Prop_fdpe_C_Q)         0.100     2.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     2.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y68         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.958     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y68         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.554     2.659    
    SLICE_X31Y68         FDPE (Remov_fdpe_C_PRE)     -0.072     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.047%)  route 0.096ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.717     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDPE (Prop_fdpe_C_Q)         0.100     2.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     2.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X31Y68         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.958     3.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y68         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.554     2.659    
    SLICE_X31Y68         FDPE (Remov_fdpe_C_PRE)     -0.072     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.787%)  route 0.101ns (50.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.711     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDPE (Prop_fdpe_C_Q)         0.100     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.952     3.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.554     2.653    
    SLICE_X37Y70         FDCE (Remov_fdce_C_CLR)     -0.069     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.787%)  route 0.101ns (50.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.711     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDPE (Prop_fdpe_C_Q)         0.100     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.952     3.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.554     2.653    
    SLICE_X37Y70         FDCE (Remov_fdce_C_CLR)     -0.069     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.787%)  route 0.101ns (50.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.711     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDPE (Prop_fdpe_C_Q)         0.100     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.952     3.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.554     2.653    
    SLICE_X37Y70         FDCE (Remov_fdce_C_CLR)     -0.069     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_out3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_out3 rise@0.000ns - mmcm_out3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.787%)  route 0.101ns (50.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.575     0.575    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.601 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.640     1.241    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.291 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.612     1.903    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.929 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.711     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDPE (Prop_fdpe_C_Q)         0.100     2.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_out3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                0.000     0.000 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/pipe_txoutclk_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.645 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line56/O
                         net (fo=1, routed)           0.852     1.497    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.550 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm2_adv_0/CLKOUT3
                         net (fo=1, routed)           0.675     2.225    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.255 r  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/nolabel_line187/O
                         net (fo=31875, routed)       0.952     3.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.554     2.653    
    SLICE_X37Y70         FDCE (Remov_fdce_C_CLR)     -0.069     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.257    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_out1
  To Clock:  pll_out1

Setup :            0  Failing Endpoints,  Worst Slack        1.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1 rise@6.206ns - pll_out1 rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 1.052ns (14.634%)  route 6.137ns (85.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 15.205 - 6.206 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.863     7.105    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     8.114 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=17, routed)          4.543    12.657    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gt0_rxresetdone_out
    SLICE_X174Y199       LUT2 (Prop_lut2_I1_O)        0.043    12.700 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           1.594    14.294    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X175Y146       FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     9.140    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.213 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747    10.960    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    11.043 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.575    12.618    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.036    12.654 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        2.551    15.205    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X175Y146       FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.405    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X175Y146       FDPE (Recov_fdpe_C_PRE)     -0.178    15.397    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1 rise@6.206ns - pll_out1 rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 1.052ns (14.634%)  route 6.137ns (85.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 15.205 - 6.206 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.863     7.105    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     8.114 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=17, routed)          4.543    12.657    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gt0_rxresetdone_out
    SLICE_X174Y199       LUT2 (Prop_lut2_I1_O)        0.043    12.700 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           1.594    14.294    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X175Y146       FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     9.140    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.213 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747    10.960    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    11.043 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.575    12.618    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.036    12.654 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        2.551    15.205    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X175Y146       FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.405    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X175Y146       FDPE (Recov_fdpe_C_PRE)     -0.178    15.397    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1 rise@6.206ns - pll_out1 rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 1.052ns (14.634%)  route 6.137ns (85.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 15.205 - 6.206 ) 
    Source Clock Delay      (SCD):    7.105ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.680     3.206    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.283 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.866     5.149    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     5.242 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.863     7.105    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     8.114 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=17, routed)          4.543    12.657    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gt0_rxresetdone_out
    SLICE_X174Y199       LUT2 (Prop_lut2_I1_O)        0.043    12.700 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           1.594    14.294    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X175Y146       FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           1.518     9.140    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.213 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.747    10.960    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    11.043 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.575    12.618    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.036    12.654 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        2.551    15.205    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X175Y146       FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                         clock pessimism              0.405    15.610    
                         clock uncertainty           -0.035    15.575    
    SLICE_X175Y146       FDPE (Recov_fdpe_C_PRE)     -0.178    15.397    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  1.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 rise@0.000ns - pll_out1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.631ns (16.017%)  route 3.309ns (83.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.867ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.956     3.357    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     3.960 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=17, routed)          2.480     6.440    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gt0_rxresetdone_out
    SLICE_X174Y199       LUT2 (Prop_lut2_I1_O)        0.028     6.468 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.829     7.297    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X175Y146       FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.094     3.850    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.035     3.885 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        1.982     5.867    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X175Y146       FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.355     5.512    
    SLICE_X175Y146       FDPE (Remov_fdpe_C_PRE)     -0.072     5.440    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.440    
                         arrival time                           7.297    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 rise@0.000ns - pll_out1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.631ns (16.017%)  route 3.309ns (83.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.867ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.956     3.357    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     3.960 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=17, routed)          2.480     6.440    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gt0_rxresetdone_out
    SLICE_X174Y199       LUT2 (Prop_lut2_I1_O)        0.028     6.468 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.829     7.297    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X175Y146       FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.094     3.850    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.035     3.885 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        1.982     5.867    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X175Y146       FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism             -0.355     5.512    
    SLICE_X175Y146       FDPE (Remov_fdpe_C_PRE)     -0.072     5.440    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.440    
                         arrival time                           7.297    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1 rise@0.000ns - pll_out1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.631ns (16.017%)  route 3.309ns (83.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.867ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.700     1.508    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.558 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.817     2.375    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.401 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          0.956     3.357    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     3.960 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXRESETDONE
                         net (fo=17, routed)          2.480     6.440    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gt0_rxresetdone_out
    SLICE_X174Y199       LUT2 (Prop_lut2_I1_O)        0.028     6.468 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.829     7.297    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X175Y146       FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_0/gtoutclk_in
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtoutlck/O
                         net (fo=1, routed)           0.933     1.789    gtx_wrapper_inst/gtwizard_usrclk_0/pll_in
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.842 r  gtx_wrapper_inst/gtwizard_usrclk_0/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           0.884     2.726    gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.756 r  gtx_wrapper_inst/gtwizard_usrclk_0/bufg_gtusrclk2/O
                         net (fo=11, routed)          1.094     3.850    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/gtusrclk2_out[0]
    SLICE_X184Y346       LUT2 (Prop_lut2_I1_O)        0.035     3.885 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/adapter_inst/slip_count_reg[4]_i_4/O
                         net (fo=1095, routed)        1.982     5.867    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X175Y146       FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg/C
                         clock pessimism             -0.355     5.512    
    SLICE_X175Y146       FDPE (Remov_fdpe_C_PRE)     -0.072     5.440    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.440    
                         arrival time                           7.297    
  -------------------------------------------------------------------
                         slack                                  1.857    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_out1_4
  To Clock:  pll_out1_4

Setup :            0  Failing Endpoints,  Worst Slack        1.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.987ns (16.996%)  route 4.820ns (83.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.988ns = ( 15.194 - 6.206 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.861     7.770    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     8.714 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           4.230    12.944    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[0]
    SLICE_X101Y279       LUT2 (Prop_lut2_I1_O)        0.043    12.987 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.591    13.578    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X100Y279       FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.572    13.129    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X184Y342       LUT2 (Prop_lut2_I1_O)        0.036    13.165 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3/O
                         net (fo=779, routed)         2.029    15.194    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X100Y279       FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.558    15.752    
                         clock uncertainty           -0.035    15.717    
    SLICE_X100Y279       FDPE (Recov_fdpe_C_PRE)     -0.187    15.530    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.987ns (16.996%)  route 4.820ns (83.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.988ns = ( 15.194 - 6.206 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.861     7.770    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     8.714 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           4.230    12.944    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[0]
    SLICE_X101Y279       LUT2 (Prop_lut2_I1_O)        0.043    12.987 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.591    13.578    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X100Y279       FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.572    13.129    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X184Y342       LUT2 (Prop_lut2_I1_O)        0.036    13.165 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3/O
                         net (fo=779, routed)         2.029    15.194    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X100Y279       FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.558    15.752    
                         clock uncertainty           -0.035    15.717    
    SLICE_X100Y279       FDPE (Recov_fdpe_C_PRE)     -0.187    15.530    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.987ns (16.996%)  route 4.820ns (83.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.988ns = ( 15.194 - 6.206 ) 
    Source Clock Delay      (SCD):    7.770ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.861     7.770    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     8.714 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           4.230    12.944    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[0]
    SLICE_X101Y279       LUT2 (Prop_lut2_I1_O)        0.043    12.987 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.591    13.578    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X100Y279       FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.572    13.129    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X184Y342       LUT2 (Prop_lut2_I1_O)        0.036    13.165 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3/O
                         net (fo=779, routed)         2.029    15.194    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X100Y279       FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism              0.558    15.752    
                         clock uncertainty           -0.035    15.717    
    SLICE_X100Y279       FDPE (Recov_fdpe_C_PRE)     -0.187    15.530    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.987ns (23.018%)  route 3.301ns (76.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.336ns = ( 14.542 - 6.206 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.692     7.601    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_txusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     8.545 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           2.729    11.274    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[2]
    SLICE_X139Y271       LUT2 (Prop_lut2_I1_O)        0.043    11.317 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__2/O
                         net (fo=6, routed)           0.572    11.889    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X136Y271       FDPE                                         f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.643    13.200    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.036    13.236 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.307    14.542    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X136Y271       FDPE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.558    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X136Y271       FDPE (Recov_fdpe_C_PRE)     -0.187    14.878    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.987ns (23.018%)  route 3.301ns (76.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.336ns = ( 14.542 - 6.206 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.692     7.601    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_txusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     8.545 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           2.729    11.274    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[2]
    SLICE_X139Y271       LUT2 (Prop_lut2_I1_O)        0.043    11.317 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__2/O
                         net (fo=6, routed)           0.572    11.889    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X136Y271       FDPE                                         f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.643    13.200    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.036    13.236 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.307    14.542    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X136Y271       FDPE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.558    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X136Y271       FDPE (Recov_fdpe_C_PRE)     -0.187    14.878    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.987ns (23.018%)  route 3.301ns (76.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.336ns = ( 14.542 - 6.206 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.692     7.601    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_txusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     8.545 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           2.729    11.274    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[2]
    SLICE_X139Y271       LUT2 (Prop_lut2_I1_O)        0.043    11.317 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__2/O
                         net (fo=6, routed)           0.572    11.889    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X136Y271       FDPE                                         f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.643    13.200    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.036    13.236 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.307    14.542    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X136Y271       FDPE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism              0.558    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X136Y271       FDPE (Recov_fdpe_C_PRE)     -0.187    14.878    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.987ns (28.888%)  route 2.430ns (71.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.116ns = ( 14.322 - 6.206 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.692     7.601    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_txusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     8.545 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           2.207    10.752    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[3]
    SLICE_X140Y259       LUT2 (Prop_lut2_I1_O)        0.043    10.795 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__3/O
                         net (fo=6, routed)           0.223    11.018    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X139Y259       FDPE                                         f  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.572    13.129    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X188Y268       LUT2 (Prop_lut2_I1_O)        0.036    13.165 r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__2/O
                         net (fo=763, routed)         1.158    14.322    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X139Y259       FDPE                                         r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.558    14.880    
                         clock uncertainty           -0.035    14.845    
    SLICE_X139Y259       FDPE (Recov_fdpe_C_PRE)     -0.178    14.667    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.987ns (28.888%)  route 2.430ns (71.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.116ns = ( 14.322 - 6.206 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.692     7.601    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_txusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     8.545 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           2.207    10.752    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[3]
    SLICE_X140Y259       LUT2 (Prop_lut2_I1_O)        0.043    10.795 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__3/O
                         net (fo=6, routed)           0.223    11.018    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X139Y259       FDPE                                         f  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.572    13.129    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X188Y268       LUT2 (Prop_lut2_I1_O)        0.036    13.165 r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__2/O
                         net (fo=763, routed)         1.158    14.322    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X139Y259       FDPE                                         r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.558    14.880    
                         clock uncertainty           -0.035    14.845    
    SLICE_X139Y259       FDPE (Recov_fdpe_C_PRE)     -0.178    14.667    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.987ns (28.888%)  route 2.430ns (71.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.116ns = ( 14.322 - 6.206 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.692     7.601    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_txusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     8.545 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           2.207    10.752    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[3]
    SLICE_X140Y259       LUT2 (Prop_lut2_I1_O)        0.043    10.795 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__3/O
                         net (fo=6, routed)           0.223    11.018    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X139Y259       FDPE                                         f  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.572    13.129    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X188Y268       LUT2 (Prop_lut2_I1_O)        0.036    13.165 r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__2/O
                         net (fo=763, routed)         1.158    14.322    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X139Y259       FDPE                                         r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism              0.558    14.880    
                         clock uncertainty           -0.035    14.845    
    SLICE_X139Y259       FDPE (Recov_fdpe_C_PRE)     -0.178    14.667    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.206ns  (pll_out1_4 rise@6.206ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.987ns (33.931%)  route 1.922ns (66.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.861ns = ( 14.067 - 6.206 ) 
    Source Clock Delay      (SCD):    7.761ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.433     1.433    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     1.526 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.975     3.501    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.578 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.238     5.816    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     5.909 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.852     7.761    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_txusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     8.705 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           1.606    10.311    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[1]
    SLICE_X169Y313       LUT2 (Prop_lut2_I1_O)        0.043    10.354 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.316    10.670    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X169Y314       FDPE                                         f  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      6.206     6.206 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     6.206 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.333     7.539    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     7.622 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.718     9.340    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.413 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           2.061    11.474    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083    11.557 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.775    13.332    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y314       LUT2 (Prop_lut2_I1_O)        0.036    13.368 r  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__0/O
                         net (fo=763, routed)         0.699    14.067    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X169Y314       FDPE                                         r  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.558    14.625    
                         clock uncertainty           -0.035    14.590    
    SLICE_X169Y314       FDPE (Recov_fdpe_C_PRE)     -0.178    14.412    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  3.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.557ns (35.348%)  route 1.019ns (64.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    3.924ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.949     3.924    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_txusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     4.453 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           0.876     5.329    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[1]
    SLICE_X169Y313       LUT2 (Prop_lut2_I1_O)        0.028     5.357 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.143     5.500    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X169Y313       FDPE                                         f  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.243     4.625    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y314       LUT2 (Prop_lut2_I1_O)        0.035     4.660 r  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__0/O
                         net (fo=763, routed)         0.552     5.212    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X169Y313       FDPE                                         r  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism             -0.407     4.805    
    SLICE_X169Y313       FDPE (Remov_fdpe_C_PRE)     -0.072     4.733    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.733    
                         arrival time                           5.500    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.557ns (35.348%)  route 1.019ns (64.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    3.924ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.949     3.924    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_txusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     4.453 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           0.876     5.329    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[1]
    SLICE_X169Y313       LUT2 (Prop_lut2_I1_O)        0.028     5.357 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.143     5.500    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X169Y313       FDPE                                         f  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.243     4.625    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y314       LUT2 (Prop_lut2_I1_O)        0.035     4.660 r  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__0/O
                         net (fo=763, routed)         0.552     5.212    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X169Y313       FDPE                                         r  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism             -0.407     4.805    
    SLICE_X169Y313       FDPE (Remov_fdpe_C_PRE)     -0.072     4.733    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.733    
                         arrival time                           5.500    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.557ns (35.189%)  route 1.026ns (64.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.207ns
    Source Clock Delay      (SCD):    3.924ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.949     3.924    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_txusrclk2_in
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y25  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     4.453 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           0.876     5.329    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[1]
    SLICE_X169Y313       LUT2 (Prop_lut2_I1_O)        0.028     5.357 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.150     5.507    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X169Y314       FDPE                                         f  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.243     4.625    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y314       LUT2 (Prop_lut2_I1_O)        0.035     4.660 r  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__0/O
                         net (fo=763, routed)         0.547     5.207    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X169Y314       FDPE                                         r  genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.407     4.800    
    SLICE_X169Y314       FDPE (Remov_fdpe_C_PRE)     -0.072     4.728    genblk1[1].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.728    
                         arrival time                           5.507    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.557ns (29.368%)  route 1.340ns (70.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.869     3.844    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_txusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     4.373 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           1.235     5.608    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[3]
    SLICE_X140Y259       LUT2 (Prop_lut2_I1_O)        0.028     5.636 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__3/O
                         net (fo=6, routed)           0.105     5.741    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X139Y259       FDPE                                         f  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.079     4.461    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X188Y268       LUT2 (Prop_lut2_I1_O)        0.035     4.496 r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__2/O
                         net (fo=763, routed)         0.915     5.410    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X139Y259       FDPE                                         r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.407     5.003    
    SLICE_X139Y259       FDPE (Remov_fdpe_C_PRE)     -0.072     4.931    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.931    
                         arrival time                           5.741    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.557ns (29.368%)  route 1.340ns (70.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.869     3.844    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_txusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     4.373 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           1.235     5.608    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[3]
    SLICE_X140Y259       LUT2 (Prop_lut2_I1_O)        0.028     5.636 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__3/O
                         net (fo=6, routed)           0.105     5.741    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X139Y259       FDPE                                         f  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.079     4.461    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X188Y268       LUT2 (Prop_lut2_I1_O)        0.035     4.496 r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__2/O
                         net (fo=763, routed)         0.915     5.410    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X139Y259       FDPE                                         r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism             -0.407     5.003    
    SLICE_X139Y259       FDPE (Remov_fdpe_C_PRE)     -0.072     4.931    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.931    
                         arrival time                           5.741    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.557ns (29.368%)  route 1.340ns (70.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.869     3.844    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_txusrclk2_in
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y21  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     4.373 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           1.235     5.608    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[3]
    SLICE_X140Y259       LUT2 (Prop_lut2_I1_O)        0.028     5.636 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__3/O
                         net (fo=6, routed)           0.105     5.741    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X139Y259       FDPE                                         f  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.079     4.461    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X188Y268       LUT2 (Prop_lut2_I1_O)        0.035     4.496 r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__2/O
                         net (fo=763, routed)         0.915     5.410    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X139Y259       FDPE                                         r  genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism             -0.407     5.003    
    SLICE_X139Y259       FDPE (Remov_fdpe_C_PRE)     -0.072     4.931    genblk1[3].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.931    
                         arrival time                           5.741    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.557ns (23.753%)  route 1.788ns (76.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.583ns
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.869     3.844    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_txusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     4.373 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           1.508     5.881    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[2]
    SLICE_X139Y271       LUT2 (Prop_lut2_I1_O)        0.028     5.909 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__2/O
                         net (fo=6, routed)           0.280     6.189    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X136Y271       FDPE                                         f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.141     4.523    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.035     4.558 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.026     5.583    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X136Y271       FDPE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.407     5.176    
    SLICE_X136Y271       FDPE (Remov_fdpe_C_PRE)     -0.052     5.124    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.124    
                         arrival time                           6.189    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.557ns (23.753%)  route 1.788ns (76.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.583ns
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.869     3.844    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_txusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     4.373 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           1.508     5.881    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[2]
    SLICE_X139Y271       LUT2 (Prop_lut2_I1_O)        0.028     5.909 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__2/O
                         net (fo=6, routed)           0.280     6.189    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X136Y271       FDPE                                         f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.141     4.523    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.035     4.558 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.026     5.583    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X136Y271       FDPE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism             -0.407     5.176    
    SLICE_X136Y271       FDPE (Remov_fdpe_C_PRE)     -0.052     5.124    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.124    
                         arrival time                           6.189    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.557ns (23.753%)  route 1.788ns (76.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.583ns
    Source Clock Delay      (SCD):    3.844ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.869     3.844    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_txusrclk2_in
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y22  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     4.373 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           1.508     5.881    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[2]
    SLICE_X139Y271       LUT2 (Prop_lut2_I1_O)        0.028     5.909 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1__2/O
                         net (fo=6, routed)           0.280     6.189    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X136Y271       FDPE                                         f  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.141     4.523    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X189Y283       LUT2 (Prop_lut2_I1_O)        0.035     4.558 r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3__1/O
                         net (fo=763, routed)         1.026     5.583    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X136Y271       FDPE                                         r  genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism             -0.407     5.176    
    SLICE_X136Y271       FDPE (Remov_fdpe_C_PRE)     -0.052     5.124    genblk1[2].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.124    
                         arrival time                           6.189    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.594ns  (arrival time - required time)
  Source:                 gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock pll_out1_4  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_out1_4 rise@0.000ns - pll_out1_4 rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.557ns (16.965%)  route 2.726ns (83.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.078ns
    Source Clock Delay      (SCD):    3.929ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.782     0.782    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.808 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           0.870     1.678    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.728 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.221     2.949    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     2.975 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          0.954     3.929    gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txusrclk2_in
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                                r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     4.458 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXRESETDONE
                         net (fo=9, routed)           2.391     6.849    eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/gtx_txreset_done[0]
    SLICE_X101Y279       LUT2 (Prop_lut2_I1_O)        0.028     6.877 f  eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.336     7.213    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg_0
    SLICE_X100Y279       FDPE                                         f  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_out1_4 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y27  GTXE2_CHANNEL                0.000     0.000 r  gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.826     0.826    gtx_wrapper_inst/gtwizard_usrclk_4/gt0_txoutclk_out
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     0.856 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtoutlck/O
                         net (fo=1, routed)           1.148     2.004    gtx_wrapper_inst/gtwizard_usrclk_4/pll_in
    PLLE2_ADV_X0Y7       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.057 r  gtx_wrapper_inst/gtwizard_usrclk_4/plle2_base_0/CLKOUT1
                         net (fo=1, routed)           1.295     3.352    gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     3.382 r  gtx_wrapper_inst/gtwizard_usrclk_4/bufg_gtusrclk2/O
                         net (fo=40, routed)          1.091     4.473    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/CLK
    SLICE_X184Y342       LUT2 (Prop_lut2_I1_O)        0.035     4.508 r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/adapter_inst/encoded_tx_data_reg[63]_i_3/O
                         net (fo=779, routed)         1.570     6.078    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_addr_reg_reg[0]_0
    SLICE_X100Y279       FDPE                                         r  genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.407     5.671    
    SLICE_X100Y279       FDPE (Remov_fdpe_C_PRE)     -0.052     5.619    genblk1[0].mac_adapter_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.619    
                         arrival time                           7.213    
  -------------------------------------------------------------------
                         slack                                  1.594    





