// Auto generated Opal Kelly Verilog


// Connect the following to your reset logic (optional): wire FPGA_RESETN;
wire [4:0] okUH;
wire [2:0] okHU;
wire [31:0] okUHU;
wire okAA;
wire [7:0]   OK_LEDs;
wire [11:0]   VHV;
wire [11:0]   VHV2;
wire [11:0]   VS;
wire [11:0]   VG;
wire [11:0]   VQ;
wire [11:0]   VREF;
wire [11:0]   V3V3;
wire [11:0]   V2V7;
wire [11:0]   IBIAS1;
wire [11:0]   IBIAS2;
wire [11:0]   V3V6;
wire [11:0]   VDDOPAMP;
wire [11:0]   VDDE;
wire [11:0]   V5_SET;
wire [11:0]   ADCPWR;
wire [11:0]   V1V2;
wire [11:0]   DAC5;
wire [11:0]   DAC6;
wire [1:0]   ProgResetDAC;
wire [1:0]   ProgResetDAC_Ret;
wire ADC_PU;
wire [7:0]   Mode;
wire [7:0]   FSMState;
wire [6:0]   SPCIMAGER_SPI_BINA_DELAYGEN_POS1;
wire [6:0]   SPCIMAGER_SPI_BINA_DELAYGEN_POS2;
wire [3:0]   SPCIMAGER_SPI_BINA_DELAYGEN_DAC;
wire SPCIMAGER_SPI_BINA_DELAYGEN_LT_SEL;
wire SPCIMAGER_SPI_BINA_DELAYGEN_OFFSET_SEL;
wire [6:0]   SPCIMAGER_SPI_BINB_DELAYGEN_POS1;
wire [6:0]   SPCIMAGER_SPI_BINB_DELAYGEN_POS2;
wire [3:0]   SPCIMAGER_SPI_BINB_DELAYGEN_DAC;
wire SPCIMAGER_SPI_BINB_DELAYGEN_LT_SEL;
wire SPCIMAGER_SPI_BINB_DELAYGEN_OFFSET_SEL;
wire SPCIMAGER_SPI_BINA_OUT_ENABLE;
wire SPCIMAGER_SPI_BINB_OUT_ENABLE;
wire SPCIMAGER_SPI_BINA_INPUTSEL;
wire SPCIMAGER_SPI_BINB_INPUTSEL;
wire [7:0]   ROI_FIRST_ROW;
wire [7:0]   ROI_LAST_ROW;
wire [8:0]   ROI_FIRST_COL;
wire [8:0]   ROI_LAST_COL;
wire EXPOSURE_START_TRIGGER;
wire RST_CTRL_SR;
wire PROG_CTRL_SR;
wire PROG_COMPLETE;
wire [15:0]   ADC_FIFO_OUT;
wire ADC_FIFO_OUT_rd;
wire ADC_FIFO_OUT_ready;
wire ADC_FIFO_OUT_blockstrobe;
wire ADC_FIFO_RST;
wire SPCIMAGER_CHIP_RESET;
wire [15:0]   EXPOSURE_TIME_LSB;
wire [15:0]   EXPOSURE_TIME_MSB;
wire [4:0]   EXPOSURE_MODE;
wire [15:0]   EXPOSURE_TIME_LSB_RET;
wire [15:0]   EXPOSURE_TIME_MSB_RET;
wire [15:0]   FIFO_WR_COUNT;
wire [15:0]   FIFO_WR_LIMIT;
wire DEBUG_PULSERESET;
wire CDSBLK_DISABLE;
wire CDSSIG_DISABLE;
wire CDS_CROWBAR_DISABLE;
wire [15:0]   NO_OF_EXPOSURES;
wire DEBUG_FORCE_GLOBAL_RESET_FOR_ANA_EXPOSURE;
wire [15:0]   FIRMWARE_REVISION;
wire DIGITAL_READOUT_PIXEL_BIT;
wire [7:0]   ROLLING_RESET_CYCLES;
wire [15:0]   GLOBAL_RESET_CYCLES;
wire [7:0]   COLUMN_CYCLES_CROWBAR;
wire [7:0]   ADC_SIGNALS_START;
wire [7:0]   ADC_CROWBAR_SAMPLE_START;
wire [7:0]   CDS_BLK_AND_SIG_CYCLES;
wire SPCIMAGER_AA_TRUE_FALSE;
wire [31:0]   SINGLE_BIT_FIFO_OUT;
wire SINGLE_BIT_FIFO_OUT_rd;
wire SINGLE_BIT_FIFO_OUT_ready;
wire SINGLE_BIT_FIFO_OUT_blockstrobe;
wire DIGITAL_TOF_AMBIENT_REJECTION_ENABLE;


OK_Top OK_Top_0(
.okUH(okUH),
.okHU(okHU),
.okUHU(okUHU),
.okAA(okAA),
.okClk(okClk), // 100.8MHz USB Clock
   .i2c_sda(i2c_sda),
   .i2c_scl(i2c_scl),
   .led(led),
   .button(button),
   .clk_1M(clk_1M),
   .SYS_CLK2(SYS_CLK2),
   .SYS_CLK1(SYS_CLK1),
   .FPGA_RESETN(FPGA_RESETN) // DAC RESETN - Connect to your RESETN logic or pull high to 1'b1,
   .DAC_RST(DAC_RST),
   .DAC_SET(DAC_SET),
   .DAC_DIN(DAC_DIN),
   .DAC_NCS(DAC_NCS),
   .DAC_CLK(DAC_CLK),
    .ADC_PU(ADC_PU),
    .Mode(Mode),
    .FSMState(FSMState),
    .SPCIMAGER_SPI_BINA_DELAYGEN_POS1(SPCIMAGER_SPI_BINA_DELAYGEN_POS1),
    .SPCIMAGER_SPI_BINA_DELAYGEN_POS2(SPCIMAGER_SPI_BINA_DELAYGEN_POS2),
    .SPCIMAGER_SPI_BINA_DELAYGEN_DAC(SPCIMAGER_SPI_BINA_DELAYGEN_DAC),
    .SPCIMAGER_SPI_BINA_DELAYGEN_LT_SEL(SPCIMAGER_SPI_BINA_DELAYGEN_LT_SEL),
    .SPCIMAGER_SPI_BINA_DELAYGEN_OFFSET_SEL(SPCIMAGER_SPI_BINA_DELAYGEN_OFFSET_SEL),
    .SPCIMAGER_SPI_BINB_DELAYGEN_POS1(SPCIMAGER_SPI_BINB_DELAYGEN_POS1),
    .SPCIMAGER_SPI_BINB_DELAYGEN_POS2(SPCIMAGER_SPI_BINB_DELAYGEN_POS2),
    .SPCIMAGER_SPI_BINB_DELAYGEN_DAC(SPCIMAGER_SPI_BINB_DELAYGEN_DAC),
    .SPCIMAGER_SPI_BINB_DELAYGEN_LT_SEL(SPCIMAGER_SPI_BINB_DELAYGEN_LT_SEL),
    .SPCIMAGER_SPI_BINB_DELAYGEN_OFFSET_SEL(SPCIMAGER_SPI_BINB_DELAYGEN_OFFSET_SEL),
    .SPCIMAGER_SPI_BINA_OUT_ENABLE(SPCIMAGER_SPI_BINA_OUT_ENABLE),
    .SPCIMAGER_SPI_BINB_OUT_ENABLE(SPCIMAGER_SPI_BINB_OUT_ENABLE),
    .SPCIMAGER_SPI_BINA_INPUTSEL(SPCIMAGER_SPI_BINA_INPUTSEL),
    .SPCIMAGER_SPI_BINB_INPUTSEL(SPCIMAGER_SPI_BINB_INPUTSEL),
    .ROI_FIRST_ROW(ROI_FIRST_ROW),
    .ROI_LAST_ROW(ROI_LAST_ROW),
    .ROI_FIRST_COL(ROI_FIRST_COL),
    .ROI_LAST_COL(ROI_LAST_COL),
    .EXPOSURE_START_TRIGGER(EXPOSURE_START_TRIGGER),
    .RST_CTRL_SR(RST_CTRL_SR),
    .PROG_CTRL_SR(PROG_CTRL_SR),
    .PROG_COMPLETE(PROG_COMPLETE),
    .ADC_FIFO_OUT(ADC_FIFO_OUT),
    .ADC_FIFO_OUT_rd(ADC_FIFO_OUT_rd),
    .ADC_FIFO_OUT_ready(ADC_FIFO_OUT_ready),
    .ADC_FIFO_OUT_blockstrobe(ADC_FIFO_OUT_blockstrobe),
    .ADC_FIFO_RST(ADC_FIFO_RST),
    .SPCIMAGER_CHIP_RESET(SPCIMAGER_CHIP_RESET),
    .EXPOSURE_TIME_LSB(EXPOSURE_TIME_LSB),
    .EXPOSURE_TIME_MSB(EXPOSURE_TIME_MSB),
    .EXPOSURE_MODE(EXPOSURE_MODE),
    .EXPOSURE_TIME_LSB_RET(EXPOSURE_TIME_LSB_RET),
    .EXPOSURE_TIME_MSB_RET(EXPOSURE_TIME_MSB_RET),
    .FIFO_WR_COUNT(FIFO_WR_COUNT),
    .FIFO_WR_LIMIT(FIFO_WR_LIMIT),
    .DEBUG_PULSERESET(DEBUG_PULSERESET),
    .CDSBLK_DISABLE(CDSBLK_DISABLE),
    .CDSSIG_DISABLE(CDSSIG_DISABLE),
    .CDS_CROWBAR_DISABLE(CDS_CROWBAR_DISABLE),
    .NO_OF_EXPOSURES(NO_OF_EXPOSURES),
    .DEBUG_FORCE_GLOBAL_RESET_FOR_ANA_EXPOSURE(DEBUG_FORCE_GLOBAL_RESET_FOR_ANA_EXPOSURE),
    .FIRMWARE_REVISION(FIRMWARE_REVISION),
    .DIGITAL_READOUT_PIXEL_BIT(DIGITAL_READOUT_PIXEL_BIT),
    .ROLLING_RESET_CYCLES(ROLLING_RESET_CYCLES),
    .GLOBAL_RESET_CYCLES(GLOBAL_RESET_CYCLES),
    .COLUMN_CYCLES_CROWBAR(COLUMN_CYCLES_CROWBAR),
    .ADC_SIGNALS_START(ADC_SIGNALS_START),
    .ADC_CROWBAR_SAMPLE_START(ADC_CROWBAR_SAMPLE_START),
    .CDS_BLK_AND_SIG_CYCLES(CDS_BLK_AND_SIG_CYCLES),
    .SPCIMAGER_AA_TRUE_FALSE(SPCIMAGER_AA_TRUE_FALSE),
    .SINGLE_BIT_FIFO_OUT(SINGLE_BIT_FIFO_OUT),
    .SINGLE_BIT_FIFO_OUT_rd(SINGLE_BIT_FIFO_OUT_rd),
    .SINGLE_BIT_FIFO_OUT_ready(SINGLE_BIT_FIFO_OUT_ready),
    .SINGLE_BIT_FIFO_OUT_blockstrobe(SINGLE_BIT_FIFO_OUT_blockstrobe),
    .DIGITAL_TOF_AMBIENT_REJECTION_ENABLE(DIGITAL_TOF_AMBIENT_REJECTION_ENABLE)
);

// End of Auto-Generated Verilog
