// Seed: 1649693417
module module_0 ();
  wire id_2, id_3, id_4, id_5;
  assign module_3.id_7 = 0;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
  assign id_2 = -1'h0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_3 = id_2;
endmodule
program module_3 (
    input tri0 id_0,
    output uwire id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    input wor id_8
);
  wire id_10;
  assign {-1, id_0, id_3, 1} = ~|1;
  module_0 modCall_1 ();
endmodule
