Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: UARTecho.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UARTecho.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UARTecho"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : UARTecho
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\GitHub\UartWithFIFO\FPGAtester\ipcore_dir\Blockram.vhd" into library work
Parsing entity <Blockram>.
Parsing architecture <Blockram_a> of entity <blockram>.
Parsing VHDL file "E:\GitHub\UartWithFIFO\FPGAtester\uartLogic.vhd" into library work
Parsing entity <uart>.
Parsing architecture <logic> of entity <uart>.
Parsing VHDL file "E:\GitHub\UartWithFIFO\FPGAtester\FIFOBuffer.vhd" into library work
Parsing entity <FIFOBuffer>.
Parsing architecture <Behavioral> of entity <fifobuffer>.
Parsing VHDL file "E:\GitHub\UartWithFIFO\FPGAtester\UartWithFifo.vhd" into library work
Parsing entity <UartWithFifo>.
Parsing architecture <Behavioral> of entity <uartwithfifo>.
Parsing VHDL file "E:\GitHub\UartWithFIFO\FPGAtester\UARTecho.vhd" into library work
Parsing entity <UARTecho>.
Parsing architecture <Behavioral> of entity <uartecho>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <UARTecho> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "E:\GitHub\UartWithFIFO\FPGAtester\UARTecho.vhd" Line 62: Using initial value '1' for msb_lsb since it is never assigned

Elaborating entity <UartWithFifo> (architecture <Behavioral>) from library <work>.

Elaborating entity <FIFOBuffer> (architecture <Behavioral>) from library <work>.

Elaborating entity <Blockram> (architecture <Blockram_a>) from library <work>.

Elaborating entity <uart> (architecture <logic>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UARTecho>.
    Related source file is "E:\GitHub\UartWithFIFO\FPGAtester\UARTecho.vhd".
INFO:Xst:3210 - "E:\GitHub\UartWithFIFO\FPGAtester\UARTecho.vhd" line 84: Output port <full> of the instance <UARTWithFIFO1> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <clkcntr>.
    Found 5-bit adder for signal <clkcntr[4]_GND_5_o_add_0_OUT> created at line 69.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <UARTecho> synthesized.

Synthesizing Unit <UartWithFifo>.
    Related source file is "E:\GitHub\UartWithFIFO\FPGAtester\UartWithFifo.vhd".
INFO:Xst:3210 - "E:\GitHub\UartWithFIFO\FPGAtester\UartWithFifo.vhd" line 114: Output port <Full> of the instance <RXbuffer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\GitHub\UartWithFIFO\FPGAtester\UartWithFifo.vhd" line 126: Output port <rx_busy> of the instance <uart1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\GitHub\UartWithFIFO\FPGAtester\UartWithFifo.vhd" line 126: Output port <rx_error> of the instance <uart1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rx_we>.
    Found 2-bit register for signal <txlink_statereg>.
    Found finite state machine <FSM_0> for signal <txlink_statereg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <UartWithFifo> synthesized.

Synthesizing Unit <FIFOBuffer>.
    Related source file is "E:\GitHub\UartWithFIFO\FPGAtester\FIFOBuffer.vhd".
    Found 1-bit register for signal <dataReady>.
    Found 1-bit register for signal <Full>.
    Found 1-bit register for signal <wrPTR<5>>.
    Found 1-bit register for signal <wrPTR<4>>.
    Found 1-bit register for signal <wrPTR<3>>.
    Found 1-bit register for signal <wrPTR<2>>.
    Found 1-bit register for signal <wrPTR<1>>.
    Found 1-bit register for signal <wrPTR<0>>.
    Found 1-bit register for signal <rePTR<5>>.
    Found 1-bit register for signal <rePTR<4>>.
    Found 1-bit register for signal <rePTR<3>>.
    Found 1-bit register for signal <rePTR<2>>.
    Found 1-bit register for signal <rePTR<1>>.
    Found 1-bit register for signal <rePTR<0>>.
    Found 6-bit adder for signal <wrPTR[5]_GND_7_o_add_3_OUT> created at line 121.
    Found 6-bit adder for signal <rePTR[5]_GND_7_o_add_13_OUT> created at line 166.
    Found 6-bit comparator equal for signal <wrPTR[5]_rePTR[5]_equal_5_o> created at line 121
    Found 6-bit comparator equal for signal <wrPTR[5]_rePTR[5]_equal_9_o> created at line 150
    Found 6-bit comparator equal for signal <wrPTR[5]_rePTR[5]_equal_15_o> created at line 166
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <FIFOBuffer> synthesized.

Synthesizing Unit <uart>.
    Related source file is "E:\GitHub\UartWithFIFO\FPGAtester\uartLogic.vhd".
        clk_freq = 1000000
        baud_rate = 9600
        os_rate = 16
        d_width = 8
        parity = 0
        parity_eo = '0'
    Found 7-bit register for signal <count_baud>.
    Found 3-bit register for signal <count_os>.
    Found 4-bit register for signal <os_count>.
    Found 4-bit register for signal <rx_count>.
    Found 4-bit register for signal <tx_count>.
    Found 8-bit register for signal <rx_data>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <tx>.
    Found 1-bit register for signal <os_pulse>.
    Found 1-bit register for signal <rx_busy>.
    Found 1-bit register for signal <rx_error>.
    Found 1-bit register for signal <rx_state>.
    Found 1-bit register for signal <tx_state>.
    Found 1-bit register for signal <baud_pulse>.
    Found 9-bit register for signal <rx_buffer>.
    Found 10-bit register for signal <tx_buffer>.
    Found 7-bit adder for signal <count_baud[6]_GND_10_o_add_1_OUT> created at line 74.
    Found 3-bit adder for signal <GND_10_o_GND_10_o_add_5_OUT> created at line 83.
    Found 4-bit adder for signal <os_count[3]_GND_10_o_add_16_OUT> created at line 124.
    Found 4-bit adder for signal <rx_count[3]_GND_10_o_add_18_OUT> created at line 128.
    Found 4-bit adder for signal <tx_count[3]_GND_10_o_add_44_OUT> created at line 176.
    Found 7-bit comparator greater for signal <count_baud[6]_PWR_9_o_LessThan_1_o> created at line 73
    Found 3-bit comparator greater for signal <GND_10_o_PWR_9_o_LessThan_5_o> created at line 82
    Found 4-bit comparator greater for signal <os_count[3]_PWR_9_o_LessThan_10_o> created at line 109
    Found 4-bit comparator greater for signal <os_count[3]_PWR_9_o_LessThan_16_o> created at line 123
    Found 4-bit comparator greater for signal <rx_count[3]_PWR_9_o_LessThan_18_o> created at line 126
    Found 4-bit comparator greater for signal <tx_count[3]_PWR_9_o_LessThan_48_o> created at line 179
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <uart> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 3-bit adder                                           : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 1
 6-bit adder                                           : 4
 7-bit adder                                           : 1
# Registers                                            : 46
 1-bit register                                        : 37
 10-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 3
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 12
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 4
 6-bit comparator equal                                : 6
 7-bit comparator greater                              : 1
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <Blockram.ngc>.
Loading core <Blockram> for timing and area information for instance <Bram1>.
WARNING:Xst:2677 - Node <rx_buffer_0> of sequential type is unconnected in block <uart1>.

Synthesizing (advanced) Unit <UARTecho>.
The following registers are absorbed into counter <clkcntr>: 1 register on signal <clkcntr>.
Unit <UARTecho> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <count_baud>: 1 register on signal <count_baud>.
The following registers are absorbed into counter <rx_count>: 1 register on signal <rx_count>.
Unit <uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 6-bit adder                                           : 4
# Counters                                             : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 75
 Flip-Flops                                            : 75
# Comparators                                          : 12
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 4
 6-bit comparator equal                                : 6
 7-bit comparator greater                              : 1
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 27
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UARTWithFIFO1/FSM_0> on signal <txlink_statereg[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    rePTR_5 in unit <FIFOBuffer>
    wrPTR_5 in unit <FIFOBuffer>
    rePTR_0 in unit <FIFOBuffer>
    rePTR_1 in unit <FIFOBuffer>
    rePTR_2 in unit <FIFOBuffer>
    rePTR_3 in unit <FIFOBuffer>
    rePTR_4 in unit <FIFOBuffer>
    wrPTR_0 in unit <FIFOBuffer>
    wrPTR_1 in unit <FIFOBuffer>
    wrPTR_2 in unit <FIFOBuffer>
    wrPTR_3 in unit <FIFOBuffer>
    wrPTR_4 in unit <FIFOBuffer>


Optimizing unit <UARTecho> ...

Optimizing unit <UartWithFifo> ...

Optimizing unit <FIFOBuffer> ...

Optimizing unit <uart> ...
WARNING:Xst:2677 - Node <UARTWithFIFO1/uart1/rx_busy> of sequential type is unconnected in block <UARTecho>.
WARNING:Xst:2677 - Node <UARTWithFIFO1/uart1/rx_error> of sequential type is unconnected in block <UARTecho>.
WARNING:Xst:2677 - Node <UARTWithFIFO1/uart1/rx_buffer_0> of sequential type is unconnected in block <UARTecho>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UARTecho, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 114
 Flip-Flops                                            : 114

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UARTecho.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 212
#      GND                         : 3
#      INV                         : 2
#      LUT2                        : 7
#      LUT3                        : 37
#      LUT4                        : 28
#      LUT5                        : 75
#      LUT6                        : 56
#      MUXF7                       : 1
#      VCC                         : 3
# FlipFlops/Latches                : 138
#      FD                          : 5
#      FDC                         : 38
#      FDCE                        : 20
#      FDE                         : 18
#      FDP                         : 26
#      FDR                         : 7
#      LDC                         : 24
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             138  out of  11440     1%  
 Number of Slice LUTs:                  205  out of   5720     3%  
    Number used as Logic:               205  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    247
   Number with an unused Flip Flop:     109  out of    247    44%  
   Number with an unused LUT:            42  out of    247    17%  
   Number of fully used LUT-FF pairs:    96  out of    247    38%  
   Number of unique control sets:        81

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    102     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                                         | Clock buffer(FF name)                      | Load  |
-----------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
clk                                                                                                  | BUFGP                                      | 5     |
clkcntr_4                                                                                            | BUFG                                       | 111   |
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_19_o(UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_19_o1:O)| NONE(*)(UARTWithFIFO1/RXbuffer/rePTR_5_LDC)| 1     |
UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_7_o(UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_7_o1:O)      | NONE(*)(UARTWithFIFO1/RXbuffer/wrPTR_5_LDC)| 1     |
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_29_o(UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_29_o1:O)| NONE(*)(UARTWithFIFO1/RXbuffer/rePTR_0_LDC)| 1     |
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_27_o(UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_27_o1:O)| NONE(*)(UARTWithFIFO1/RXbuffer/rePTR_1_LDC)| 1     |
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_25_o(UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_25_o1:O)| NONE(*)(UARTWithFIFO1/RXbuffer/rePTR_2_LDC)| 1     |
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_23_o(UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_23_o1:O)| NONE(*)(UARTWithFIFO1/RXbuffer/rePTR_3_LDC)| 1     |
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_21_o(UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_21_o1:O)| NONE(*)(UARTWithFIFO1/RXbuffer/rePTR_4_LDC)| 1     |
UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_17_o(UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_17_o1:O)    | NONE(*)(UARTWithFIFO1/RXbuffer/wrPTR_0_LDC)| 1     |
UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_15_o(UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_15_o1:O)    | NONE(*)(UARTWithFIFO1/RXbuffer/wrPTR_1_LDC)| 1     |
UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_13_o(UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_13_o1:O)    | NONE(*)(UARTWithFIFO1/RXbuffer/wrPTR_2_LDC)| 1     |
UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_11_o(UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_11_o1:O)    | NONE(*)(UARTWithFIFO1/RXbuffer/wrPTR_3_LDC)| 1     |
UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_9_o(UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_9_o1:O)      | NONE(*)(UARTWithFIFO1/RXbuffer/wrPTR_4_LDC)| 1     |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_19_o(UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_19_o1:O)| NONE(*)(UARTWithFIFO1/TXbuffer/rePTR_5_LDC)| 1     |
UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_7_o(UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_7_o1:O)      | NONE(*)(UARTWithFIFO1/TXbuffer/wrPTR_5_LDC)| 1     |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_29_o(UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_29_o1:O)| NONE(*)(UARTWithFIFO1/TXbuffer/rePTR_0_LDC)| 1     |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_27_o(UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_27_o1:O)| NONE(*)(UARTWithFIFO1/TXbuffer/rePTR_1_LDC)| 1     |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_25_o(UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_25_o1:O)| NONE(*)(UARTWithFIFO1/TXbuffer/rePTR_2_LDC)| 1     |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_23_o(UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_23_o1:O)| NONE(*)(UARTWithFIFO1/TXbuffer/rePTR_3_LDC)| 1     |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_21_o(UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_21_o1:O)| NONE(*)(UARTWithFIFO1/TXbuffer/rePTR_4_LDC)| 1     |
UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_17_o(UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_17_o1:O)    | NONE(*)(UARTWithFIFO1/TXbuffer/wrPTR_0_LDC)| 1     |
UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_15_o(UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_15_o1:O)    | NONE(*)(UARTWithFIFO1/TXbuffer/wrPTR_1_LDC)| 1     |
UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_13_o(UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_13_o1:O)    | NONE(*)(UARTWithFIFO1/TXbuffer/wrPTR_2_LDC)| 1     |
UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_11_o(UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_11_o1:O)    | NONE(*)(UARTWithFIFO1/TXbuffer/wrPTR_3_LDC)| 1     |
UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_9_o(UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_9_o1:O)      | NONE(*)(UARTWithFIFO1/TXbuffer/wrPTR_4_LDC)| 1     |
-----------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 24 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.590ns (Maximum Frequency: 178.891MHz)
   Minimum input arrival time before clock: 5.552ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.375ns (frequency: 421.053MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               2.375ns (Levels of Logic = 1)
  Source:            clkcntr_0 (FF)
  Destination:       clkcntr_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clkcntr_0 to clkcntr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   0.840  clkcntr_0 (clkcntr_0)
     INV:I->O              1   0.255   0.681  Mcount_clkcntr_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.074          clkcntr_0
    ----------------------------------------
    Total                      2.375ns (0.854ns logic, 1.521ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkcntr_4'
  Clock period: 5.590ns (frequency: 178.891MHz)
  Total number of paths / destination ports: 1439 / 242
-------------------------------------------------------------------------
Delay:               5.590ns (Levels of Logic = 4)
  Source:            UARTWithFIFO1/TXbuffer/wrPTR_1_P_1 (FF)
  Destination:       UARTWithFIFO1/TXbuffer/re_state_reg (FF)
  Source Clock:      clkcntr_4 rising
  Destination Clock: clkcntr_4 rising

  Data Path: UARTWithFIFO1/TXbuffer/wrPTR_1_P_1 to UARTWithFIFO1/TXbuffer/re_state_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              4   0.525   0.912  UARTWithFIFO1/TXbuffer/wrPTR_1_P_1 (UARTWithFIFO1/TXbuffer/wrPTR_1_P_1)
     LUT3:I1->O           11   0.250   1.494  UARTWithFIFO1/TXbuffer/wrPTR_11 (UARTWithFIFO1/TXbuffer/wrPTR_1)
     LUT6:I0->O            1   0.254   0.682  UARTWithFIFO1/TXbuffer/wrPTR[5]_rePTR[5]_equal_9_o61_SW0 (N17)
     LUT5:I4->O            1   0.254   0.910  UARTWithFIFO1/TXbuffer/wrPTR[5]_rePTR[5]_equal_9_o61 (UARTWithFIFO1/TXbuffer/wrPTR[5]_rePTR[5]_equal_9_o)
     LUT6:I3->O            1   0.235   0.000  UARTWithFIFO1/TXbuffer/Mmux_re_state_next18 (UARTWithFIFO1/TXbuffer/re_state_next)
     FDR:D                     0.074          UARTWithFIFO1/TXbuffer/re_state_reg
    ----------------------------------------
    Total                      5.590ns (1.592ns logic, 3.998ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_19_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/rePTR_5_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_5_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_19_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_19_o falling

  Data Path: UARTWithFIFO1/RXbuffer/rePTR_5_LDC to UARTWithFIFO1/RXbuffer/rePTR_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/RXbuffer/rePTR_5_LDC (UARTWithFIFO1/RXbuffer/rePTR_5_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_20_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_20_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_5_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_7_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/wrPTR_5_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_5_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_7_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_7_o falling

  Data Path: UARTWithFIFO1/RXbuffer/wrPTR_5_LDC to UARTWithFIFO1/RXbuffer/wrPTR_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/RXbuffer/wrPTR_5_LDC (UARTWithFIFO1/RXbuffer/wrPTR_5_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_8_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_8_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_5_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_29_o'
  Clock period: 3.171ns (frequency: 315.358MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.171ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/rePTR_0_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_0_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_29_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_29_o falling

  Data Path: UARTWithFIFO1/RXbuffer/rePTR_0_LDC to UARTWithFIFO1/RXbuffer/rePTR_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.581   1.152  UARTWithFIFO1/RXbuffer/rePTR_0_LDC (UARTWithFIFO1/RXbuffer/rePTR_0_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_30_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_30_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_0_LDC
    ----------------------------------------
    Total                      3.171ns (1.294ns logic, 1.877ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_27_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/rePTR_1_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_1_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_27_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_27_o falling

  Data Path: UARTWithFIFO1/RXbuffer/rePTR_1_LDC to UARTWithFIFO1/RXbuffer/rePTR_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/RXbuffer/rePTR_1_LDC (UARTWithFIFO1/RXbuffer/rePTR_1_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_28_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_28_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_1_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_25_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/rePTR_2_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_2_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_25_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_25_o falling

  Data Path: UARTWithFIFO1/RXbuffer/rePTR_2_LDC to UARTWithFIFO1/RXbuffer/rePTR_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/RXbuffer/rePTR_2_LDC (UARTWithFIFO1/RXbuffer/rePTR_2_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_26_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_26_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_2_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_23_o'
  Clock period: 3.205ns (frequency: 312.012MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.205ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/rePTR_3_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_3_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_23_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_23_o falling

  Data Path: UARTWithFIFO1/RXbuffer/rePTR_3_LDC to UARTWithFIFO1/RXbuffer/rePTR_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.581   1.186  UARTWithFIFO1/RXbuffer/rePTR_3_LDC (UARTWithFIFO1/RXbuffer/rePTR_3_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_24_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_24_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_3_LDC
    ----------------------------------------
    Total                      3.205ns (1.294ns logic, 1.911ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_21_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/rePTR_4_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_4_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_21_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_21_o falling

  Data Path: UARTWithFIFO1/RXbuffer/rePTR_4_LDC to UARTWithFIFO1/RXbuffer/rePTR_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/RXbuffer/rePTR_4_LDC (UARTWithFIFO1/RXbuffer/rePTR_4_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_22_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_22_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_4_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_17_o'
  Clock period: 3.171ns (frequency: 315.358MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.171ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/wrPTR_0_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_0_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_17_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_17_o falling

  Data Path: UARTWithFIFO1/RXbuffer/wrPTR_0_LDC to UARTWithFIFO1/RXbuffer/wrPTR_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.581   1.152  UARTWithFIFO1/RXbuffer/wrPTR_0_LDC (UARTWithFIFO1/RXbuffer/wrPTR_0_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_18_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_18_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_0_LDC
    ----------------------------------------
    Total                      3.171ns (1.294ns logic, 1.877ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_15_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/wrPTR_1_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_1_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_15_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_15_o falling

  Data Path: UARTWithFIFO1/RXbuffer/wrPTR_1_LDC to UARTWithFIFO1/RXbuffer/wrPTR_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/RXbuffer/wrPTR_1_LDC (UARTWithFIFO1/RXbuffer/wrPTR_1_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_16_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_16_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_1_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_13_o'
  Clock period: 3.136ns (frequency: 318.878MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.136ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/wrPTR_2_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_2_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_13_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_13_o falling

  Data Path: UARTWithFIFO1/RXbuffer/wrPTR_2_LDC to UARTWithFIFO1/RXbuffer/wrPTR_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.581   1.117  UARTWithFIFO1/RXbuffer/wrPTR_2_LDC (UARTWithFIFO1/RXbuffer/wrPTR_2_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_14_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_14_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_2_LDC
    ----------------------------------------
    Total                      3.136ns (1.294ns logic, 1.842ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_11_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/wrPTR_3_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_3_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_11_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_11_o falling

  Data Path: UARTWithFIFO1/RXbuffer/wrPTR_3_LDC to UARTWithFIFO1/RXbuffer/wrPTR_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/RXbuffer/wrPTR_3_LDC (UARTWithFIFO1/RXbuffer/wrPTR_3_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_12_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_12_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_3_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_9_o'
  Clock period: 3.136ns (frequency: 318.878MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.136ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/RXbuffer/wrPTR_4_LDC (LATCH)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_4_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_9_o falling
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_9_o falling

  Data Path: UARTWithFIFO1/RXbuffer/wrPTR_4_LDC to UARTWithFIFO1/RXbuffer/wrPTR_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.581   1.117  UARTWithFIFO1/RXbuffer/wrPTR_4_LDC (UARTWithFIFO1/RXbuffer/wrPTR_4_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_10_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_10_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_4_LDC
    ----------------------------------------
    Total                      3.136ns (1.294ns logic, 1.842ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_19_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/rePTR_5_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_5_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_19_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_19_o falling

  Data Path: UARTWithFIFO1/TXbuffer/rePTR_5_LDC to UARTWithFIFO1/TXbuffer/rePTR_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/TXbuffer/rePTR_5_LDC (UARTWithFIFO1/TXbuffer/rePTR_5_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_20_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_20_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_5_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_7_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/wrPTR_5_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_5_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_7_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_7_o falling

  Data Path: UARTWithFIFO1/TXbuffer/wrPTR_5_LDC to UARTWithFIFO1/TXbuffer/wrPTR_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/TXbuffer/wrPTR_5_LDC (UARTWithFIFO1/TXbuffer/wrPTR_5_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_8_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_8_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_5_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_29_o'
  Clock period: 3.205ns (frequency: 312.012MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.205ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/rePTR_0_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_0_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_29_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_29_o falling

  Data Path: UARTWithFIFO1/TXbuffer/rePTR_0_LDC to UARTWithFIFO1/TXbuffer/rePTR_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.581   1.186  UARTWithFIFO1/TXbuffer/rePTR_0_LDC (UARTWithFIFO1/TXbuffer/rePTR_0_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_30_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_30_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_0_LDC
    ----------------------------------------
    Total                      3.205ns (1.294ns logic, 1.911ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_27_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/rePTR_1_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_1_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_27_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_27_o falling

  Data Path: UARTWithFIFO1/TXbuffer/rePTR_1_LDC to UARTWithFIFO1/TXbuffer/rePTR_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/TXbuffer/rePTR_1_LDC (UARTWithFIFO1/TXbuffer/rePTR_1_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_28_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_28_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_1_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_25_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/rePTR_2_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_2_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_25_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_25_o falling

  Data Path: UARTWithFIFO1/TXbuffer/rePTR_2_LDC to UARTWithFIFO1/TXbuffer/rePTR_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/TXbuffer/rePTR_2_LDC (UARTWithFIFO1/TXbuffer/rePTR_2_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_26_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_26_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_2_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_23_o'
  Clock period: 3.205ns (frequency: 312.012MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.205ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/rePTR_3_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_3_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_23_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_23_o falling

  Data Path: UARTWithFIFO1/TXbuffer/rePTR_3_LDC to UARTWithFIFO1/TXbuffer/rePTR_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.581   1.186  UARTWithFIFO1/TXbuffer/rePTR_3_LDC (UARTWithFIFO1/TXbuffer/rePTR_3_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_24_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_24_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_3_LDC
    ----------------------------------------
    Total                      3.205ns (1.294ns logic, 1.911ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_21_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/rePTR_4_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_4_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_21_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_21_o falling

  Data Path: UARTWithFIFO1/TXbuffer/rePTR_4_LDC to UARTWithFIFO1/TXbuffer/rePTR_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/TXbuffer/rePTR_4_LDC (UARTWithFIFO1/TXbuffer/rePTR_4_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_22_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_22_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_4_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_17_o'
  Clock period: 3.171ns (frequency: 315.358MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.171ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/wrPTR_0_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_0_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_17_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_17_o falling

  Data Path: UARTWithFIFO1/TXbuffer/wrPTR_0_LDC to UARTWithFIFO1/TXbuffer/wrPTR_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.581   1.152  UARTWithFIFO1/TXbuffer/wrPTR_0_LDC (UARTWithFIFO1/TXbuffer/wrPTR_0_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_18_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_18_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_0_LDC
    ----------------------------------------
    Total                      3.171ns (1.294ns logic, 1.877ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_15_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/wrPTR_1_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_1_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_15_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_15_o falling

  Data Path: UARTWithFIFO1/TXbuffer/wrPTR_1_LDC to UARTWithFIFO1/TXbuffer/wrPTR_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/TXbuffer/wrPTR_1_LDC (UARTWithFIFO1/TXbuffer/wrPTR_1_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_16_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_16_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_1_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_13_o'
  Clock period: 3.136ns (frequency: 318.878MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.136ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/wrPTR_2_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_2_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_13_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_13_o falling

  Data Path: UARTWithFIFO1/TXbuffer/wrPTR_2_LDC to UARTWithFIFO1/TXbuffer/wrPTR_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.581   1.117  UARTWithFIFO1/TXbuffer/wrPTR_2_LDC (UARTWithFIFO1/TXbuffer/wrPTR_2_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_14_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_14_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_2_LDC
    ----------------------------------------
    Total                      3.136ns (1.294ns logic, 1.842ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_11_o'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/wrPTR_3_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_3_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_11_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_11_o falling

  Data Path: UARTWithFIFO1/TXbuffer/wrPTR_3_LDC to UARTWithFIFO1/TXbuffer/wrPTR_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.080  UARTWithFIFO1/TXbuffer/wrPTR_3_LDC (UARTWithFIFO1/TXbuffer/wrPTR_3_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_12_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_12_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_3_LDC
    ----------------------------------------
    Total                      3.099ns (1.294ns logic, 1.805ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_9_o'
  Clock period: 3.136ns (frequency: 318.878MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.136ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/TXbuffer/wrPTR_4_LDC (LATCH)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_4_LDC (LATCH)
  Source Clock:      UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_9_o falling
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_9_o falling

  Data Path: UARTWithFIFO1/TXbuffer/wrPTR_4_LDC to UARTWithFIFO1/TXbuffer/wrPTR_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.581   1.117  UARTWithFIFO1/TXbuffer/wrPTR_4_LDC (UARTWithFIFO1/TXbuffer/wrPTR_4_LDC)
     LUT5:I1->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_10_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_10_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_4_LDC
    ----------------------------------------
    Total                      3.136ns (1.294ns logic, 1.842ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkcntr_4'
  Total number of paths / destination ports: 112 / 109
-------------------------------------------------------------------------
Offset:              5.552ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/re_state_reg (FF)
  Destination Clock: clkcntr_4 rising

  Data Path: reset to UARTWithFIFO1/RXbuffer/re_state_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.530  reset_IBUF (reset_IBUF)
     LUT5:I0->O            1   0.254   1.112  UARTWithFIFO1/RXbuffer/Mmux_re_state_next18_SW3 (N15)
     LUT6:I1->O            1   0.254   0.000  UARTWithFIFO1/RXbuffer/Mmux_re_state_next18 (UARTWithFIFO1/RXbuffer/re_state_next)
     FDR:D                     0.074          UARTWithFIFO1/RXbuffer/re_state_reg
    ----------------------------------------
    Total                      5.552ns (1.910ns logic, 3.642ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_5_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_19_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/rePTR_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_20_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_20_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_5_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_5_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_7_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/wrPTR_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_8_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_8_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_5_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_0_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_29_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/rePTR_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_30_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_30_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_0_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_1_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_27_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/rePTR_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_28_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_28_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_1_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_2_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_25_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/rePTR_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_26_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_26_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_2_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_3_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_23_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/rePTR_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_24_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_24_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_3_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/rePTR_4_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_21_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/rePTR_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_22_o1 (UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_22_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/rePTR_4_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_0_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_17_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/wrPTR_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_18_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_18_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_0_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_1_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_15_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/wrPTR_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_16_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_16_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_1_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_2_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_13_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/wrPTR_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_14_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_14_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_2_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_3_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_11_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/wrPTR_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_12_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_12_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_3_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/RXbuffer/wrPTR_4_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_9_o falling

  Data Path: reset to UARTWithFIFO1/RXbuffer/wrPTR_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_10_o1 (UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_10_o)
     LDC:CLR                   0.459          UARTWithFIFO1/RXbuffer/wrPTR_4_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_5_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_19_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/rePTR_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_20_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_20_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_5_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_5_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_7_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/wrPTR_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_8_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_8_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_5_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_0_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_29_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/rePTR_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_30_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_30_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_0_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_1_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_27_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/rePTR_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_28_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_28_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_1_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_2_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_25_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/rePTR_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_26_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_26_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_2_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_3_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_23_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/rePTR_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_24_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_24_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_3_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.970ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/rePTR_4_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_21_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/rePTR_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.208  reset_IBUF (reset_IBUF)
     LUT5:I3->O            2   0.250   0.725  UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_22_o1 (UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_22_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/rePTR_4_LDC
    ----------------------------------------
    Total                      4.970ns (2.037ns logic, 2.933ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_0_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_17_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/wrPTR_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_18_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_18_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_0_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_1_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_15_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/wrPTR_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_16_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_16_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_1_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_2_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_13_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/wrPTR_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_14_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_14_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_2_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_3_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_11_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/wrPTR_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_12_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_12_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_3_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       UARTWithFIFO1/TXbuffer/wrPTR_4_LDC (LATCH)
  Destination Clock: UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_9_o falling

  Data Path: reset to UARTWithFIFO1/TXbuffer/wrPTR_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.328   2.100  reset_IBUF (reset_IBUF)
     LUT5:I4->O            2   0.254   0.725  UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_10_o1 (UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_10_o)
     LDC:CLR                   0.459          UARTWithFIFO1/TXbuffer/wrPTR_4_LDC
    ----------------------------------------
    Total                      4.866ns (2.041ns logic, 2.825ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkcntr_4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            UARTWithFIFO1/uart1/tx (FF)
  Destination:       utx (PAD)
  Source Clock:      clkcntr_4 rising

  Data Path: UARTWithFIFO1/uart1/tx to utx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  UARTWithFIFO1/uart1/tx (UARTWithFIFO1/uart1/tx)
     OBUF:I->O                 2.912          utx_OBUF (utx)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_19_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_19_o|         |         |    3.099|         |
clkcntr_4                                       |         |         |    3.946|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_21_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_21_o|         |         |    3.099|         |
clkcntr_4                                       |         |         |    3.946|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_23_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_23_o|         |         |    3.205|         |
clkcntr_4                                       |         |         |    3.946|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_25_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_25_o|         |         |    3.099|         |
clkcntr_4                                       |         |         |    3.946|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_27_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_27_o|         |         |    3.099|         |
clkcntr_4                                       |         |         |    3.946|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_29_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_29_o|         |         |    3.171|         |
clkcntr_4                                       |         |         |    3.946|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_17_o
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_17_o|         |         |    3.171|         |
clkcntr_4                                     |         |         |    3.520|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_15_o
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_15_o|         |         |    3.099|         |
clkcntr_4                                     |         |         |    3.520|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_13_o
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_13_o|         |         |    3.136|         |
clkcntr_4                                     |         |         |    3.520|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_11_o
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_11_o|         |         |    3.099|         |
clkcntr_4                                     |         |         |    3.520|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_9_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_9_o|         |         |    3.136|         |
clkcntr_4                                    |         |         |    3.520|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_7_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_7_o|         |         |    3.099|         |
clkcntr_4                                    |         |         |    3.520|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_19_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_19_o|         |         |    3.099|         |
clkcntr_4                                       |         |         |    3.602|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_21_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_21_o|         |         |    3.099|         |
clkcntr_4                                       |         |         |    3.602|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_23_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_23_o|         |         |    3.205|         |
clkcntr_4                                       |         |         |    3.602|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_25_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_25_o|         |         |    3.099|         |
clkcntr_4                                       |         |         |    3.602|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_27_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_27_o|         |         |    3.099|         |
clkcntr_4                                       |         |         |    3.602|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_29_o
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_29_o|         |         |    3.205|         |
clkcntr_4                                       |         |         |    3.602|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_17_o
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_17_o|         |         |    3.171|         |
clkcntr_4                                     |         |         |    3.520|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_15_o
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_15_o|         |         |    3.099|         |
clkcntr_4                                     |         |         |    3.520|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_13_o
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_13_o|         |         |    3.136|         |
clkcntr_4                                     |         |         |    3.520|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_11_o
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_11_o|         |         |    3.099|         |
clkcntr_4                                     |         |         |    3.520|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_9_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_9_o|         |         |    3.136|         |
clkcntr_4                                    |         |         |    3.520|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_7_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_7_o|         |         |    3.099|         |
clkcntr_4                                    |         |         |    3.520|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.375|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcntr_4
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_19_o|         |    5.249|         |         |
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_21_o|         |    5.526|         |         |
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_23_o|         |    5.478|         |         |
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_25_o|         |    5.555|         |         |
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_27_o|         |    5.381|         |         |
UARTWithFIFO1/RXbuffer/GND_7_o_rePTR[5]_AND_29_o|         |    5.200|         |         |
UARTWithFIFO1/RXbuffer/reset_wrPTR[0]_AND_17_o  |         |    5.305|         |         |
UARTWithFIFO1/RXbuffer/reset_wrPTR[1]_AND_15_o  |         |    5.454|         |         |
UARTWithFIFO1/RXbuffer/reset_wrPTR[2]_AND_13_o  |         |    5.437|         |         |
UARTWithFIFO1/RXbuffer/reset_wrPTR[3]_AND_11_o  |         |    5.541|         |         |
UARTWithFIFO1/RXbuffer/reset_wrPTR[4]_AND_9_o   |         |    5.600|         |         |
UARTWithFIFO1/RXbuffer/reset_wrPTR[5]_AND_7_o   |         |    5.274|         |         |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_19_o|         |    5.711|         |         |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_21_o|         |    5.655|         |         |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_23_o|         |    5.515|         |         |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_25_o|         |    5.647|         |         |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_27_o|         |    5.726|         |         |
UARTWithFIFO1/TXbuffer/GND_7_o_rePTR[5]_AND_29_o|         |    5.475|         |         |
UARTWithFIFO1/TXbuffer/reset_wrPTR[0]_AND_17_o  |         |    5.613|         |         |
UARTWithFIFO1/TXbuffer/reset_wrPTR[1]_AND_15_o  |         |    5.751|         |         |
UARTWithFIFO1/TXbuffer/reset_wrPTR[2]_AND_13_o  |         |    5.638|         |         |
UARTWithFIFO1/TXbuffer/reset_wrPTR[3]_AND_11_o  |         |    5.645|         |         |
UARTWithFIFO1/TXbuffer/reset_wrPTR[4]_AND_9_o   |         |    5.669|         |         |
UARTWithFIFO1/TXbuffer/reset_wrPTR[5]_AND_7_o   |         |    5.736|         |         |
clkcntr_4                                       |    5.590|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.53 secs
 
--> 

Total memory usage is 4475796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    5 (   0 filtered)

