<?xml version="1.0" encoding="UTF-8"?>
<!-- This is derived from revision 15071 of the TivaWare Library. -->
<module id="INTMEM" HW_revision="" XML_version="1.0" description="Internal Memory register offsets" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="INTMEM_CSRAMPP" width="32" description="Code SRAM Peripheral Properties" id="INTMEM_CSRAMPP" offset="0x400FDFC0" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="R" description="Code SRAM Size" id="INTMEM_CSRAMPP_SIZE" resetval="" >
            <bitenum id="INTMEM_CSRAMPP_SIZE_128KB" value="0x0000003F" token="" description="128 KB of Code SRAM"/>
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="R" description="DMA Code SRAM Access" id="INTMEM_CSRAMPP_DFA" resetval="" >
        </bitfield>
    </register>
    <register acronym="INTMEM_SSIZE" width="32" description="SRAM Size" id="INTMEM_SSIZE" offset="0x400FDFC4" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="R" description="SRAM Size" id="INTMEM_SSIZE_SIZE" resetval="" >
            <bitenum id="INTMEM_SSIZE_SIZE_32KB" value="0x0000007F" token="" description="32 KB of SRAM"/>
        </bitfield>
    </register>
    <register acronym="INTMEM_ROMSWMAP" width="32" description="ROM Third-Party Software" id="INTMEM_ROMSWMAP" offset="0x400FDFCC" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Region 1 Present" id="INTMEM_ROMSWMAP_REG1" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="Boot Loader (Region 2) Present" id="INTMEM_ROMSWMAP_BL" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="Region 3 Present" id="INTMEM_ROMSWMAP_REG3" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="Public Key" id="INTMEM_ROMSWMAP_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="INTMEM_CSRAMDMASZ" width="32" description="Code SRAM DMA Address Size" id="INTMEM_CSRAMDMASZ" offset="0x400FDFD0" >
        <bitfield range="" begin="17" width="18" end="0" rwaccess="RW" description="uDMA-accessible Memory Size" id="INTMEM_CSRAMDMASZ_SIZE" resetval="" >
        </bitfield>
    </register>
    <register acronym="INTMEM_CSRAMDMAST" width="32" description="Code SRAM DMA Starting Address" id="INTMEM_CSRAMDMAST" offset="0x400FDFD4" >
        <bitfield range="" begin="28" width="18" end="11" rwaccess="RW" description="Contains the starting address of the Code SRAM region accessible by uDMA if the FLASHPP register DFA bit is set" id="INTMEM_CSRAMDMAST_ADDR" resetval="" >
        </bitfield>
    </register>
    <register acronym="INTMEM_RVP" width="32" description="Reset Vector Pointer" id="INTMEM_RVP" offset="0x400FE0D4" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="R/W" description="Reset Vector Pointer Address" id="INTMEM_RVP_RV" resetval="" >
        </bitfield>
    </register>
    <register acronym="INTMEM_ASR" width="32" description="Application Status" id="INTMEM_ASR" offset="0x400FE0D8" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Execute Application in Memory" id="INTMEM_ASR_EAIM" resetval="" >
        </bitfield>
    </register>
    <register acronym="INTMEM_BOOTCFG" width="32" description="Boot Configuration" id="INTMEM_BOOTCFG" offset="0x400FE1D0" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Debug Enable" id="INTMEM_BOOTCFG_DBG" resetval="" >
            <bitenum id="INTMEM_BOOTCFG_DBG_DISABLED" value="0x00000000" token="" description="Debug disabled"/>
            <bitenum id="INTMEM_BOOTCFG_DBG_ENABLED" value="0x00000002" token="" description="Debug enabled"/>
        </bitfield>
    </register>
    <register acronym="INTMEM_CSPPE0" width="32" description="Code SRAM Protection Program Enable 0" id="INTMEM_CSPPE0" offset="0x400FE400" >
    </register>
    <register acronym="INTMEM_CSPPE1" width="32" description="Code SRAM Protection Program Enable 1" id="INTMEM_CSPPE1" offset="0x400FE404" >
    </register>
</module>
