

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Wed Apr 10 17:13:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      8|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     930|    902|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    110|    -|
|Register         |        -|    -|     110|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1040|   1020|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  100|  168|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        4|   0|  830|  734|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        4|   0|  930|  902|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|   8|           4|           5|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |x_TDATA_blk_n            |   9|          2|    1|          2|
    |y_TDATA_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 110|         23|    6|         23|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |gmem_addr_reg_213        |  64|   0|   64|          0|
    |output_data_reg_219      |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 110|   0|  110|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          filt|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          filt|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|          gmem|       pointer|
|y_TDATA                |  out|   32|          axis|    y_V_data_V|       pointer|
|y_TVALID               |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TREADY               |   in|    1|          axis|    y_V_dest_V|       pointer|
|y_TDEST                |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TKEEP                |  out|    4|          axis|    y_V_keep_V|       pointer|
|y_TSTRB                |  out|    4|          axis|    y_V_strb_V|       pointer|
|y_TUSER                |  out|    1|          axis|    y_V_user_V|       pointer|
|y_TLAST                |  out|    1|          axis|    y_V_last_V|       pointer|
|y_TID                  |  out|    1|          axis|      y_V_id_V|       pointer|
|x_TDATA                |   in|   32|          axis|    x_V_data_V|       pointer|
|x_TVALID               |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TREADY               |  out|    1|          axis|    x_V_dest_V|       pointer|
|x_TDEST                |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TKEEP                |   in|    4|          axis|    x_V_keep_V|       pointer|
|x_TSTRB                |   in|    4|          axis|    x_V_strb_V|       pointer|
|x_TUSER                |   in|    1|          axis|    x_V_user_V|       pointer|
|x_TLAST                |   in|    1|          axis|    x_V_last_V|       pointer|
|x_TID                  |   in|    1|          axis|      x_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 11 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c"   --->   Operation 14 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63"   --->   Operation 15 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast"   --->   Operation 16 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast"   --->   Operation 17 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 18 [8/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 18 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 19 [7/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 19 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 20 [6/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 20 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 21 [5/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 21 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 22 [4/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 22 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 23 [3/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 23 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 24 [2/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 24 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 25 [1/8] (7.30ns)   --->   "%output_data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1"   --->   Operation 25 'readreq' 'output_data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [filt.cpp:3]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [filt.cpp:3]   --->   Operation 27 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_V_data_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %y_V_keep_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %y_V_strb_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_user_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_last_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_id_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_dest_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_V_data_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %x_V_keep_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %x_V_strb_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_user_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_last_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_id_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_dest_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (7.30ns)   --->   "%output_data = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr"   --->   Operation 48 'read' 'output_data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln12 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10" [filt.cpp:12]   --->   Operation 49 'specaxissidechannel' 'specaxissidechannel_ln12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln12 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11" [filt.cpp:12]   --->   Operation 50 'specaxissidechannel' 'specaxissidechannel_ln12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln12 = br void %while.end" [filt.cpp:12]   --->   Operation 51 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.00>
ST_11 : Operation 52 [1/1] (1.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:23]   --->   Operation 52 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 53 'extractvalue' 'tmp_keep' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 54 'extractvalue' 'tmp_strb' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 55 'extractvalue' 'tmp_user' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 56 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 57 'extractvalue' 'tmp_id' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 58 'extractvalue' 'tmp_dest' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [2/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %output_data, i4 %tmp_keep, i4 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:54]   --->   Operation 59 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %tmp_last, void %cleanup.cont, void %while.end31" [filt.cpp:23]   --->   Operation 60 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filt.cpp:12]   --->   Operation 61 'specpipeline' 'specpipeline_ln12' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filt.cpp:12]   --->   Operation 62 'specloopname' 'specloopname_ln12' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln12 = br void %while.end" [filt.cpp:12]   --->   Operation 63 'br' 'br_ln12' <Predicate = (!tmp_last)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.00>
ST_12 : Operation 64 [1/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %output_data, i4 %tmp_keep, i4 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:54]   --->   Operation 64 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln86 = ret" [filt.cpp:86]   --->   Operation 65 'ret' 'ret_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read                   (read               ) [ 00000000000000]
p_cast                   (partselect         ) [ 00000000000000]
p_cast_cast              (sext               ) [ 00000000000000]
gmem_addr                (getelementptr      ) [ 00111111111000]
output_data_req          (readreq            ) [ 00000000000000]
spectopmodule_ln3        (spectopmodule      ) [ 00000000000000]
specinterface_ln3        (specinterface      ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
output_data              (read               ) [ 00000000000110]
specaxissidechannel_ln12 (specaxissidechannel) [ 00000000000000]
specaxissidechannel_ln12 (specaxissidechannel) [ 00000000000000]
br_ln12                  (br                 ) [ 00000000000000]
empty                    (read               ) [ 00000000000000]
tmp_keep                 (extractvalue       ) [ 00000000000110]
tmp_strb                 (extractvalue       ) [ 00000000000110]
tmp_user                 (extractvalue       ) [ 00000000000110]
tmp_last                 (extractvalue       ) [ 00000000000110]
tmp_id                   (extractvalue       ) [ 00000000000110]
tmp_dest                 (extractvalue       ) [ 00000000000110]
br_ln23                  (br                 ) [ 00000000000000]
specpipeline_ln12        (specpipeline       ) [ 00000000000000]
specloopname_ln12        (specloopname       ) [ 00000000000000]
br_ln12                  (br                 ) [ 00000000000000]
write_ln54               (write              ) [ 00000000000000]
ret_ln86                 (ret                ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="c_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="output_data_req/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="output_data_read_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="9"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_data/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="44" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="0" index="3" bw="4" slack="0"/>
<pin id="125" dir="0" index="4" bw="1" slack="0"/>
<pin id="126" dir="0" index="5" bw="1" slack="0"/>
<pin id="127" dir="0" index="6" bw="1" slack="0"/>
<pin id="128" dir="0" index="7" bw="1" slack="0"/>
<pin id="129" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/11 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="4" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="0"/>
<pin id="144" dir="0" index="5" bw="1" slack="0"/>
<pin id="145" dir="0" index="6" bw="1" slack="0"/>
<pin id="146" dir="0" index="7" bw="1" slack="0"/>
<pin id="147" dir="0" index="8" bw="32" slack="1"/>
<pin id="148" dir="0" index="9" bw="4" slack="0"/>
<pin id="149" dir="0" index="10" bw="4" slack="0"/>
<pin id="150" dir="0" index="11" bw="1" slack="0"/>
<pin id="151" dir="0" index="12" bw="1" slack="0"/>
<pin id="152" dir="0" index="13" bw="1" slack="0"/>
<pin id="153" dir="0" index="14" bw="1" slack="0"/>
<pin id="154" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/11 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="62" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="0" index="3" bw="7" slack="0"/>
<pin id="168" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_cast_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="62" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="gmem_addr_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_keep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="44" slack="0"/>
<pin id="185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep/11 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_strb_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="44" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_user_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="44" slack="0"/>
<pin id="195" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user/11 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_last_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="44" slack="0"/>
<pin id="200" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last/11 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_id_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="44" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id/11 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_dest_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="44" slack="0"/>
<pin id="210" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest/11 "/>
</bind>
</comp>

<comp id="213" class="1005" name="gmem_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="output_data_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_data "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_keep_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="1"/>
<pin id="226" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_strb_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_user_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_last_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_id_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_dest_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="84" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="92" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="155"><net_src comp="94" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="102" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="176"><net_src comp="163" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="120" pin="8"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="138" pin=9"/></net>

<net id="191"><net_src comp="120" pin="8"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="138" pin=10"/></net>

<net id="196"><net_src comp="120" pin="8"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="138" pin=11"/></net>

<net id="201"><net_src comp="120" pin="8"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="138" pin=12"/></net>

<net id="206"><net_src comp="120" pin="8"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="138" pin=13"/></net>

<net id="211"><net_src comp="120" pin="8"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="138" pin=14"/></net>

<net id="216"><net_src comp="177" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="222"><net_src comp="115" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="138" pin=8"/></net>

<net id="227"><net_src comp="183" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="138" pin=9"/></net>

<net id="232"><net_src comp="188" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="138" pin=10"/></net>

<net id="237"><net_src comp="193" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="138" pin=11"/></net>

<net id="242"><net_src comp="198" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="138" pin=12"/></net>

<net id="247"><net_src comp="203" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="138" pin=13"/></net>

<net id="252"><net_src comp="208" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="138" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V_data_V | {12 }
	Port: y_V_keep_V | {12 }
	Port: y_V_strb_V | {12 }
	Port: y_V_user_V | {12 }
	Port: y_V_last_V | {12 }
	Port: y_V_id_V | {12 }
	Port: y_V_dest_V | {12 }
 - Input state : 
	Port: filt : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: filt : c | {1 }
	Port: filt : x_V_data_V | {11 }
	Port: filt : x_V_keep_V | {11 }
	Port: filt : x_V_strb_V | {11 }
	Port: filt : x_V_user_V | {11 }
	Port: filt : x_V_last_V | {11 }
	Port: filt : x_V_id_V | {11 }
	Port: filt : x_V_dest_V | {11 }
  - Chain level:
	State 1
		p_cast_cast : 1
		gmem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		write_ln54 : 1
		br_ln23 : 1
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|          |    c_read_read_fu_102   |
|   read   | output_data_read_fu_115 |
|          |    empty_read_fu_120    |
|----------|-------------------------|
|  readreq |    grp_readreq_fu_108   |
|----------|-------------------------|
|   write  |     grp_write_fu_138    |
|----------|-------------------------|
|partselect|      p_cast_fu_163      |
|----------|-------------------------|
|   sext   |    p_cast_cast_fu_173   |
|----------|-------------------------|
|          |     tmp_keep_fu_183     |
|          |     tmp_strb_fu_188     |
|extractvalue|     tmp_user_fu_193     |
|          |     tmp_last_fu_198     |
|          |      tmp_id_fu_203      |
|          |     tmp_dest_fu_208     |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| gmem_addr_reg_213 |   32   |
|output_data_reg_219|   32   |
|  tmp_dest_reg_249 |    1   |
|   tmp_id_reg_244  |    1   |
|  tmp_keep_reg_224 |    4   |
|  tmp_last_reg_239 |    1   |
|  tmp_strb_reg_229 |    4   |
|  tmp_user_reg_234 |    1   |
+-------------------+--------+
|       Total       |   76   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_138 |  p9  |   2  |   4  |    8   ||    9    |
| grp_write_fu_138 |  p10 |   2  |   4  |    8   ||    9    |
| grp_write_fu_138 |  p11 |   2  |   1  |    2   ||    9    |
| grp_write_fu_138 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_138 |  p13 |   2  |   1  |    2   ||    9    |
| grp_write_fu_138 |  p14 |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  9.528  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   54   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   76   |   54   |
+-----------+--------+--------+--------+
