<p><strong>module_name:</strong></p><p><span>sym_data_packer</span></p><h1 id="HW-CTFsym_data_packer-Features"><strong>Features</strong></h1><ul><li>Packing Data<ul><li>A register that accumulates a beat worth of data before forwarding the beat.</li></ul></li></ul><h1 id="HW-CTFsym_data_packer-Packer"><strong>Packer </strong></h1><div class="page view"><div class="wiki-content"><h2 id="HW-CTFsym_data_packer-I/O"><strong>I/O</strong></h2><p>input                                               in_valid;</p><p>input [wData-1:0]                            in_data</p><p>input                                               in_last</p><p>output                                             in_ready;</p><p>input [wData-1:0]                            in_mask</p><p>output                                             out_valid;</p><p>output [wData-1:0]                          out_data</p><p>output                                              out_last</p><p>input                                                out_ready;</p><h2 id="HW-CTFsym_data_packer-Parameters"><strong>Parameters</strong></h2><p>{</p><p>     wData: 1 - inf, // Width of the data to be stored,</p><p>}</p><h2 id="HW-CTFsym_data_packer-Description"><strong>Description</strong></h2><p>The packer will take in valid data as indicated by in_mask. Once all bits are valid, the output will be valid.</p><p>The output can also be valid if it is indicated the last beat came in. The out_last output will also be asserted.</p><p>If in_mask is all 1's then this circuit will be bypassed and the output signals will be tied to input signals.</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" width="1000" src="https://arterisip.atlassian.net/wiki/download/attachments/16157353/image2019-4-26%2015:13:1.png?api=v2"></span></p><p><br/></p><p><br/></p></div></div>