// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2_AR71275_op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="digitrec_kernel_digitrec_kernel,hls_ip_2018_2_AR71275_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.920000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=52,HLS_SYN_DSP=1,HLS_SYN_FF=3747,HLS_SYN_LUT=7596,HLS_VERSION=2018_2_AR71275_op}" *)

module digitrec_kernel_digitrec_kernel (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_pp0_stage0 = 8'd2;
parameter    ap_ST_fsm_state4 = 8'd4;
parameter    ap_ST_fsm_state5 = 8'd8;
parameter    ap_ST_fsm_state6 = 8'd16;
parameter    ap_ST_fsm_state7 = 8'd32;
parameter    ap_ST_fsm_state8 = 8'd64;
parameter    ap_ST_fsm_state9 = 8'd128;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] test_image;
wire   [63:0] train_images;
wire   [63:0] knn_mat;
wire    gmem_AWREADY;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [63:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg    gmem2_AWVALID;
wire    gmem2_AWREADY;
reg    gmem2_WVALID;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [7:0] gmem2_RDATA;
wire    gmem2_RLAST;
wire   [0:0] gmem2_RID;
wire   [0:0] gmem2_RUSER;
wire   [1:0] gmem2_RRESP;
wire    gmem2_BVALID;
reg    gmem2_BREADY;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
reg   [4:0] indvar_flatten_reg_290;
reg   [3:0] x_reg_301;
reg   [1:0] y_reg_312;
reg   [63:0] knn_mat_read_reg_1905;
reg   [63:0] test_image_read_reg_1910;
reg   [60:0] train_images1_reg_1915;
reg   [7:0] local_knn_mat_0_0_1_load_reg_1920;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] local_knn_mat_0_1_1_load_reg_1925;
reg   [7:0] local_knn_mat_0_2_1_load_reg_1930;
reg   [7:0] local_knn_mat_0_3_1_load_reg_1935;
reg   [7:0] local_knn_mat_1_0_1_load_reg_1940;
reg   [7:0] local_knn_mat_1_1_1_load_reg_1945;
reg   [7:0] local_knn_mat_1_2_1_load_reg_1950;
reg   [7:0] local_knn_mat_1_3_1_load_reg_1955;
reg   [7:0] local_knn_mat_2_0_1_load_reg_1960;
reg   [7:0] local_knn_mat_2_1_1_load_reg_1965;
reg   [7:0] local_knn_mat_2_2_1_load_reg_1970;
reg   [7:0] local_knn_mat_2_3_1_load_reg_1975;
reg   [7:0] local_knn_mat_3_0_1_load_reg_1980;
reg   [7:0] local_knn_mat_3_1_1_load_reg_1985;
reg   [7:0] local_knn_mat_3_2_1_load_reg_1990;
reg   [7:0] local_knn_mat_3_3_1_load_reg_1995;
reg   [7:0] local_knn_mat_4_0_1_load_reg_2000;
reg   [7:0] local_knn_mat_4_1_1_load_reg_2005;
reg   [7:0] local_knn_mat_4_2_1_load_reg_2010;
reg   [7:0] local_knn_mat_4_3_1_load_reg_2015;
reg   [7:0] local_knn_mat_5_0_1_load_reg_2020;
reg   [7:0] local_knn_mat_5_1_1_load_reg_2025;
reg   [7:0] local_knn_mat_5_2_1_load_reg_2030;
reg   [7:0] local_knn_mat_5_3_1_load_reg_2035;
reg   [7:0] local_knn_mat_6_0_1_load_reg_2040;
reg   [7:0] local_knn_mat_6_1_1_load_reg_2045;
reg   [7:0] local_knn_mat_6_2_1_load_reg_2050;
reg   [7:0] local_knn_mat_7_0_1_load_reg_2055;
reg   [7:0] local_knn_mat_7_1_1_load_reg_2060;
reg   [7:0] local_knn_mat_7_2_1_load_reg_2065;
wire   [0:0] exitcond_flatten_fu_874_p2;
wire   [4:0] indvar_flatten_next_fu_880_p2;
wire   [3:0] x_mid2_fu_944_p3;
wire   [2:0] arrayNo_trunc_fu_966_p2;
wire   [1:0] y_1_fu_1552_p2;
wire   [10:0] local_num_elements_fu_1580_p3;
reg   [10:0] local_num_elements_reg_2096;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_s_fu_1558_p2;
wire   [14:0] i_fu_1589_p2;
reg   [14:0] i_reg_2102;
reg   [7:0] local_knn_mat_0_0_reg_2107;
wire    ap_CS_fsm_state8;
wire    grp_compute_fu_647_ap_idle;
wire    grp_compute_fu_647_ap_ready;
wire    grp_compute_fu_647_ap_done;
reg   [7:0] local_knn_mat_0_1_reg_2113;
reg   [7:0] local_knn_mat_0_2_reg_2118;
reg   [7:0] local_knn_mat_0_3_reg_2123;
reg   [7:0] local_knn_mat_1_0_reg_2128;
reg   [7:0] local_knn_mat_1_1_reg_2134;
reg   [7:0] local_knn_mat_1_2_reg_2139;
reg   [7:0] local_knn_mat_1_3_reg_2144;
reg   [7:0] local_knn_mat_2_0_reg_2149;
reg   [7:0] local_knn_mat_2_1_reg_2155;
reg   [7:0] local_knn_mat_2_2_reg_2160;
reg   [7:0] local_knn_mat_2_3_reg_2165;
reg   [7:0] local_knn_mat_3_0_reg_2170;
reg   [7:0] local_knn_mat_3_1_reg_2175;
reg   [7:0] local_knn_mat_3_2_reg_2180;
reg   [7:0] local_knn_mat_3_3_reg_2185;
reg   [7:0] local_knn_mat_4_0_reg_2190;
reg   [7:0] local_knn_mat_4_1_reg_2195;
reg   [7:0] local_knn_mat_4_2_reg_2200;
reg   [7:0] local_knn_mat_4_3_reg_2205;
reg   [7:0] local_knn_mat_5_0_reg_2210;
reg   [7:0] local_knn_mat_5_1_reg_2215;
reg   [7:0] local_knn_mat_5_2_reg_2220;
reg   [7:0] local_knn_mat_5_3_reg_2225;
reg   [7:0] local_knn_mat_6_0_reg_2230;
reg   [7:0] local_knn_mat_6_1_reg_2235;
reg   [7:0] local_knn_mat_6_2_reg_2240;
reg   [7:0] local_knn_mat_7_0_reg_2245;
reg   [7:0] local_knn_mat_7_1_reg_2251;
reg   [7:0] local_knn_mat_7_2_reg_2256;
wire   [4:0] p_rec_fu_1719_p2;
reg   [4:0] p_rec_reg_2261;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg   [7:0] p_01_address0;
reg    p_01_ce0;
reg    p_01_we0;
wire   [63:0] p_01_q0;
reg   [7:0] p_1_address0;
reg    p_1_ce0;
reg    p_1_we0;
wire   [63:0] p_1_q0;
reg   [7:0] p_2_address0;
reg    p_2_ce0;
reg    p_2_we0;
wire   [63:0] p_2_q0;
reg   [7:0] p_3_address0;
reg    p_3_ce0;
reg    p_3_we0;
wire   [63:0] p_3_q0;
reg   [7:0] p_4_address0;
reg    p_4_ce0;
reg    p_4_we0;
wire   [63:0] p_4_q0;
reg   [7:0] p_5_address0;
reg    p_5_ce0;
reg    p_5_we0;
wire   [63:0] p_5_q0;
reg   [7:0] p_6_address0;
reg    p_6_ce0;
reg    p_6_we0;
wire   [63:0] p_6_q0;
reg   [7:0] p_7_address0;
reg    p_7_ce0;
reg    p_7_we0;
wire   [63:0] p_7_q0;
wire    grp_compute_fu_647_ap_start;
wire   [7:0] grp_compute_fu_647_train_images_0_address0;
wire    grp_compute_fu_647_train_images_0_ce0;
wire   [7:0] grp_compute_fu_647_train_images_1_address0;
wire    grp_compute_fu_647_train_images_1_ce0;
wire   [7:0] grp_compute_fu_647_train_images_2_address0;
wire    grp_compute_fu_647_train_images_2_ce0;
wire   [7:0] grp_compute_fu_647_train_images_3_address0;
wire    grp_compute_fu_647_train_images_3_ce0;
wire   [7:0] grp_compute_fu_647_train_images_4_address0;
wire    grp_compute_fu_647_train_images_4_ce0;
wire   [7:0] grp_compute_fu_647_train_images_5_address0;
wire    grp_compute_fu_647_train_images_5_ce0;
wire   [7:0] grp_compute_fu_647_train_images_6_address0;
wire    grp_compute_fu_647_train_images_6_ce0;
wire   [7:0] grp_compute_fu_647_train_images_7_address0;
wire    grp_compute_fu_647_train_images_7_ce0;
wire   [7:0] grp_compute_fu_647_ap_return_0;
wire   [7:0] grp_compute_fu_647_ap_return_1;
wire   [7:0] grp_compute_fu_647_ap_return_2;
wire   [7:0] grp_compute_fu_647_ap_return_3;
wire   [7:0] grp_compute_fu_647_ap_return_4;
wire   [7:0] grp_compute_fu_647_ap_return_5;
wire   [7:0] grp_compute_fu_647_ap_return_6;
wire   [7:0] grp_compute_fu_647_ap_return_7;
wire   [7:0] grp_compute_fu_647_ap_return_8;
wire   [7:0] grp_compute_fu_647_ap_return_9;
wire   [7:0] grp_compute_fu_647_ap_return_10;
wire   [7:0] grp_compute_fu_647_ap_return_11;
wire   [7:0] grp_compute_fu_647_ap_return_12;
wire   [7:0] grp_compute_fu_647_ap_return_13;
wire   [7:0] grp_compute_fu_647_ap_return_14;
wire   [7:0] grp_compute_fu_647_ap_return_15;
wire   [7:0] grp_compute_fu_647_ap_return_16;
wire   [7:0] grp_compute_fu_647_ap_return_17;
wire   [7:0] grp_compute_fu_647_ap_return_18;
wire   [7:0] grp_compute_fu_647_ap_return_19;
wire   [7:0] grp_compute_fu_647_ap_return_20;
wire   [7:0] grp_compute_fu_647_ap_return_21;
wire   [7:0] grp_compute_fu_647_ap_return_22;
wire   [7:0] grp_compute_fu_647_ap_return_23;
wire   [7:0] grp_compute_fu_647_ap_return_24;
wire   [7:0] grp_compute_fu_647_ap_return_25;
wire   [7:0] grp_compute_fu_647_ap_return_26;
wire   [7:0] grp_compute_fu_647_ap_return_27;
wire   [7:0] grp_compute_fu_647_ap_return_28;
wire   [7:0] grp_compute_fu_647_ap_return_29;
wire    grp_load_unsigned_long_s_fu_721_ap_start;
wire    grp_load_unsigned_long_s_fu_721_ap_done;
wire    grp_load_unsigned_long_s_fu_721_ap_idle;
wire    grp_load_unsigned_long_s_fu_721_ap_ready;
wire    grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWVALID;
wire   [63:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWADDR;
wire   [0:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWID;
wire   [31:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWLEN;
wire   [2:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWSIZE;
wire   [1:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWBURST;
wire   [1:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWLOCK;
wire   [3:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWCACHE;
wire   [2:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWPROT;
wire   [3:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWQOS;
wire   [3:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWREGION;
wire   [0:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWUSER;
wire    grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WVALID;
wire   [63:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WDATA;
wire   [7:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WSTRB;
wire    grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WLAST;
wire   [0:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WID;
wire   [0:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WUSER;
wire    grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARVALID;
wire   [63:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARADDR;
wire   [0:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARID;
wire   [31:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARLEN;
wire   [2:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARSIZE;
wire   [1:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARBURST;
wire   [1:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARLOCK;
wire   [3:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARCACHE;
wire   [2:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARPROT;
wire   [3:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARQOS;
wire   [3:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARREGION;
wire   [0:0] grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARUSER;
wire    grp_load_unsigned_long_s_fu_721_m_axi_data_dram_RREADY;
wire    grp_load_unsigned_long_s_fu_721_m_axi_data_dram_BREADY;
wire   [7:0] grp_load_unsigned_long_s_fu_721_data_local_0_address0;
wire    grp_load_unsigned_long_s_fu_721_data_local_0_ce0;
wire    grp_load_unsigned_long_s_fu_721_data_local_0_we0;
wire   [63:0] grp_load_unsigned_long_s_fu_721_data_local_0_d0;
wire   [7:0] grp_load_unsigned_long_s_fu_721_data_local_1_address0;
wire    grp_load_unsigned_long_s_fu_721_data_local_1_ce0;
wire    grp_load_unsigned_long_s_fu_721_data_local_1_we0;
wire   [63:0] grp_load_unsigned_long_s_fu_721_data_local_1_d0;
wire   [7:0] grp_load_unsigned_long_s_fu_721_data_local_2_address0;
wire    grp_load_unsigned_long_s_fu_721_data_local_2_ce0;
wire    grp_load_unsigned_long_s_fu_721_data_local_2_we0;
wire   [63:0] grp_load_unsigned_long_s_fu_721_data_local_2_d0;
wire   [7:0] grp_load_unsigned_long_s_fu_721_data_local_3_address0;
wire    grp_load_unsigned_long_s_fu_721_data_local_3_ce0;
wire    grp_load_unsigned_long_s_fu_721_data_local_3_we0;
wire   [63:0] grp_load_unsigned_long_s_fu_721_data_local_3_d0;
wire   [7:0] grp_load_unsigned_long_s_fu_721_data_local_4_address0;
wire    grp_load_unsigned_long_s_fu_721_data_local_4_ce0;
wire    grp_load_unsigned_long_s_fu_721_data_local_4_we0;
wire   [63:0] grp_load_unsigned_long_s_fu_721_data_local_4_d0;
wire   [7:0] grp_load_unsigned_long_s_fu_721_data_local_5_address0;
wire    grp_load_unsigned_long_s_fu_721_data_local_5_ce0;
wire    grp_load_unsigned_long_s_fu_721_data_local_5_we0;
wire   [63:0] grp_load_unsigned_long_s_fu_721_data_local_5_d0;
wire   [7:0] grp_load_unsigned_long_s_fu_721_data_local_6_address0;
wire    grp_load_unsigned_long_s_fu_721_data_local_6_ce0;
wire    grp_load_unsigned_long_s_fu_721_data_local_6_we0;
wire   [63:0] grp_load_unsigned_long_s_fu_721_data_local_6_d0;
wire   [7:0] grp_load_unsigned_long_s_fu_721_data_local_7_address0;
wire    grp_load_unsigned_long_s_fu_721_data_local_7_ce0;
wire    grp_load_unsigned_long_s_fu_721_data_local_7_we0;
wire   [63:0] grp_load_unsigned_long_s_fu_721_data_local_7_d0;
wire    grp_load_unsigned_char_s_fu_739_ap_start;
wire    grp_load_unsigned_char_s_fu_739_ap_done;
wire    grp_load_unsigned_char_s_fu_739_ap_idle;
wire    grp_load_unsigned_char_s_fu_739_ap_ready;
wire    grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWVALID;
wire   [63:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWADDR;
wire   [0:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWID;
wire   [31:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWLEN;
wire   [2:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWSIZE;
wire   [1:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWBURST;
wire   [1:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWLOCK;
wire   [3:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWCACHE;
wire   [2:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWPROT;
wire   [3:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWQOS;
wire   [3:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWREGION;
wire   [0:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWUSER;
wire    grp_load_unsigned_char_s_fu_739_m_axi_data_local_WVALID;
wire   [7:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_WDATA;
wire   [0:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_WSTRB;
wire    grp_load_unsigned_char_s_fu_739_m_axi_data_local_WLAST;
wire   [0:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_WID;
wire   [0:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_WUSER;
wire    grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARVALID;
wire   [63:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARADDR;
wire   [0:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARID;
wire   [31:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARLEN;
wire   [2:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARSIZE;
wire   [1:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARBURST;
wire   [1:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARLOCK;
wire   [3:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARCACHE;
wire   [2:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARPROT;
wire   [3:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARQOS;
wire   [3:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARREGION;
wire   [0:0] grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARUSER;
wire    grp_load_unsigned_char_s_fu_739_m_axi_data_local_RREADY;
wire    grp_load_unsigned_char_s_fu_739_m_axi_data_local_BREADY;
reg   [7:0] local_knn_mat_7_2_3_reg_323;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state4;
reg   [7:0] local_knn_mat_7_1_3_reg_333;
reg   [7:0] local_knn_mat_7_0_3_reg_343;
reg   [7:0] local_knn_mat_6_2_3_reg_353;
reg   [7:0] local_knn_mat_6_1_3_reg_363;
reg   [7:0] local_knn_mat_6_0_3_reg_373;
reg   [7:0] local_knn_mat_5_3_3_reg_383;
reg   [7:0] local_knn_mat_5_2_3_reg_393;
reg   [7:0] local_knn_mat_5_1_3_reg_403;
reg   [7:0] local_knn_mat_5_0_3_reg_413;
reg   [7:0] local_knn_mat_4_3_3_reg_423;
reg   [7:0] local_knn_mat_4_2_3_reg_433;
reg   [7:0] local_knn_mat_4_1_3_reg_443;
reg   [7:0] local_knn_mat_4_0_3_reg_453;
reg   [7:0] local_knn_mat_3_3_3_reg_463;
reg   [7:0] local_knn_mat_3_2_3_reg_473;
reg   [7:0] local_knn_mat_3_1_3_reg_483;
reg   [7:0] local_knn_mat_3_0_3_reg_493;
reg   [7:0] local_knn_mat_2_3_3_reg_503;
reg   [7:0] local_knn_mat_2_2_3_reg_513;
reg   [7:0] local_knn_mat_2_1_3_reg_523;
reg   [7:0] local_knn_mat_2_0_3_reg_533;
reg   [7:0] local_knn_mat_1_3_3_reg_543;
reg   [7:0] local_knn_mat_1_2_3_reg_553;
reg   [7:0] local_knn_mat_1_1_3_reg_563;
reg   [7:0] local_knn_mat_1_0_3_reg_573;
reg   [7:0] local_knn_mat_0_3_3_reg_583;
reg   [7:0] local_knn_mat_0_2_3_reg_593;
reg   [7:0] local_knn_mat_0_1_3_reg_603;
reg   [7:0] local_knn_mat_0_0_3_reg_613;
reg   [4:0] p_01_rec_reg_623;
reg   [14:0] p_0_rec_reg_635;
reg    grp_compute_fu_647_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_load_unsigned_long_s_fu_721_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_load_unsigned_char_s_fu_739_ap_start_reg;
reg   [7:0] local_knn_mat_0_0_1_fu_120;
wire   [7:0] local_knn_mat_0_0_4_fu_1419_p6;
wire    ap_block_pp0_stage0;
reg   [7:0] local_knn_mat_0_1_1_fu_124;
wire   [7:0] local_knn_mat_0_1_4_fu_1433_p6;
reg   [7:0] local_knn_mat_0_2_1_fu_128;
wire   [7:0] local_knn_mat_0_2_4_fu_1447_p6;
reg   [7:0] local_knn_mat_0_3_1_fu_132;
wire   [7:0] local_knn_mat_0_3_4_fu_1461_p6;
reg   [7:0] local_knn_mat_1_0_1_fu_136;
wire   [7:0] local_knn_mat_1_0_4_fu_1343_p6;
reg   [7:0] local_knn_mat_1_1_1_fu_140;
wire   [7:0] local_knn_mat_1_1_4_fu_1357_p6;
reg   [7:0] local_knn_mat_1_2_1_fu_144;
wire   [7:0] local_knn_mat_1_2_4_fu_1371_p6;
reg   [7:0] local_knn_mat_1_3_1_fu_148;
wire   [7:0] local_knn_mat_1_3_4_fu_1385_p6;
reg   [7:0] local_knn_mat_2_0_1_fu_152;
wire   [7:0] local_knn_mat_2_0_4_fu_1267_p6;
reg   [7:0] local_knn_mat_2_1_1_fu_156;
wire   [7:0] local_knn_mat_2_1_4_fu_1281_p6;
reg   [7:0] local_knn_mat_2_2_1_fu_160;
wire   [7:0] local_knn_mat_2_2_4_fu_1295_p6;
reg   [7:0] local_knn_mat_2_3_1_fu_164;
wire   [7:0] local_knn_mat_2_3_4_fu_1309_p6;
reg   [7:0] local_knn_mat_3_0_1_fu_168;
wire   [7:0] local_knn_mat_3_0_4_fu_1191_p6;
reg   [7:0] local_knn_mat_3_1_1_fu_172;
wire   [7:0] local_knn_mat_3_1_4_fu_1205_p6;
reg   [7:0] local_knn_mat_3_2_1_fu_176;
wire   [7:0] local_knn_mat_3_2_4_fu_1219_p6;
reg   [7:0] local_knn_mat_3_3_1_fu_180;
wire   [7:0] local_knn_mat_3_3_4_fu_1233_p6;
reg   [7:0] local_knn_mat_4_0_1_fu_184;
wire   [7:0] local_knn_mat_4_0_4_fu_1115_p6;
reg   [7:0] local_knn_mat_4_1_1_fu_188;
wire   [7:0] local_knn_mat_4_1_4_fu_1129_p6;
reg   [7:0] local_knn_mat_4_2_1_fu_192;
wire   [7:0] local_knn_mat_4_2_4_fu_1143_p6;
reg   [7:0] local_knn_mat_4_3_1_fu_196;
wire   [7:0] local_knn_mat_4_3_4_fu_1157_p6;
reg   [7:0] local_knn_mat_5_0_1_fu_200;
wire   [7:0] local_knn_mat_5_0_4_fu_1039_p6;
reg   [7:0] local_knn_mat_5_1_1_fu_204;
wire   [7:0] local_knn_mat_5_1_4_fu_1053_p6;
reg   [7:0] local_knn_mat_5_2_1_fu_208;
wire   [7:0] local_knn_mat_5_2_4_fu_1067_p6;
reg   [7:0] local_knn_mat_5_3_1_fu_212;
wire   [7:0] local_knn_mat_5_3_4_fu_1081_p6;
reg   [7:0] local_knn_mat_6_0_1_fu_216;
wire   [7:0] local_knn_mat_6_0_4_fu_982_p6;
reg   [7:0] local_knn_mat_6_1_1_fu_220;
wire   [7:0] local_knn_mat_6_1_4_fu_996_p6;
reg   [7:0] local_knn_mat_6_2_1_fu_224;
wire   [7:0] local_knn_mat_6_2_4_fu_1010_p6;
reg   [7:0] local_knn_mat_7_0_1_fu_228;
wire   [7:0] local_knn_mat_7_0_4_fu_1495_p6;
reg   [7:0] local_knn_mat_7_1_1_fu_232;
wire   [7:0] local_knn_mat_7_1_4_fu_1509_p6;
reg   [7:0] local_knn_mat_7_2_1_fu_236;
wire   [7:0] local_knn_mat_7_2_4_fu_1523_p6;
wire   [5:0] p_shl_fu_856_p3;
wire   [6:0] p_shl_cast_fu_864_p1;
wire   [6:0] x_cast_fu_852_p1;
wire   [0:0] exitcond_fu_886_p2;
wire   [3:0] x_s_fu_900_p2;
wire   [5:0] p_shl_mid1_fu_910_p3;
wire   [6:0] p_shl_cast_mid1_fu_918_p1;
wire   [6:0] x_cast_mid1_fu_906_p1;
wire   [6:0] tmp_mid1_fu_922_p2;
wire   [6:0] tmp_fu_868_p2;
wire   [6:0] tmp_cast_mid2_v_fu_928_p3;
wire   [1:0] y_mid2_fu_892_p3;
wire   [4:0] y_cast_fu_952_p1;
wire   [4:0] tmp_26_fu_936_p1;
wire   [2:0] tmp_27_fu_940_p1;
wire   [2:0] tmp_25_fu_956_p1;
wire   [4:0] tmp_1_fu_960_p2;
wire   [1:0] local_knn_mat_6_0_4_fu_982_p5;
wire   [1:0] local_knn_mat_6_1_4_fu_996_p5;
wire   [1:0] local_knn_mat_6_2_4_fu_1010_p5;
wire   [1:0] local_knn_mat_5_0_4_fu_1039_p5;
wire   [1:0] local_knn_mat_5_1_4_fu_1053_p5;
wire   [1:0] local_knn_mat_5_2_4_fu_1067_p5;
wire   [1:0] local_knn_mat_5_3_4_fu_1081_p5;
wire   [1:0] local_knn_mat_4_0_4_fu_1115_p5;
wire   [1:0] local_knn_mat_4_1_4_fu_1129_p5;
wire   [1:0] local_knn_mat_4_2_4_fu_1143_p5;
wire   [1:0] local_knn_mat_4_3_4_fu_1157_p5;
wire   [1:0] local_knn_mat_3_0_4_fu_1191_p5;
wire   [1:0] local_knn_mat_3_1_4_fu_1205_p5;
wire   [1:0] local_knn_mat_3_2_4_fu_1219_p5;
wire   [1:0] local_knn_mat_3_3_4_fu_1233_p5;
wire   [1:0] local_knn_mat_2_0_4_fu_1267_p5;
wire   [1:0] local_knn_mat_2_1_4_fu_1281_p5;
wire   [1:0] local_knn_mat_2_2_4_fu_1295_p5;
wire   [1:0] local_knn_mat_2_3_4_fu_1309_p5;
wire   [1:0] local_knn_mat_1_0_4_fu_1343_p5;
wire   [1:0] local_knn_mat_1_1_4_fu_1357_p5;
wire   [1:0] local_knn_mat_1_2_4_fu_1371_p5;
wire   [1:0] local_knn_mat_1_3_4_fu_1385_p5;
wire   [1:0] local_knn_mat_0_0_4_fu_1419_p5;
wire   [1:0] local_knn_mat_0_1_4_fu_1433_p5;
wire   [1:0] local_knn_mat_0_2_4_fu_1447_p5;
wire   [1:0] local_knn_mat_0_3_4_fu_1461_p5;
wire   [1:0] local_knn_mat_7_0_4_fu_1495_p5;
wire   [1:0] local_knn_mat_7_1_4_fu_1509_p5;
wire   [1:0] local_knn_mat_7_2_4_fu_1523_p5;
wire   [14:0] a_read_assign_fu_1564_p2;
wire   [0:0] tmp_i_fu_1574_p2;
wire   [10:0] tmp_28_fu_1570_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_compute_fu_647_ap_start_reg = 1'b0;
#0 grp_load_unsigned_long_s_fu_721_ap_start_reg = 1'b0;
#0 grp_load_unsigned_char_s_fu_739_ap_start_reg = 1'b0;
end

digitrec_kernel_digitrec_kernel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
digitrec_kernel_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .test_image(test_image),
    .train_images(train_images),
    .knn_mat(knn_mat)
);

digitrec_kernel_digitrec_kernel_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 64 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
digitrec_kernel_gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARADDR),
    .I_ARID(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARID),
    .I_ARLEN(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARLEN),
    .I_ARSIZE(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARSIZE),
    .I_ARLOCK(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARLOCK),
    .I_ARCACHE(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARCACHE),
    .I_ARQOS(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARQOS),
    .I_ARPROT(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARPROT),
    .I_ARUSER(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARUSER),
    .I_ARBURST(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARBURST),
    .I_ARREGION(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARREGION),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(64'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(8'd0),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

digitrec_kernel_digitrec_kernel_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ))
digitrec_kernel_gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem2_RDATA),
    .I_RID(gmem2_RID),
    .I_RUSER(gmem2_RUSER),
    .I_RRESP(gmem2_RRESP),
    .I_RLAST(gmem2_RLAST),
    .I_AWVALID(gmem2_AWVALID),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWADDR),
    .I_AWID(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWID),
    .I_AWLEN(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWLEN),
    .I_AWSIZE(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWSIZE),
    .I_AWLOCK(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWLOCK),
    .I_AWCACHE(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWCACHE),
    .I_AWQOS(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWQOS),
    .I_AWPROT(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWPROT),
    .I_AWUSER(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWUSER),
    .I_AWBURST(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWBURST),
    .I_AWREGION(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWREGION),
    .I_WVALID(gmem2_WVALID),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(grp_load_unsigned_char_s_fu_739_m_axi_data_local_WDATA),
    .I_WID(grp_load_unsigned_char_s_fu_739_m_axi_data_local_WID),
    .I_WUSER(grp_load_unsigned_char_s_fu_739_m_axi_data_local_WUSER),
    .I_WLAST(grp_load_unsigned_char_s_fu_739_m_axi_data_local_WLAST),
    .I_WSTRB(grp_load_unsigned_char_s_fu_739_m_axi_data_local_WSTRB),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(gmem2_BREADY),
    .I_BRESP(gmem2_BRESP),
    .I_BID(gmem2_BID),
    .I_BUSER(gmem2_BUSER)
);

digitrec_kernel_compute_local_temp_0 #(
    .DataWidth( 64 ),
    .AddressRange( 225 ),
    .AddressWidth( 8 ))
p_01_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_01_address0),
    .ce0(p_01_ce0),
    .we0(p_01_we0),
    .d0(grp_load_unsigned_long_s_fu_721_data_local_0_d0),
    .q0(p_01_q0)
);

digitrec_kernel_compute_local_temp_0 #(
    .DataWidth( 64 ),
    .AddressRange( 225 ),
    .AddressWidth( 8 ))
p_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_1_address0),
    .ce0(p_1_ce0),
    .we0(p_1_we0),
    .d0(grp_load_unsigned_long_s_fu_721_data_local_1_d0),
    .q0(p_1_q0)
);

digitrec_kernel_compute_local_temp_0 #(
    .DataWidth( 64 ),
    .AddressRange( 225 ),
    .AddressWidth( 8 ))
p_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_2_address0),
    .ce0(p_2_ce0),
    .we0(p_2_we0),
    .d0(grp_load_unsigned_long_s_fu_721_data_local_2_d0),
    .q0(p_2_q0)
);

digitrec_kernel_compute_local_temp_0 #(
    .DataWidth( 64 ),
    .AddressRange( 225 ),
    .AddressWidth( 8 ))
p_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_3_address0),
    .ce0(p_3_ce0),
    .we0(p_3_we0),
    .d0(grp_load_unsigned_long_s_fu_721_data_local_3_d0),
    .q0(p_3_q0)
);

digitrec_kernel_compute_local_temp_0 #(
    .DataWidth( 64 ),
    .AddressRange( 225 ),
    .AddressWidth( 8 ))
p_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_4_address0),
    .ce0(p_4_ce0),
    .we0(p_4_we0),
    .d0(grp_load_unsigned_long_s_fu_721_data_local_4_d0),
    .q0(p_4_q0)
);

digitrec_kernel_compute_local_temp_0 #(
    .DataWidth( 64 ),
    .AddressRange( 225 ),
    .AddressWidth( 8 ))
p_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_5_address0),
    .ce0(p_5_ce0),
    .we0(p_5_we0),
    .d0(grp_load_unsigned_long_s_fu_721_data_local_5_d0),
    .q0(p_5_q0)
);

digitrec_kernel_compute_local_temp_0 #(
    .DataWidth( 64 ),
    .AddressRange( 225 ),
    .AddressWidth( 8 ))
p_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_6_address0),
    .ce0(p_6_ce0),
    .we0(p_6_we0),
    .d0(grp_load_unsigned_long_s_fu_721_data_local_6_d0),
    .q0(p_6_q0)
);

digitrec_kernel_compute_local_temp_0 #(
    .DataWidth( 64 ),
    .AddressRange( 225 ),
    .AddressWidth( 8 ))
p_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_7_address0),
    .ce0(p_7_ce0),
    .we0(p_7_we0),
    .d0(grp_load_unsigned_long_s_fu_721_data_local_7_d0),
    .q0(p_7_q0)
);

digitrec_kernel_compute grp_compute_fu_647(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_fu_647_ap_start),
    .ap_done(grp_compute_fu_647_ap_done),
    .ap_idle(grp_compute_fu_647_ap_idle),
    .ap_ready(grp_compute_fu_647_ap_ready),
    .test_image(test_image_read_reg_1910),
    .train_images_0_address0(grp_compute_fu_647_train_images_0_address0),
    .train_images_0_ce0(grp_compute_fu_647_train_images_0_ce0),
    .train_images_0_q0(p_01_q0),
    .train_images_1_address0(grp_compute_fu_647_train_images_1_address0),
    .train_images_1_ce0(grp_compute_fu_647_train_images_1_ce0),
    .train_images_1_q0(p_1_q0),
    .train_images_2_address0(grp_compute_fu_647_train_images_2_address0),
    .train_images_2_ce0(grp_compute_fu_647_train_images_2_ce0),
    .train_images_2_q0(p_2_q0),
    .train_images_3_address0(grp_compute_fu_647_train_images_3_address0),
    .train_images_3_ce0(grp_compute_fu_647_train_images_3_ce0),
    .train_images_3_q0(p_3_q0),
    .train_images_4_address0(grp_compute_fu_647_train_images_4_address0),
    .train_images_4_ce0(grp_compute_fu_647_train_images_4_ce0),
    .train_images_4_q0(p_4_q0),
    .train_images_5_address0(grp_compute_fu_647_train_images_5_address0),
    .train_images_5_ce0(grp_compute_fu_647_train_images_5_ce0),
    .train_images_5_q0(p_5_q0),
    .train_images_6_address0(grp_compute_fu_647_train_images_6_address0),
    .train_images_6_ce0(grp_compute_fu_647_train_images_6_ce0),
    .train_images_6_q0(p_6_q0),
    .train_images_7_address0(grp_compute_fu_647_train_images_7_address0),
    .train_images_7_ce0(grp_compute_fu_647_train_images_7_ce0),
    .train_images_7_q0(p_7_q0),
    .knn_mat_0_0_read(local_knn_mat_0_0_3_reg_613),
    .knn_mat_0_1_read(local_knn_mat_0_1_3_reg_603),
    .knn_mat_0_2_read(local_knn_mat_0_2_3_reg_593),
    .knn_mat_0_3_read(local_knn_mat_0_3_3_reg_583),
    .knn_mat_1_0_read(local_knn_mat_1_0_3_reg_573),
    .knn_mat_1_1_read(local_knn_mat_1_1_3_reg_563),
    .knn_mat_1_2_read(local_knn_mat_1_2_3_reg_553),
    .knn_mat_1_3_read(local_knn_mat_1_3_3_reg_543),
    .knn_mat_2_0_read(local_knn_mat_2_0_3_reg_533),
    .knn_mat_2_1_read(local_knn_mat_2_1_3_reg_523),
    .knn_mat_2_2_read(local_knn_mat_2_2_3_reg_513),
    .knn_mat_2_3_read(local_knn_mat_2_3_3_reg_503),
    .knn_mat_3_0_read(local_knn_mat_3_0_3_reg_493),
    .knn_mat_3_1_read(local_knn_mat_3_1_3_reg_483),
    .knn_mat_3_2_read(local_knn_mat_3_2_3_reg_473),
    .knn_mat_3_3_read(local_knn_mat_3_3_3_reg_463),
    .knn_mat_4_0_read(local_knn_mat_4_0_3_reg_453),
    .knn_mat_4_1_read(local_knn_mat_4_1_3_reg_443),
    .knn_mat_4_2_read(local_knn_mat_4_2_3_reg_433),
    .knn_mat_4_3_read(local_knn_mat_4_3_3_reg_423),
    .knn_mat_5_0_read(local_knn_mat_5_0_3_reg_413),
    .knn_mat_5_1_read(local_knn_mat_5_1_3_reg_403),
    .knn_mat_5_2_read(local_knn_mat_5_2_3_reg_393),
    .knn_mat_5_3_read(local_knn_mat_5_3_3_reg_383),
    .knn_mat_6_0_read(local_knn_mat_6_0_3_reg_373),
    .knn_mat_6_1_read(local_knn_mat_6_1_3_reg_363),
    .knn_mat_6_2_read(local_knn_mat_6_2_3_reg_353),
    .knn_mat_7_0_read(local_knn_mat_7_0_3_reg_343),
    .knn_mat_7_1_read(local_knn_mat_7_1_3_reg_333),
    .knn_mat_7_2_read(local_knn_mat_7_2_3_reg_323),
    .local_num_elements(local_num_elements_reg_2096),
    .ap_return_0(grp_compute_fu_647_ap_return_0),
    .ap_return_1(grp_compute_fu_647_ap_return_1),
    .ap_return_2(grp_compute_fu_647_ap_return_2),
    .ap_return_3(grp_compute_fu_647_ap_return_3),
    .ap_return_4(grp_compute_fu_647_ap_return_4),
    .ap_return_5(grp_compute_fu_647_ap_return_5),
    .ap_return_6(grp_compute_fu_647_ap_return_6),
    .ap_return_7(grp_compute_fu_647_ap_return_7),
    .ap_return_8(grp_compute_fu_647_ap_return_8),
    .ap_return_9(grp_compute_fu_647_ap_return_9),
    .ap_return_10(grp_compute_fu_647_ap_return_10),
    .ap_return_11(grp_compute_fu_647_ap_return_11),
    .ap_return_12(grp_compute_fu_647_ap_return_12),
    .ap_return_13(grp_compute_fu_647_ap_return_13),
    .ap_return_14(grp_compute_fu_647_ap_return_14),
    .ap_return_15(grp_compute_fu_647_ap_return_15),
    .ap_return_16(grp_compute_fu_647_ap_return_16),
    .ap_return_17(grp_compute_fu_647_ap_return_17),
    .ap_return_18(grp_compute_fu_647_ap_return_18),
    .ap_return_19(grp_compute_fu_647_ap_return_19),
    .ap_return_20(grp_compute_fu_647_ap_return_20),
    .ap_return_21(grp_compute_fu_647_ap_return_21),
    .ap_return_22(grp_compute_fu_647_ap_return_22),
    .ap_return_23(grp_compute_fu_647_ap_return_23),
    .ap_return_24(grp_compute_fu_647_ap_return_24),
    .ap_return_25(grp_compute_fu_647_ap_return_25),
    .ap_return_26(grp_compute_fu_647_ap_return_26),
    .ap_return_27(grp_compute_fu_647_ap_return_27),
    .ap_return_28(grp_compute_fu_647_ap_return_28),
    .ap_return_29(grp_compute_fu_647_ap_return_29)
);

digitrec_kernel_load_unsigned_long_s grp_load_unsigned_long_s_fu_721(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_unsigned_long_s_fu_721_ap_start),
    .ap_done(grp_load_unsigned_long_s_fu_721_ap_done),
    .ap_idle(grp_load_unsigned_long_s_fu_721_ap_idle),
    .ap_ready(grp_load_unsigned_long_s_fu_721_ap_ready),
    .m_axi_data_dram_AWVALID(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWVALID),
    .m_axi_data_dram_AWREADY(1'b0),
    .m_axi_data_dram_AWADDR(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWADDR),
    .m_axi_data_dram_AWID(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWID),
    .m_axi_data_dram_AWLEN(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWLEN),
    .m_axi_data_dram_AWSIZE(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWSIZE),
    .m_axi_data_dram_AWBURST(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWBURST),
    .m_axi_data_dram_AWLOCK(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWLOCK),
    .m_axi_data_dram_AWCACHE(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWCACHE),
    .m_axi_data_dram_AWPROT(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWPROT),
    .m_axi_data_dram_AWQOS(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWQOS),
    .m_axi_data_dram_AWREGION(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWREGION),
    .m_axi_data_dram_AWUSER(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_AWUSER),
    .m_axi_data_dram_WVALID(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WVALID),
    .m_axi_data_dram_WREADY(1'b0),
    .m_axi_data_dram_WDATA(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WDATA),
    .m_axi_data_dram_WSTRB(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WSTRB),
    .m_axi_data_dram_WLAST(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WLAST),
    .m_axi_data_dram_WID(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WID),
    .m_axi_data_dram_WUSER(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_WUSER),
    .m_axi_data_dram_ARVALID(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARVALID),
    .m_axi_data_dram_ARREADY(gmem_ARREADY),
    .m_axi_data_dram_ARADDR(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARADDR),
    .m_axi_data_dram_ARID(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARID),
    .m_axi_data_dram_ARLEN(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARLEN),
    .m_axi_data_dram_ARSIZE(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARSIZE),
    .m_axi_data_dram_ARBURST(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARBURST),
    .m_axi_data_dram_ARLOCK(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARLOCK),
    .m_axi_data_dram_ARCACHE(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARCACHE),
    .m_axi_data_dram_ARPROT(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARPROT),
    .m_axi_data_dram_ARQOS(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARQOS),
    .m_axi_data_dram_ARREGION(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARREGION),
    .m_axi_data_dram_ARUSER(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARUSER),
    .m_axi_data_dram_RVALID(gmem_RVALID),
    .m_axi_data_dram_RREADY(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_RREADY),
    .m_axi_data_dram_RDATA(gmem_RDATA),
    .m_axi_data_dram_RLAST(gmem_RLAST),
    .m_axi_data_dram_RID(gmem_RID),
    .m_axi_data_dram_RUSER(gmem_RUSER),
    .m_axi_data_dram_RRESP(gmem_RRESP),
    .m_axi_data_dram_BVALID(1'b0),
    .m_axi_data_dram_BREADY(grp_load_unsigned_long_s_fu_721_m_axi_data_dram_BREADY),
    .m_axi_data_dram_BRESP(2'd0),
    .m_axi_data_dram_BID(1'd0),
    .m_axi_data_dram_BUSER(1'd0),
    .data_dram_offset(train_images1_reg_1915),
    .data_dram_offset1(p_0_rec_reg_635),
    .data_local_0_address0(grp_load_unsigned_long_s_fu_721_data_local_0_address0),
    .data_local_0_ce0(grp_load_unsigned_long_s_fu_721_data_local_0_ce0),
    .data_local_0_we0(grp_load_unsigned_long_s_fu_721_data_local_0_we0),
    .data_local_0_d0(grp_load_unsigned_long_s_fu_721_data_local_0_d0),
    .data_local_1_address0(grp_load_unsigned_long_s_fu_721_data_local_1_address0),
    .data_local_1_ce0(grp_load_unsigned_long_s_fu_721_data_local_1_ce0),
    .data_local_1_we0(grp_load_unsigned_long_s_fu_721_data_local_1_we0),
    .data_local_1_d0(grp_load_unsigned_long_s_fu_721_data_local_1_d0),
    .data_local_2_address0(grp_load_unsigned_long_s_fu_721_data_local_2_address0),
    .data_local_2_ce0(grp_load_unsigned_long_s_fu_721_data_local_2_ce0),
    .data_local_2_we0(grp_load_unsigned_long_s_fu_721_data_local_2_we0),
    .data_local_2_d0(grp_load_unsigned_long_s_fu_721_data_local_2_d0),
    .data_local_3_address0(grp_load_unsigned_long_s_fu_721_data_local_3_address0),
    .data_local_3_ce0(grp_load_unsigned_long_s_fu_721_data_local_3_ce0),
    .data_local_3_we0(grp_load_unsigned_long_s_fu_721_data_local_3_we0),
    .data_local_3_d0(grp_load_unsigned_long_s_fu_721_data_local_3_d0),
    .data_local_4_address0(grp_load_unsigned_long_s_fu_721_data_local_4_address0),
    .data_local_4_ce0(grp_load_unsigned_long_s_fu_721_data_local_4_ce0),
    .data_local_4_we0(grp_load_unsigned_long_s_fu_721_data_local_4_we0),
    .data_local_4_d0(grp_load_unsigned_long_s_fu_721_data_local_4_d0),
    .data_local_5_address0(grp_load_unsigned_long_s_fu_721_data_local_5_address0),
    .data_local_5_ce0(grp_load_unsigned_long_s_fu_721_data_local_5_ce0),
    .data_local_5_we0(grp_load_unsigned_long_s_fu_721_data_local_5_we0),
    .data_local_5_d0(grp_load_unsigned_long_s_fu_721_data_local_5_d0),
    .data_local_6_address0(grp_load_unsigned_long_s_fu_721_data_local_6_address0),
    .data_local_6_ce0(grp_load_unsigned_long_s_fu_721_data_local_6_ce0),
    .data_local_6_we0(grp_load_unsigned_long_s_fu_721_data_local_6_we0),
    .data_local_6_d0(grp_load_unsigned_long_s_fu_721_data_local_6_d0),
    .data_local_7_address0(grp_load_unsigned_long_s_fu_721_data_local_7_address0),
    .data_local_7_ce0(grp_load_unsigned_long_s_fu_721_data_local_7_ce0),
    .data_local_7_we0(grp_load_unsigned_long_s_fu_721_data_local_7_we0),
    .data_local_7_d0(grp_load_unsigned_long_s_fu_721_data_local_7_d0),
    .num_elem(local_num_elements_reg_2096)
);

digitrec_kernel_load_unsigned_char_s grp_load_unsigned_char_s_fu_739(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_unsigned_char_s_fu_739_ap_start),
    .ap_done(grp_load_unsigned_char_s_fu_739_ap_done),
    .ap_idle(grp_load_unsigned_char_s_fu_739_ap_idle),
    .ap_ready(grp_load_unsigned_char_s_fu_739_ap_ready),
    .p_read(local_knn_mat_0_0_reg_2107),
    .p_read4(local_knn_mat_1_0_reg_2128),
    .p_read8(local_knn_mat_2_0_reg_2149),
    .p_read27(local_knn_mat_7_0_reg_2245),
    .m_axi_data_local_AWVALID(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWVALID),
    .m_axi_data_local_AWREADY(gmem2_AWREADY),
    .m_axi_data_local_AWADDR(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWADDR),
    .m_axi_data_local_AWID(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWID),
    .m_axi_data_local_AWLEN(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWLEN),
    .m_axi_data_local_AWSIZE(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWSIZE),
    .m_axi_data_local_AWBURST(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWBURST),
    .m_axi_data_local_AWLOCK(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWLOCK),
    .m_axi_data_local_AWCACHE(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWCACHE),
    .m_axi_data_local_AWPROT(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWPROT),
    .m_axi_data_local_AWQOS(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWQOS),
    .m_axi_data_local_AWREGION(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWREGION),
    .m_axi_data_local_AWUSER(grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWUSER),
    .m_axi_data_local_WVALID(grp_load_unsigned_char_s_fu_739_m_axi_data_local_WVALID),
    .m_axi_data_local_WREADY(gmem2_WREADY),
    .m_axi_data_local_WDATA(grp_load_unsigned_char_s_fu_739_m_axi_data_local_WDATA),
    .m_axi_data_local_WSTRB(grp_load_unsigned_char_s_fu_739_m_axi_data_local_WSTRB),
    .m_axi_data_local_WLAST(grp_load_unsigned_char_s_fu_739_m_axi_data_local_WLAST),
    .m_axi_data_local_WID(grp_load_unsigned_char_s_fu_739_m_axi_data_local_WID),
    .m_axi_data_local_WUSER(grp_load_unsigned_char_s_fu_739_m_axi_data_local_WUSER),
    .m_axi_data_local_ARVALID(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARVALID),
    .m_axi_data_local_ARREADY(1'b0),
    .m_axi_data_local_ARADDR(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARADDR),
    .m_axi_data_local_ARID(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARID),
    .m_axi_data_local_ARLEN(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARLEN),
    .m_axi_data_local_ARSIZE(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARSIZE),
    .m_axi_data_local_ARBURST(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARBURST),
    .m_axi_data_local_ARLOCK(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARLOCK),
    .m_axi_data_local_ARCACHE(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARCACHE),
    .m_axi_data_local_ARPROT(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARPROT),
    .m_axi_data_local_ARQOS(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARQOS),
    .m_axi_data_local_ARREGION(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARREGION),
    .m_axi_data_local_ARUSER(grp_load_unsigned_char_s_fu_739_m_axi_data_local_ARUSER),
    .m_axi_data_local_RVALID(1'b0),
    .m_axi_data_local_RREADY(grp_load_unsigned_char_s_fu_739_m_axi_data_local_RREADY),
    .m_axi_data_local_RDATA(8'd0),
    .m_axi_data_local_RLAST(1'b0),
    .m_axi_data_local_RID(1'd0),
    .m_axi_data_local_RUSER(1'd0),
    .m_axi_data_local_RRESP(2'd0),
    .m_axi_data_local_BVALID(gmem2_BVALID),
    .m_axi_data_local_BREADY(grp_load_unsigned_char_s_fu_739_m_axi_data_local_BREADY),
    .m_axi_data_local_BRESP(gmem2_BRESP),
    .m_axi_data_local_BID(gmem2_BID),
    .m_axi_data_local_BUSER(gmem2_BUSER),
    .data_local_offset(knn_mat_read_reg_1905),
    .data_local_offset1(p_01_rec_reg_623)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U146(
    .din0(8'd50),
    .din1(local_knn_mat_6_0_1_fu_216),
    .din2(local_knn_mat_6_0_1_fu_216),
    .din3(local_knn_mat_6_0_1_fu_216),
    .din4(local_knn_mat_6_0_4_fu_982_p5),
    .dout(local_knn_mat_6_0_4_fu_982_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U147(
    .din0(local_knn_mat_6_1_1_fu_220),
    .din1(8'd50),
    .din2(local_knn_mat_6_1_1_fu_220),
    .din3(local_knn_mat_6_1_1_fu_220),
    .din4(local_knn_mat_6_1_4_fu_996_p5),
    .dout(local_knn_mat_6_1_4_fu_996_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U148(
    .din0(local_knn_mat_6_2_1_fu_224),
    .din1(local_knn_mat_6_2_1_fu_224),
    .din2(8'd50),
    .din3(8'd50),
    .din4(local_knn_mat_6_2_4_fu_1010_p5),
    .dout(local_knn_mat_6_2_4_fu_1010_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U149(
    .din0(8'd50),
    .din1(local_knn_mat_5_0_1_fu_200),
    .din2(local_knn_mat_5_0_1_fu_200),
    .din3(local_knn_mat_5_0_1_fu_200),
    .din4(local_knn_mat_5_0_4_fu_1039_p5),
    .dout(local_knn_mat_5_0_4_fu_1039_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U150(
    .din0(local_knn_mat_5_1_1_fu_204),
    .din1(8'd50),
    .din2(local_knn_mat_5_1_1_fu_204),
    .din3(local_knn_mat_5_1_1_fu_204),
    .din4(local_knn_mat_5_1_4_fu_1053_p5),
    .dout(local_knn_mat_5_1_4_fu_1053_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U151(
    .din0(local_knn_mat_5_2_1_fu_208),
    .din1(local_knn_mat_5_2_1_fu_208),
    .din2(8'd50),
    .din3(local_knn_mat_5_2_1_fu_208),
    .din4(local_knn_mat_5_2_4_fu_1067_p5),
    .dout(local_knn_mat_5_2_4_fu_1067_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U152(
    .din0(local_knn_mat_5_3_1_fu_212),
    .din1(local_knn_mat_5_3_1_fu_212),
    .din2(local_knn_mat_5_3_1_fu_212),
    .din3(8'd50),
    .din4(local_knn_mat_5_3_4_fu_1081_p5),
    .dout(local_knn_mat_5_3_4_fu_1081_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U153(
    .din0(8'd50),
    .din1(local_knn_mat_4_0_1_fu_184),
    .din2(local_knn_mat_4_0_1_fu_184),
    .din3(local_knn_mat_4_0_1_fu_184),
    .din4(local_knn_mat_4_0_4_fu_1115_p5),
    .dout(local_knn_mat_4_0_4_fu_1115_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U154(
    .din0(local_knn_mat_4_1_1_fu_188),
    .din1(8'd50),
    .din2(local_knn_mat_4_1_1_fu_188),
    .din3(local_knn_mat_4_1_1_fu_188),
    .din4(local_knn_mat_4_1_4_fu_1129_p5),
    .dout(local_knn_mat_4_1_4_fu_1129_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U155(
    .din0(local_knn_mat_4_2_1_fu_192),
    .din1(local_knn_mat_4_2_1_fu_192),
    .din2(8'd50),
    .din3(local_knn_mat_4_2_1_fu_192),
    .din4(local_knn_mat_4_2_4_fu_1143_p5),
    .dout(local_knn_mat_4_2_4_fu_1143_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U156(
    .din0(local_knn_mat_4_3_1_fu_196),
    .din1(local_knn_mat_4_3_1_fu_196),
    .din2(local_knn_mat_4_3_1_fu_196),
    .din3(8'd50),
    .din4(local_knn_mat_4_3_4_fu_1157_p5),
    .dout(local_knn_mat_4_3_4_fu_1157_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U157(
    .din0(8'd50),
    .din1(local_knn_mat_3_0_1_fu_168),
    .din2(local_knn_mat_3_0_1_fu_168),
    .din3(local_knn_mat_3_0_1_fu_168),
    .din4(local_knn_mat_3_0_4_fu_1191_p5),
    .dout(local_knn_mat_3_0_4_fu_1191_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U158(
    .din0(local_knn_mat_3_1_1_fu_172),
    .din1(8'd50),
    .din2(local_knn_mat_3_1_1_fu_172),
    .din3(local_knn_mat_3_1_1_fu_172),
    .din4(local_knn_mat_3_1_4_fu_1205_p5),
    .dout(local_knn_mat_3_1_4_fu_1205_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U159(
    .din0(local_knn_mat_3_2_1_fu_176),
    .din1(local_knn_mat_3_2_1_fu_176),
    .din2(8'd50),
    .din3(local_knn_mat_3_2_1_fu_176),
    .din4(local_knn_mat_3_2_4_fu_1219_p5),
    .dout(local_knn_mat_3_2_4_fu_1219_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U160(
    .din0(local_knn_mat_3_3_1_fu_180),
    .din1(local_knn_mat_3_3_1_fu_180),
    .din2(local_knn_mat_3_3_1_fu_180),
    .din3(8'd50),
    .din4(local_knn_mat_3_3_4_fu_1233_p5),
    .dout(local_knn_mat_3_3_4_fu_1233_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U161(
    .din0(8'd50),
    .din1(local_knn_mat_2_0_1_fu_152),
    .din2(local_knn_mat_2_0_1_fu_152),
    .din3(local_knn_mat_2_0_1_fu_152),
    .din4(local_knn_mat_2_0_4_fu_1267_p5),
    .dout(local_knn_mat_2_0_4_fu_1267_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U162(
    .din0(local_knn_mat_2_1_1_fu_156),
    .din1(8'd50),
    .din2(local_knn_mat_2_1_1_fu_156),
    .din3(local_knn_mat_2_1_1_fu_156),
    .din4(local_knn_mat_2_1_4_fu_1281_p5),
    .dout(local_knn_mat_2_1_4_fu_1281_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U163(
    .din0(local_knn_mat_2_2_1_fu_160),
    .din1(local_knn_mat_2_2_1_fu_160),
    .din2(8'd50),
    .din3(local_knn_mat_2_2_1_fu_160),
    .din4(local_knn_mat_2_2_4_fu_1295_p5),
    .dout(local_knn_mat_2_2_4_fu_1295_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U164(
    .din0(local_knn_mat_2_3_1_fu_164),
    .din1(local_knn_mat_2_3_1_fu_164),
    .din2(local_knn_mat_2_3_1_fu_164),
    .din3(8'd50),
    .din4(local_knn_mat_2_3_4_fu_1309_p5),
    .dout(local_knn_mat_2_3_4_fu_1309_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U165(
    .din0(8'd50),
    .din1(local_knn_mat_1_0_1_fu_136),
    .din2(local_knn_mat_1_0_1_fu_136),
    .din3(local_knn_mat_1_0_1_fu_136),
    .din4(local_knn_mat_1_0_4_fu_1343_p5),
    .dout(local_knn_mat_1_0_4_fu_1343_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U166(
    .din0(local_knn_mat_1_1_1_fu_140),
    .din1(8'd50),
    .din2(local_knn_mat_1_1_1_fu_140),
    .din3(local_knn_mat_1_1_1_fu_140),
    .din4(local_knn_mat_1_1_4_fu_1357_p5),
    .dout(local_knn_mat_1_1_4_fu_1357_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U167(
    .din0(local_knn_mat_1_2_1_fu_144),
    .din1(local_knn_mat_1_2_1_fu_144),
    .din2(8'd50),
    .din3(local_knn_mat_1_2_1_fu_144),
    .din4(local_knn_mat_1_2_4_fu_1371_p5),
    .dout(local_knn_mat_1_2_4_fu_1371_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U168(
    .din0(local_knn_mat_1_3_1_fu_148),
    .din1(local_knn_mat_1_3_1_fu_148),
    .din2(local_knn_mat_1_3_1_fu_148),
    .din3(8'd50),
    .din4(local_knn_mat_1_3_4_fu_1385_p5),
    .dout(local_knn_mat_1_3_4_fu_1385_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U169(
    .din0(8'd50),
    .din1(local_knn_mat_0_0_1_fu_120),
    .din2(local_knn_mat_0_0_1_fu_120),
    .din3(local_knn_mat_0_0_1_fu_120),
    .din4(local_knn_mat_0_0_4_fu_1419_p5),
    .dout(local_knn_mat_0_0_4_fu_1419_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U170(
    .din0(local_knn_mat_0_1_1_fu_124),
    .din1(8'd50),
    .din2(local_knn_mat_0_1_1_fu_124),
    .din3(local_knn_mat_0_1_1_fu_124),
    .din4(local_knn_mat_0_1_4_fu_1433_p5),
    .dout(local_knn_mat_0_1_4_fu_1433_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U171(
    .din0(local_knn_mat_0_2_1_fu_128),
    .din1(local_knn_mat_0_2_1_fu_128),
    .din2(8'd50),
    .din3(local_knn_mat_0_2_1_fu_128),
    .din4(local_knn_mat_0_2_4_fu_1447_p5),
    .dout(local_knn_mat_0_2_4_fu_1447_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U172(
    .din0(local_knn_mat_0_3_1_fu_132),
    .din1(local_knn_mat_0_3_1_fu_132),
    .din2(local_knn_mat_0_3_1_fu_132),
    .din3(8'd50),
    .din4(local_knn_mat_0_3_4_fu_1461_p5),
    .dout(local_knn_mat_0_3_4_fu_1461_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U173(
    .din0(8'd50),
    .din1(local_knn_mat_7_0_1_fu_228),
    .din2(local_knn_mat_7_0_1_fu_228),
    .din3(local_knn_mat_7_0_1_fu_228),
    .din4(local_knn_mat_7_0_4_fu_1495_p5),
    .dout(local_knn_mat_7_0_4_fu_1495_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U174(
    .din0(local_knn_mat_7_1_1_fu_232),
    .din1(8'd50),
    .din2(local_knn_mat_7_1_1_fu_232),
    .din3(local_knn_mat_7_1_1_fu_232),
    .din4(local_knn_mat_7_1_4_fu_1509_p5),
    .dout(local_knn_mat_7_1_4_fu_1509_p6)
);

digitrec_kernel_digitrec_kernel_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
digitrec_kernel_mux_42_8_1_1_U175(
    .din0(local_knn_mat_7_2_1_fu_236),
    .din1(local_knn_mat_7_2_1_fu_236),
    .din2(8'd50),
    .din3(8'd50),
    .din4(local_knn_mat_7_2_4_fu_1523_p5),
    .dout(local_knn_mat_7_2_4_fu_1523_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_fu_647_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_compute_fu_647_ap_start_reg <= 1'b1;
        end else if ((grp_compute_fu_647_ap_ready == 1'b1)) begin
            grp_compute_fu_647_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_unsigned_char_s_fu_739_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_compute_fu_647_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_load_unsigned_char_s_fu_739_ap_start_reg <= 1'b1;
        end else if ((grp_load_unsigned_char_s_fu_739_ap_ready == 1'b1)) begin
            grp_load_unsigned_char_s_fu_739_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_unsigned_long_s_fu_721_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_s_fu_1558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_load_unsigned_long_s_fu_721_ap_start_reg <= 1'b1;
        end else if ((grp_load_unsigned_long_s_fu_721_ap_ready == 1'b1)) begin
            grp_load_unsigned_long_s_fu_721_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_874_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_290 <= indvar_flatten_next_fu_880_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_290 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_0_0_3_reg_613 <= local_knn_mat_0_0_1_load_reg_1920;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_0_0_3_reg_613 <= local_knn_mat_0_0_reg_2107;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_0_1_3_reg_603 <= local_knn_mat_0_1_1_load_reg_1925;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_0_1_3_reg_603 <= local_knn_mat_0_1_reg_2113;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_0_2_3_reg_593 <= local_knn_mat_0_2_1_load_reg_1930;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_0_2_3_reg_593 <= local_knn_mat_0_2_reg_2118;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_0_3_3_reg_583 <= local_knn_mat_0_3_1_load_reg_1935;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_0_3_3_reg_583 <= local_knn_mat_0_3_reg_2123;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_1_0_3_reg_573 <= local_knn_mat_1_0_1_load_reg_1940;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_1_0_3_reg_573 <= local_knn_mat_1_0_reg_2128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_1_1_3_reg_563 <= local_knn_mat_1_1_1_load_reg_1945;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_1_1_3_reg_563 <= local_knn_mat_1_1_reg_2134;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_1_2_3_reg_553 <= local_knn_mat_1_2_1_load_reg_1950;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_1_2_3_reg_553 <= local_knn_mat_1_2_reg_2139;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_1_3_3_reg_543 <= local_knn_mat_1_3_1_load_reg_1955;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_1_3_3_reg_543 <= local_knn_mat_1_3_reg_2144;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_2_0_3_reg_533 <= local_knn_mat_2_0_1_load_reg_1960;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_2_0_3_reg_533 <= local_knn_mat_2_0_reg_2149;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_2_1_3_reg_523 <= local_knn_mat_2_1_1_load_reg_1965;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_2_1_3_reg_523 <= local_knn_mat_2_1_reg_2155;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_2_2_3_reg_513 <= local_knn_mat_2_2_1_load_reg_1970;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_2_2_3_reg_513 <= local_knn_mat_2_2_reg_2160;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_2_3_3_reg_503 <= local_knn_mat_2_3_1_load_reg_1975;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_2_3_3_reg_503 <= local_knn_mat_2_3_reg_2165;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_3_0_3_reg_493 <= local_knn_mat_3_0_1_load_reg_1980;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_3_0_3_reg_493 <= local_knn_mat_3_0_reg_2170;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_3_1_3_reg_483 <= local_knn_mat_3_1_1_load_reg_1985;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_3_1_3_reg_483 <= local_knn_mat_3_1_reg_2175;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_3_2_3_reg_473 <= local_knn_mat_3_2_1_load_reg_1990;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_3_2_3_reg_473 <= local_knn_mat_3_2_reg_2180;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_3_3_3_reg_463 <= local_knn_mat_3_3_1_load_reg_1995;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_3_3_3_reg_463 <= local_knn_mat_3_3_reg_2185;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_4_0_3_reg_453 <= local_knn_mat_4_0_1_load_reg_2000;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_4_0_3_reg_453 <= local_knn_mat_4_0_reg_2190;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_4_1_3_reg_443 <= local_knn_mat_4_1_1_load_reg_2005;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_4_1_3_reg_443 <= local_knn_mat_4_1_reg_2195;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_4_2_3_reg_433 <= local_knn_mat_4_2_1_load_reg_2010;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_4_2_3_reg_433 <= local_knn_mat_4_2_reg_2200;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_4_3_3_reg_423 <= local_knn_mat_4_3_1_load_reg_2015;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_4_3_3_reg_423 <= local_knn_mat_4_3_reg_2205;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_5_0_3_reg_413 <= local_knn_mat_5_0_1_load_reg_2020;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_5_0_3_reg_413 <= local_knn_mat_5_0_reg_2210;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_5_1_3_reg_403 <= local_knn_mat_5_1_1_load_reg_2025;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_5_1_3_reg_403 <= local_knn_mat_5_1_reg_2215;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_5_2_3_reg_393 <= local_knn_mat_5_2_1_load_reg_2030;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_5_2_3_reg_393 <= local_knn_mat_5_2_reg_2220;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_5_3_3_reg_383 <= local_knn_mat_5_3_1_load_reg_2035;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_5_3_3_reg_383 <= local_knn_mat_5_3_reg_2225;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_6_0_3_reg_373 <= local_knn_mat_6_0_1_load_reg_2040;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_6_0_3_reg_373 <= local_knn_mat_6_0_reg_2230;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_6_1_3_reg_363 <= local_knn_mat_6_1_1_load_reg_2045;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_6_1_3_reg_363 <= local_knn_mat_6_1_reg_2235;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_6_2_3_reg_353 <= local_knn_mat_6_2_1_load_reg_2050;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_6_2_3_reg_353 <= local_knn_mat_6_2_reg_2240;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_7_0_3_reg_343 <= local_knn_mat_7_0_1_load_reg_2055;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_7_0_3_reg_343 <= local_knn_mat_7_0_reg_2245;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_7_1_3_reg_333 <= local_knn_mat_7_1_1_load_reg_2060;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_7_1_3_reg_333 <= local_knn_mat_7_1_reg_2251;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        local_knn_mat_7_2_3_reg_323 <= local_knn_mat_7_2_1_load_reg_2065;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_knn_mat_7_2_3_reg_323 <= local_knn_mat_7_2_reg_2256;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_01_rec_reg_623 <= 5'd0;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_01_rec_reg_623 <= p_rec_reg_2261;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_0_rec_reg_635 <= 15'd0;
    end else if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_0_rec_reg_635 <= i_reg_2102;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_874_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_reg_301 <= x_mid2_fu_944_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        x_reg_301 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_874_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_reg_312 <= y_1_fu_1552_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        y_reg_312 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_1558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        i_reg_2102 <= i_fu_1589_p2;
        local_num_elements_reg_2096 <= local_num_elements_fu_1580_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        knn_mat_read_reg_1905 <= knn_mat;
        test_image_read_reg_1910 <= test_image;
        train_images1_reg_1915 <= {{train_images[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_trunc_fu_966_p2 == 3'd0) & (exitcond_flatten_fu_874_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_knn_mat_0_0_1_fu_120 <= local_knn_mat_0_0_4_fu_1419_p6;
        local_knn_mat_0_1_1_fu_124 <= local_knn_mat_0_1_4_fu_1433_p6;
        local_knn_mat_0_2_1_fu_128 <= local_knn_mat_0_2_4_fu_1447_p6;
        local_knn_mat_0_3_1_fu_132 <= local_knn_mat_0_3_4_fu_1461_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_knn_mat_0_0_1_load_reg_1920 <= local_knn_mat_0_0_1_fu_120;
        local_knn_mat_0_1_1_load_reg_1925 <= local_knn_mat_0_1_1_fu_124;
        local_knn_mat_0_2_1_load_reg_1930 <= local_knn_mat_0_2_1_fu_128;
        local_knn_mat_0_3_1_load_reg_1935 <= local_knn_mat_0_3_1_fu_132;
        local_knn_mat_1_0_1_load_reg_1940 <= local_knn_mat_1_0_1_fu_136;
        local_knn_mat_1_1_1_load_reg_1945 <= local_knn_mat_1_1_1_fu_140;
        local_knn_mat_1_2_1_load_reg_1950 <= local_knn_mat_1_2_1_fu_144;
        local_knn_mat_1_3_1_load_reg_1955 <= local_knn_mat_1_3_1_fu_148;
        local_knn_mat_2_0_1_load_reg_1960 <= local_knn_mat_2_0_1_fu_152;
        local_knn_mat_2_1_1_load_reg_1965 <= local_knn_mat_2_1_1_fu_156;
        local_knn_mat_2_2_1_load_reg_1970 <= local_knn_mat_2_2_1_fu_160;
        local_knn_mat_2_3_1_load_reg_1975 <= local_knn_mat_2_3_1_fu_164;
        local_knn_mat_3_0_1_load_reg_1980 <= local_knn_mat_3_0_1_fu_168;
        local_knn_mat_3_1_1_load_reg_1985 <= local_knn_mat_3_1_1_fu_172;
        local_knn_mat_3_2_1_load_reg_1990 <= local_knn_mat_3_2_1_fu_176;
        local_knn_mat_3_3_1_load_reg_1995 <= local_knn_mat_3_3_1_fu_180;
        local_knn_mat_4_0_1_load_reg_2000 <= local_knn_mat_4_0_1_fu_184;
        local_knn_mat_4_1_1_load_reg_2005 <= local_knn_mat_4_1_1_fu_188;
        local_knn_mat_4_2_1_load_reg_2010 <= local_knn_mat_4_2_1_fu_192;
        local_knn_mat_4_3_1_load_reg_2015 <= local_knn_mat_4_3_1_fu_196;
        local_knn_mat_5_0_1_load_reg_2020 <= local_knn_mat_5_0_1_fu_200;
        local_knn_mat_5_1_1_load_reg_2025 <= local_knn_mat_5_1_1_fu_204;
        local_knn_mat_5_2_1_load_reg_2030 <= local_knn_mat_5_2_1_fu_208;
        local_knn_mat_5_3_1_load_reg_2035 <= local_knn_mat_5_3_1_fu_212;
        local_knn_mat_6_0_1_load_reg_2040 <= local_knn_mat_6_0_1_fu_216;
        local_knn_mat_6_1_1_load_reg_2045 <= local_knn_mat_6_1_1_fu_220;
        local_knn_mat_6_2_1_load_reg_2050 <= local_knn_mat_6_2_1_fu_224;
        local_knn_mat_7_0_1_load_reg_2055 <= local_knn_mat_7_0_1_fu_228;
        local_knn_mat_7_1_1_load_reg_2060 <= local_knn_mat_7_1_1_fu_232;
        local_knn_mat_7_2_1_load_reg_2065 <= local_knn_mat_7_2_1_fu_236;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_compute_fu_647_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        local_knn_mat_0_0_reg_2107 <= grp_compute_fu_647_ap_return_0;
        local_knn_mat_0_1_reg_2113 <= grp_compute_fu_647_ap_return_1;
        local_knn_mat_0_2_reg_2118 <= grp_compute_fu_647_ap_return_2;
        local_knn_mat_0_3_reg_2123 <= grp_compute_fu_647_ap_return_3;
        local_knn_mat_1_0_reg_2128 <= grp_compute_fu_647_ap_return_4;
        local_knn_mat_1_1_reg_2134 <= grp_compute_fu_647_ap_return_5;
        local_knn_mat_1_2_reg_2139 <= grp_compute_fu_647_ap_return_6;
        local_knn_mat_1_3_reg_2144 <= grp_compute_fu_647_ap_return_7;
        local_knn_mat_2_0_reg_2149 <= grp_compute_fu_647_ap_return_8;
        local_knn_mat_2_1_reg_2155 <= grp_compute_fu_647_ap_return_9;
        local_knn_mat_2_2_reg_2160 <= grp_compute_fu_647_ap_return_10;
        local_knn_mat_2_3_reg_2165 <= grp_compute_fu_647_ap_return_11;
        local_knn_mat_3_0_reg_2170 <= grp_compute_fu_647_ap_return_12;
        local_knn_mat_3_1_reg_2175 <= grp_compute_fu_647_ap_return_13;
        local_knn_mat_3_2_reg_2180 <= grp_compute_fu_647_ap_return_14;
        local_knn_mat_3_3_reg_2185 <= grp_compute_fu_647_ap_return_15;
        local_knn_mat_4_0_reg_2190 <= grp_compute_fu_647_ap_return_16;
        local_knn_mat_4_1_reg_2195 <= grp_compute_fu_647_ap_return_17;
        local_knn_mat_4_2_reg_2200 <= grp_compute_fu_647_ap_return_18;
        local_knn_mat_4_3_reg_2205 <= grp_compute_fu_647_ap_return_19;
        local_knn_mat_5_0_reg_2210 <= grp_compute_fu_647_ap_return_20;
        local_knn_mat_5_1_reg_2215 <= grp_compute_fu_647_ap_return_21;
        local_knn_mat_5_2_reg_2220 <= grp_compute_fu_647_ap_return_22;
        local_knn_mat_5_3_reg_2225 <= grp_compute_fu_647_ap_return_23;
        local_knn_mat_6_0_reg_2230 <= grp_compute_fu_647_ap_return_24;
        local_knn_mat_6_1_reg_2235 <= grp_compute_fu_647_ap_return_25;
        local_knn_mat_6_2_reg_2240 <= grp_compute_fu_647_ap_return_26;
        local_knn_mat_7_0_reg_2245 <= grp_compute_fu_647_ap_return_27;
        local_knn_mat_7_1_reg_2251 <= grp_compute_fu_647_ap_return_28;
        local_knn_mat_7_2_reg_2256 <= grp_compute_fu_647_ap_return_29;
        p_rec_reg_2261 <= p_rec_fu_1719_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_trunc_fu_966_p2 == 3'd1) & (exitcond_flatten_fu_874_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_knn_mat_1_0_1_fu_136 <= local_knn_mat_1_0_4_fu_1343_p6;
        local_knn_mat_1_1_1_fu_140 <= local_knn_mat_1_1_4_fu_1357_p6;
        local_knn_mat_1_2_1_fu_144 <= local_knn_mat_1_2_4_fu_1371_p6;
        local_knn_mat_1_3_1_fu_148 <= local_knn_mat_1_3_4_fu_1385_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_trunc_fu_966_p2 == 3'd2) & (exitcond_flatten_fu_874_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_knn_mat_2_0_1_fu_152 <= local_knn_mat_2_0_4_fu_1267_p6;
        local_knn_mat_2_1_1_fu_156 <= local_knn_mat_2_1_4_fu_1281_p6;
        local_knn_mat_2_2_1_fu_160 <= local_knn_mat_2_2_4_fu_1295_p6;
        local_knn_mat_2_3_1_fu_164 <= local_knn_mat_2_3_4_fu_1309_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_trunc_fu_966_p2 == 3'd3) & (exitcond_flatten_fu_874_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_knn_mat_3_0_1_fu_168 <= local_knn_mat_3_0_4_fu_1191_p6;
        local_knn_mat_3_1_1_fu_172 <= local_knn_mat_3_1_4_fu_1205_p6;
        local_knn_mat_3_2_1_fu_176 <= local_knn_mat_3_2_4_fu_1219_p6;
        local_knn_mat_3_3_1_fu_180 <= local_knn_mat_3_3_4_fu_1233_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_trunc_fu_966_p2 == 3'd4) & (exitcond_flatten_fu_874_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_knn_mat_4_0_1_fu_184 <= local_knn_mat_4_0_4_fu_1115_p6;
        local_knn_mat_4_1_1_fu_188 <= local_knn_mat_4_1_4_fu_1129_p6;
        local_knn_mat_4_2_1_fu_192 <= local_knn_mat_4_2_4_fu_1143_p6;
        local_knn_mat_4_3_1_fu_196 <= local_knn_mat_4_3_4_fu_1157_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_trunc_fu_966_p2 == 3'd5) & (exitcond_flatten_fu_874_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_knn_mat_5_0_1_fu_200 <= local_knn_mat_5_0_4_fu_1039_p6;
        local_knn_mat_5_1_1_fu_204 <= local_knn_mat_5_1_4_fu_1053_p6;
        local_knn_mat_5_2_1_fu_208 <= local_knn_mat_5_2_4_fu_1067_p6;
        local_knn_mat_5_3_1_fu_212 <= local_knn_mat_5_3_4_fu_1081_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_trunc_fu_966_p2 == 3'd6) & (exitcond_flatten_fu_874_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_knn_mat_6_0_1_fu_216 <= local_knn_mat_6_0_4_fu_982_p6;
        local_knn_mat_6_1_1_fu_220 <= local_knn_mat_6_1_4_fu_996_p6;
        local_knn_mat_6_2_1_fu_224 <= local_knn_mat_6_2_4_fu_1010_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_trunc_fu_966_p2 == 3'd7) & (exitcond_flatten_fu_874_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_knn_mat_7_0_1_fu_228 <= local_knn_mat_7_0_4_fu_1495_p6;
        local_knn_mat_7_1_1_fu_232 <= local_knn_mat_7_1_4_fu_1509_p6;
        local_knn_mat_7_2_1_fu_236 <= local_knn_mat_7_2_4_fu_1523_p6;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_874_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_fu_1558_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_fu_1558_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem2_AWVALID = grp_load_unsigned_char_s_fu_739_m_axi_data_local_AWVALID;
    end else begin
        gmem2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem2_BREADY = grp_load_unsigned_char_s_fu_739_m_axi_data_local_BREADY;
    end else begin
        gmem2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        gmem2_WVALID = grp_load_unsigned_char_s_fu_739_m_axi_data_local_WVALID;
    end else begin
        gmem2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((tmp_s_fu_1558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        gmem_ARVALID = grp_load_unsigned_long_s_fu_721_m_axi_data_dram_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((tmp_s_fu_1558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        gmem_RREADY = grp_load_unsigned_long_s_fu_721_m_axi_data_dram_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_01_address0 = grp_load_unsigned_long_s_fu_721_data_local_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_01_address0 = grp_compute_fu_647_train_images_0_address0;
    end else begin
        p_01_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_01_ce0 = grp_load_unsigned_long_s_fu_721_data_local_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_01_ce0 = grp_compute_fu_647_train_images_0_ce0;
    end else begin
        p_01_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_01_we0 = grp_load_unsigned_long_s_fu_721_data_local_0_we0;
    end else begin
        p_01_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_1_address0 = grp_load_unsigned_long_s_fu_721_data_local_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_1_address0 = grp_compute_fu_647_train_images_1_address0;
    end else begin
        p_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_1_ce0 = grp_load_unsigned_long_s_fu_721_data_local_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_1_ce0 = grp_compute_fu_647_train_images_1_ce0;
    end else begin
        p_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_1_we0 = grp_load_unsigned_long_s_fu_721_data_local_1_we0;
    end else begin
        p_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_2_address0 = grp_load_unsigned_long_s_fu_721_data_local_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_2_address0 = grp_compute_fu_647_train_images_2_address0;
    end else begin
        p_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_2_ce0 = grp_load_unsigned_long_s_fu_721_data_local_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_2_ce0 = grp_compute_fu_647_train_images_2_ce0;
    end else begin
        p_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_2_we0 = grp_load_unsigned_long_s_fu_721_data_local_2_we0;
    end else begin
        p_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_3_address0 = grp_load_unsigned_long_s_fu_721_data_local_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_3_address0 = grp_compute_fu_647_train_images_3_address0;
    end else begin
        p_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_3_ce0 = grp_load_unsigned_long_s_fu_721_data_local_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_3_ce0 = grp_compute_fu_647_train_images_3_ce0;
    end else begin
        p_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_3_we0 = grp_load_unsigned_long_s_fu_721_data_local_3_we0;
    end else begin
        p_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_4_address0 = grp_load_unsigned_long_s_fu_721_data_local_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_4_address0 = grp_compute_fu_647_train_images_4_address0;
    end else begin
        p_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_4_ce0 = grp_load_unsigned_long_s_fu_721_data_local_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_4_ce0 = grp_compute_fu_647_train_images_4_ce0;
    end else begin
        p_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_4_we0 = grp_load_unsigned_long_s_fu_721_data_local_4_we0;
    end else begin
        p_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_5_address0 = grp_load_unsigned_long_s_fu_721_data_local_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_5_address0 = grp_compute_fu_647_train_images_5_address0;
    end else begin
        p_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_5_ce0 = grp_load_unsigned_long_s_fu_721_data_local_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_5_ce0 = grp_compute_fu_647_train_images_5_ce0;
    end else begin
        p_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_5_we0 = grp_load_unsigned_long_s_fu_721_data_local_5_we0;
    end else begin
        p_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_6_address0 = grp_load_unsigned_long_s_fu_721_data_local_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_6_address0 = grp_compute_fu_647_train_images_6_address0;
    end else begin
        p_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_6_ce0 = grp_load_unsigned_long_s_fu_721_data_local_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_6_ce0 = grp_compute_fu_647_train_images_6_ce0;
    end else begin
        p_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_6_we0 = grp_load_unsigned_long_s_fu_721_data_local_6_we0;
    end else begin
        p_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_7_address0 = grp_load_unsigned_long_s_fu_721_data_local_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_7_address0 = grp_compute_fu_647_train_images_7_address0;
    end else begin
        p_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_7_ce0 = grp_load_unsigned_long_s_fu_721_data_local_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_7_ce0 = grp_compute_fu_647_train_images_7_ce0;
    end else begin
        p_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_7_we0 = grp_load_unsigned_long_s_fu_721_data_local_7_we0;
    end else begin
        p_7_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_874_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_874_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((tmp_s_fu_1558_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_load_unsigned_long_s_fu_721_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_compute_fu_647_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((grp_load_unsigned_char_s_fu_739_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_read_assign_fu_1564_p2 = ($signed(15'd18000) - $signed(p_0_rec_reg_635));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign arrayNo_trunc_fu_966_p2 = (tmp_27_fu_940_p1 + tmp_25_fu_956_p1);

assign exitcond_flatten_fu_874_p2 = ((indvar_flatten_reg_290 == 5'd30) ? 1'b1 : 1'b0);

assign exitcond_fu_886_p2 = ((y_reg_312 == 2'd3) ? 1'b1 : 1'b0);

assign grp_compute_fu_647_ap_start = grp_compute_fu_647_ap_start_reg;

assign grp_load_unsigned_char_s_fu_739_ap_start = grp_load_unsigned_char_s_fu_739_ap_start_reg;

assign grp_load_unsigned_long_s_fu_721_ap_start = grp_load_unsigned_long_s_fu_721_ap_start_reg;

assign i_fu_1589_p2 = (15'd1800 + p_0_rec_reg_635);

assign indvar_flatten_next_fu_880_p2 = (indvar_flatten_reg_290 + 5'd1);

assign local_knn_mat_0_0_4_fu_1419_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_0_1_4_fu_1433_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_0_2_4_fu_1447_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_0_3_4_fu_1461_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_1_0_4_fu_1343_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_1_1_4_fu_1357_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_1_2_4_fu_1371_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_1_3_4_fu_1385_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_2_0_4_fu_1267_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_2_1_4_fu_1281_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_2_2_4_fu_1295_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_2_3_4_fu_1309_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_3_0_4_fu_1191_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_3_1_4_fu_1205_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_3_2_4_fu_1219_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_3_3_4_fu_1233_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_4_0_4_fu_1115_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_4_1_4_fu_1129_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_4_2_4_fu_1143_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_4_3_4_fu_1157_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_5_0_4_fu_1039_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_5_1_4_fu_1053_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_5_2_4_fu_1067_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_5_3_4_fu_1081_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_6_0_4_fu_982_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_6_1_4_fu_996_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_6_2_4_fu_1010_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_7_0_4_fu_1495_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_7_1_4_fu_1509_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_knn_mat_7_2_4_fu_1523_p5 = {{tmp_1_fu_960_p2[4:3]}};

assign local_num_elements_fu_1580_p3 = ((tmp_i_fu_1574_p2[0:0] === 1'b1) ? tmp_28_fu_1570_p1 : 11'd1800);

assign p_rec_fu_1719_p2 = (5'd3 + p_01_rec_reg_623);

assign p_shl_cast_fu_864_p1 = p_shl_fu_856_p3;

assign p_shl_cast_mid1_fu_918_p1 = p_shl_mid1_fu_910_p3;

assign p_shl_fu_856_p3 = {{x_reg_301}, {2'd0}};

assign p_shl_mid1_fu_910_p3 = {{x_s_fu_900_p2}, {2'd0}};

assign tmp_1_fu_960_p2 = (y_cast_fu_952_p1 + tmp_26_fu_936_p1);

assign tmp_25_fu_956_p1 = y_mid2_fu_892_p3;

assign tmp_26_fu_936_p1 = tmp_cast_mid2_v_fu_928_p3[4:0];

assign tmp_27_fu_940_p1 = tmp_cast_mid2_v_fu_928_p3[2:0];

assign tmp_28_fu_1570_p1 = a_read_assign_fu_1564_p2[10:0];

assign tmp_cast_mid2_v_fu_928_p3 = ((exitcond_fu_886_p2[0:0] === 1'b1) ? tmp_mid1_fu_922_p2 : tmp_fu_868_p2);

assign tmp_fu_868_p2 = (p_shl_cast_fu_864_p1 - x_cast_fu_852_p1);

assign tmp_i_fu_1574_p2 = ((a_read_assign_fu_1564_p2 < 15'd1800) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_922_p2 = (p_shl_cast_mid1_fu_918_p1 - x_cast_mid1_fu_906_p1);

assign tmp_s_fu_1558_p2 = ((p_0_rec_reg_635 < 15'd18000) ? 1'b1 : 1'b0);

assign x_cast_fu_852_p1 = x_reg_301;

assign x_cast_mid1_fu_906_p1 = x_s_fu_900_p2;

assign x_mid2_fu_944_p3 = ((exitcond_fu_886_p2[0:0] === 1'b1) ? x_s_fu_900_p2 : x_reg_301);

assign x_s_fu_900_p2 = (4'd1 + x_reg_301);

assign y_1_fu_1552_p2 = (y_mid2_fu_892_p3 + 2'd1);

assign y_cast_fu_952_p1 = y_mid2_fu_892_p3;

assign y_mid2_fu_892_p3 = ((exitcond_fu_886_p2[0:0] === 1'b1) ? 2'd0 : y_reg_312);

endmodule //digitrec_kernel_digitrec_kernel
