{
  "module_name": "pfc-r8a77990.c",
  "hash_id": "94e4b4ac8d6d3020cd9110db91799aaf348db7a590e4b6d79554b53bf0de307d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a77990.c",
  "human_readable_source": "\n \n\n#include <linux/errno.h>\n#include <linux/kernel.h>\n\n#include \"sh_pfc.h\"\n\n#define CFG_FLAGS (SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n#define CPU_ALL_GP(fn, sfx) \\\n\tPORT_GP_CFG_18(0, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_23(1, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_26(2, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_12(3, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_DRIVE_STRENGTH), \\\n\tPORT_GP_CFG_1(3, 12, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_1(3, 13, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_1(3, 14, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_1(3, 15, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_11(4, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_DRIVE_STRENGTH), \\\n\tPORT_GP_CFG_20(5, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_9(6, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_1(6, 9, fn, sfx, SH_PFC_PIN_CFG_PULL_UP), \\\n\tPORT_GP_CFG_1(6, 10, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_1(6, 11, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_1(6, 12, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_1(6, 13, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_1(6, 14, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_1(6, 15, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_1(6, 16, fn, sfx, CFG_FLAGS), \\\n\tPORT_GP_CFG_1(6, 17, fn, sfx, CFG_FLAGS)\n\n#define CPU_ALL_NOGP(fn)\t\t\t\t\t\t\\\n\tPIN_NOGP_CFG(ASEBRK, \"ASEBRK\", fn, CFG_FLAGS),\t\t\t\\\n\tPIN_NOGP_CFG(AVB_MDC, \"AVB_MDC\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_MDIO, \"AVB_MDIO\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TD0, \"AVB_TD0\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TD1, \"AVB_TD1\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TD2, \"AVB_TD2\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TD3, \"AVB_TD3\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TXC, \"AVB_TXC\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(AVB_TX_CTL, \"AVB_TX_CTL\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(FSCLKST_N, \"FSCLKST_N\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(MLB_REF, \"MLB_REF\", fn, CFG_FLAGS),\t\t\\\n\tPIN_NOGP_CFG(PRESETOUT_N, \"PRESETOUT_N\", fn, CFG_FLAGS),\t\\\n\tPIN_NOGP_CFG(TCK, \"TCK\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TDI, \"TDI\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TMS, \"TMS\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TRST_N, \"TRST_N\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPIN_NOGP_CFG(VDDQ_AVB0, \"VDDQ_AVB0\", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_25_33)\n\n \n\n \n#define GPSR0_17\tF_(SDA4,\t\tIP7_27_24)\n#define GPSR0_16\tF_(SCL4,\t\tIP7_23_20)\n#define GPSR0_15\tF_(D15,\t\t\tIP7_19_16)\n#define GPSR0_14\tF_(D14,\t\t\tIP7_15_12)\n#define GPSR0_13\tF_(D13,\t\t\tIP7_11_8)\n#define GPSR0_12\tF_(D12,\t\t\tIP7_7_4)\n#define GPSR0_11\tF_(D11,\t\t\tIP7_3_0)\n#define GPSR0_10\tF_(D10,\t\t\tIP6_31_28)\n#define GPSR0_9\t\tF_(D9,\t\t\tIP6_27_24)\n#define GPSR0_8\t\tF_(D8,\t\t\tIP6_23_20)\n#define GPSR0_7\t\tF_(D7,\t\t\tIP6_19_16)\n#define GPSR0_6\t\tF_(D6,\t\t\tIP6_15_12)\n#define GPSR0_5\t\tF_(D5,\t\t\tIP6_11_8)\n#define GPSR0_4\t\tF_(D4,\t\t\tIP6_7_4)\n#define GPSR0_3\t\tF_(D3,\t\t\tIP6_3_0)\n#define GPSR0_2\t\tF_(D2,\t\t\tIP5_31_28)\n#define GPSR0_1\t\tF_(D1,\t\t\tIP5_27_24)\n#define GPSR0_0\t\tF_(D0,\t\t\tIP5_23_20)\n\n \n#define GPSR1_22\tF_(WE0_N,\t\tIP5_19_16)\n#define GPSR1_21\tF_(CS0_N,\t\tIP5_15_12)\n#define GPSR1_20\tFM(CLKOUT)\n#define GPSR1_19\tF_(A19,\t\t\tIP5_11_8)\n#define GPSR1_18\tF_(A18,\t\t\tIP5_7_4)\n#define GPSR1_17\tF_(A17,\t\t\tIP5_3_0)\n#define GPSR1_16\tF_(A16,\t\t\tIP4_31_28)\n#define GPSR1_15\tF_(A15,\t\t\tIP4_27_24)\n#define GPSR1_14\tF_(A14,\t\t\tIP4_23_20)\n#define GPSR1_13\tF_(A13,\t\t\tIP4_19_16)\n#define GPSR1_12\tF_(A12,\t\t\tIP4_15_12)\n#define GPSR1_11\tF_(A11,\t\t\tIP4_11_8)\n#define GPSR1_10\tF_(A10,\t\t\tIP4_7_4)\n#define GPSR1_9\t\tF_(A9,\t\t\tIP4_3_0)\n#define GPSR1_8\t\tF_(A8,\t\t\tIP3_31_28)\n#define GPSR1_7\t\tF_(A7,\t\t\tIP3_27_24)\n#define GPSR1_6\t\tF_(A6,\t\t\tIP3_23_20)\n#define GPSR1_5\t\tF_(A5,\t\t\tIP3_19_16)\n#define GPSR1_4\t\tF_(A4,\t\t\tIP3_15_12)\n#define GPSR1_3\t\tF_(A3,\t\t\tIP3_11_8)\n#define GPSR1_2\t\tF_(A2,\t\t\tIP3_7_4)\n#define GPSR1_1\t\tF_(A1,\t\t\tIP3_3_0)\n#define GPSR1_0\t\tF_(A0,\t\t\tIP2_31_28)\n\n \n#define GPSR2_25\tF_(EX_WAIT0,\t\tIP2_27_24)\n#define GPSR2_24\tF_(RD_WR_N,\t\tIP2_23_20)\n#define GPSR2_23\tF_(RD_N,\t\tIP2_19_16)\n#define GPSR2_22\tF_(BS_N,\t\tIP2_15_12)\n#define GPSR2_21\tFM(AVB_PHY_INT)\n#define GPSR2_20\tF_(AVB_TXCREFCLK,\tIP2_3_0)\n#define GPSR2_19\tFM(AVB_RD3)\n#define GPSR2_18\tF_(AVB_RD2,\t\tIP1_31_28)\n#define GPSR2_17\tF_(AVB_RD1,\t\tIP1_27_24)\n#define GPSR2_16\tF_(AVB_RD0,\t\tIP1_23_20)\n#define GPSR2_15\tFM(AVB_RXC)\n#define GPSR2_14\tFM(AVB_RX_CTL)\n#define GPSR2_13\tF_(RPC_RESET_N,\t\tIP1_19_16)\n#define GPSR2_12\tF_(RPC_INT_N,\t\tIP1_15_12)\n#define GPSR2_11\tF_(QSPI1_SSL,\t\tIP1_11_8)\n#define GPSR2_10\tF_(QSPI1_IO3,\t\tIP1_7_4)\n#define GPSR2_9\t\tF_(QSPI1_IO2,\t\tIP1_3_0)\n#define GPSR2_8\t\tF_(QSPI1_MISO_IO1,\tIP0_31_28)\n#define GPSR2_7\t\tF_(QSPI1_MOSI_IO0,\tIP0_27_24)\n#define GPSR2_6\t\tF_(QSPI1_SPCLK,\t\tIP0_23_20)\n#define GPSR2_5\t\tFM(QSPI0_SSL)\n#define GPSR2_4\t\tF_(QSPI0_IO3,\t\tIP0_19_16)\n#define GPSR2_3\t\tF_(QSPI0_IO2,\t\tIP0_15_12)\n#define GPSR2_2\t\tF_(QSPI0_MISO_IO1,\tIP0_11_8)\n#define GPSR2_1\t\tF_(QSPI0_MOSI_IO0,\tIP0_7_4)\n#define GPSR2_0\t\tF_(QSPI0_SPCLK,\t\tIP0_3_0)\n\n \n#define GPSR3_15\tF_(SD1_WP,\t\tIP11_7_4)\n#define GPSR3_14\tF_(SD1_CD,\t\tIP11_3_0)\n#define GPSR3_13\tF_(SD0_WP,\t\tIP10_31_28)\n#define GPSR3_12\tF_(SD0_CD,\t\tIP10_27_24)\n#define GPSR3_11\tF_(SD1_DAT3,\t\tIP9_11_8)\n#define GPSR3_10\tF_(SD1_DAT2,\t\tIP9_7_4)\n#define GPSR3_9\t\tF_(SD1_DAT1,\t\tIP9_3_0)\n#define GPSR3_8\t\tF_(SD1_DAT0,\t\tIP8_31_28)\n#define GPSR3_7\t\tF_(SD1_CMD,\t\tIP8_27_24)\n#define GPSR3_6\t\tF_(SD1_CLK,\t\tIP8_23_20)\n#define GPSR3_5\t\tF_(SD0_DAT3,\t\tIP8_19_16)\n#define GPSR3_4\t\tF_(SD0_DAT2,\t\tIP8_15_12)\n#define GPSR3_3\t\tF_(SD0_DAT1,\t\tIP8_11_8)\n#define GPSR3_2\t\tF_(SD0_DAT0,\t\tIP8_7_4)\n#define GPSR3_1\t\tF_(SD0_CMD,\t\tIP8_3_0)\n#define GPSR3_0\t\tF_(SD0_CLK,\t\tIP7_31_28)\n\n \n#define GPSR4_10\tF_(SD3_DS,\t\tIP10_23_20)\n#define GPSR4_9\t\tF_(SD3_DAT7,\t\tIP10_19_16)\n#define GPSR4_8\t\tF_(SD3_DAT6,\t\tIP10_15_12)\n#define GPSR4_7\t\tF_(SD3_DAT5,\t\tIP10_11_8)\n#define GPSR4_6\t\tF_(SD3_DAT4,\t\tIP10_7_4)\n#define GPSR4_5\t\tF_(SD3_DAT3,\t\tIP10_3_0)\n#define GPSR4_4\t\tF_(SD3_DAT2,\t\tIP9_31_28)\n#define GPSR4_3\t\tF_(SD3_DAT1,\t\tIP9_27_24)\n#define GPSR4_2\t\tF_(SD3_DAT0,\t\tIP9_23_20)\n#define GPSR4_1\t\tF_(SD3_CMD,\t\tIP9_19_16)\n#define GPSR4_0\t\tF_(SD3_CLK,\t\tIP9_15_12)\n\n \n#define GPSR5_19\tF_(MLB_DAT,\t\tIP13_23_20)\n#define GPSR5_18\tF_(MLB_SIG,\t\tIP13_19_16)\n#define GPSR5_17\tF_(MLB_CLK,\t\tIP13_15_12)\n#define GPSR5_16\tF_(SSI_SDATA9,\t\tIP13_11_8)\n#define GPSR5_15\tF_(MSIOF0_SS2,\t\tIP13_7_4)\n#define GPSR5_14\tF_(MSIOF0_SS1,\t\tIP13_3_0)\n#define GPSR5_13\tF_(MSIOF0_SYNC,\t\tIP12_31_28)\n#define GPSR5_12\tF_(MSIOF0_TXD,\t\tIP12_27_24)\n#define GPSR5_11\tF_(MSIOF0_RXD,\t\tIP12_23_20)\n#define GPSR5_10\tF_(MSIOF0_SCK,\t\tIP12_19_16)\n#define GPSR5_9\t\tF_(RX2_A,\t\tIP12_15_12)\n#define GPSR5_8\t\tF_(TX2_A,\t\tIP12_11_8)\n#define GPSR5_7\t\tF_(SCK2_A,\t\tIP12_7_4)\n#define GPSR5_6\t\tF_(TX1,\t\t\tIP12_3_0)\n#define GPSR5_5\t\tF_(RX1,\t\t\tIP11_31_28)\n#define GPSR5_4\t\tF_(RTS0_N_A,\t\tIP11_23_20)\n#define GPSR5_3\t\tF_(CTS0_N_A,\t\tIP11_19_16)\n#define GPSR5_2\t\tF_(TX0_A,\t\tIP11_15_12)\n#define GPSR5_1\t\tF_(RX0_A,\t\tIP11_11_8)\n#define GPSR5_0\t\tF_(SCK0_A,\t\tIP11_27_24)\n\n \n#define GPSR6_17\tF_(USB30_PWEN,\t\tIP15_27_24)\n#define GPSR6_16\tF_(SSI_SDATA6,\t\tIP15_19_16)\n#define GPSR6_15\tF_(SSI_WS6,\t\tIP15_15_12)\n#define GPSR6_14\tF_(SSI_SCK6,\t\tIP15_11_8)\n#define GPSR6_13\tF_(SSI_SDATA5,\t\tIP15_7_4)\n#define GPSR6_12\tF_(SSI_WS5,\t\tIP15_3_0)\n#define GPSR6_11\tF_(SSI_SCK5,\t\tIP14_31_28)\n#define GPSR6_10\tF_(SSI_SDATA4,\t\tIP14_27_24)\n#define GPSR6_9\t\tF_(USB30_OVC,\t\tIP15_31_28)\n#define GPSR6_8\t\tF_(AUDIO_CLKA,\t\tIP15_23_20)\n#define GPSR6_7\t\tF_(SSI_SDATA3,\t\tIP14_23_20)\n#define GPSR6_6\t\tF_(SSI_WS349,\t\tIP14_19_16)\n#define GPSR6_5\t\tF_(SSI_SCK349,\t\tIP14_15_12)\n#define GPSR6_4\t\tF_(SSI_SDATA2,\t\tIP14_11_8)\n#define GPSR6_3\t\tF_(SSI_SDATA1,\t\tIP14_7_4)\n#define GPSR6_2\t\tF_(SSI_SDATA0,\t\tIP14_3_0)\n#define GPSR6_1\t\tF_(SSI_WS01239,\t\tIP13_31_28)\n#define GPSR6_0\t\tF_(SSI_SCK01239,\tIP13_27_24)\n\n \t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP0_3_0\t\tFM(QSPI0_SPCLK)\t\tFM(HSCK4_A)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_7_4\t\tFM(QSPI0_MOSI_IO0)\tFM(HCTS4_N_A)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_11_8\tFM(QSPI0_MISO_IO1)\tFM(HRTS4_N_A)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_15_12\tFM(QSPI0_IO2)\t\tFM(HTX4_A)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_19_16\tFM(QSPI0_IO3)\t\tFM(HRX4_A)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_23_20\tFM(QSPI1_SPCLK)\t\tFM(RIF2_CLK_A)\t\tFM(HSCK4_B)\t\tFM(VI4_DATA0_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_27_24\tFM(QSPI1_MOSI_IO0)\tFM(RIF2_SYNC_A)\t\tFM(HTX4_B)\t\tFM(VI4_DATA1_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_31_28\tFM(QSPI1_MISO_IO1)\tFM(RIF2_D0_A)\t\tFM(HRX4_B)\t\tFM(VI4_DATA2_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_3_0\t\tFM(QSPI1_IO2)\t\tFM(RIF2_D1_A)\t\tFM(HTX3_C)\t\tFM(VI4_DATA3_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_7_4\t\tFM(QSPI1_IO3)\t\tFM(RIF3_CLK_A)\t\tFM(HRX3_C)\t\tFM(VI4_DATA4_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_11_8\tFM(QSPI1_SSL)\t\tFM(RIF3_SYNC_A)\t\tFM(HSCK3_C)\t\tFM(VI4_DATA5_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_15_12\tFM(RPC_INT_N)\t\tFM(RIF3_D0_A)\t\tFM(HCTS3_N_C)\t\tFM(VI4_DATA6_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_19_16\tFM(RPC_RESET_N)\t\tFM(RIF3_D1_A)\t\tFM(HRTS3_N_C)\t\tFM(VI4_DATA7_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_23_20\tFM(AVB_RD0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_27_24\tFM(AVB_RD1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_31_28\tFM(AVB_RD2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_3_0\t\tFM(AVB_TXCREFCLK)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_7_4\t\tFM(AVB_MDIO)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_11_8\tFM(AVB_MDC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_15_12\tFM(BS_N)\t\tFM(PWM0_A)\t\tFM(AVB_MAGIC)\t\tFM(VI4_CLK)\t\tF_(0, 0)\t\tFM(TX3_C)\tF_(0, 0)\tFM(VI5_CLK_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_19_16\tFM(RD_N)\t\tFM(PWM1_A)\t\tFM(AVB_LINK)\t\tFM(VI4_FIELD)\t\tF_(0, 0)\t\tFM(RX3_C)\tFM(FSCLKST2_N_A) FM(VI5_DATA0_B) F_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_23_20\tFM(RD_WR_N)\t\tFM(SCL7_A)\t\tFM(AVB_AVTP_MATCH)\tFM(VI4_VSYNC_N)\t\tFM(TX5_B)\t\tFM(SCK3_C)\tFM(PWM5_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_27_24\tFM(EX_WAIT0)\t\tFM(SDA7_A)\t\tFM(AVB_AVTP_CAPTURE)\tFM(VI4_HSYNC_N)\t\tFM(RX5_B)\t\tFM(PWM6_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_31_28\tFM(A0)\t\t\tFM(IRQ0)\t\tFM(PWM2_A)\t\tFM(MSIOF3_SS1_B)\tFM(VI5_CLK_A)\t\tFM(DU_CDE)\tFM(HRX3_D)\tFM(IERX)\tFM(QSTB_QHE)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_3_0\t\tFM(A1)\t\t\tFM(IRQ1)\t\tFM(PWM3_A)\t\tFM(DU_DOTCLKIN1)\tFM(VI5_DATA0_A)\t\tFM(DU_DISP_CDE) FM(SDA6_B)\tFM(IETX)\tFM(QCPV_QDE)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_7_4\t\tFM(A2)\t\t\tFM(IRQ2)\t\tFM(AVB_AVTP_PPS)\tFM(VI4_CLKENB)\t\tFM(VI5_DATA1_A)\t\tFM(DU_DISP)\tFM(SCL6_B)\tF_(0, 0)\tFM(QSTVB_QVE)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_11_8\tFM(A3)\t\t\tFM(CTS4_N_A)\t\tFM(PWM4_A)\t\tFM(VI4_DATA12)\t\tF_(0, 0)\t\tFM(DU_DOTCLKOUT0) FM(HTX3_D)\tFM(IECLK)\tFM(LCDOUT12)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_15_12\tFM(A4)\t\t\tFM(RTS4_N_A)\t\tFM(MSIOF3_SYNC_B)\tFM(VI4_DATA8)\t\tFM(PWM2_B)\t\tFM(DU_DG4)\tFM(RIF2_CLK_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_19_16\tFM(A5)\t\t\tFM(SCK4_A)\t\tFM(MSIOF3_SCK_B)\tFM(VI4_DATA9)\t\tFM(PWM3_B)\t\tF_(0, 0)\tFM(RIF2_SYNC_B)\tF_(0, 0)\tFM(QPOLA)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_23_20\tFM(A6)\t\t\tFM(RX4_A)\t\tFM(MSIOF3_RXD_B)\tFM(VI4_DATA10)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(RIF2_D0_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_27_24\tFM(A7)\t\t\tFM(TX4_A)\t\tFM(MSIOF3_TXD_B)\tFM(VI4_DATA11)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(RIF2_D1_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_31_28\tFM(A8)\t\t\tFM(SDA6_A)\t\tFM(RX3_B)\t\tFM(HRX4_C)\t\tFM(VI5_HSYNC_N_A)\tFM(DU_HSYNC)\tFM(VI4_DATA0_B)\tF_(0, 0)\tFM(QSTH_QHS)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP4_3_0\t\tFM(A9)\t\t\tFM(TX5_A)\t\tFM(IRQ3)\t\tFM(VI4_DATA16)\t\tFM(VI5_VSYNC_N_A)\tFM(DU_DG7)\tF_(0, 0)\tF_(0, 0)\tFM(LCDOUT15)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_7_4\t\tFM(A10)\t\t\tFM(IRQ4)\t\tFM(MSIOF2_SYNC_B)\tFM(VI4_DATA13)\t\tFM(VI5_FIELD_A)\t\tFM(DU_DG5)\tFM(FSCLKST2_N_B) F_(0, 0)\tFM(LCDOUT13)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_11_8\tFM(A11)\t\t\tFM(SCL6_A)\t\tFM(TX3_B)\t\tFM(HTX4_C)\t\tF_(0, 0)\t\tFM(DU_VSYNC)\tFM(VI4_DATA1_B)\tF_(0, 0)\tFM(QSTVA_QVS)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_15_12\tFM(A12)\t\t\tFM(RX5_A)\t\tFM(MSIOF2_SS2_B)\tFM(VI4_DATA17)\t\tFM(VI5_DATA3_A)\t\tFM(DU_DG6)\tF_(0, 0)\tF_(0, 0)\tFM(LCDOUT14)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_19_16\tFM(A13)\t\t\tFM(SCK5_A)\t\tFM(MSIOF2_SCK_B)\tFM(VI4_DATA14)\t\tFM(HRX4_D)\t\tFM(DU_DB2)\tF_(0, 0)\tF_(0, 0)\tFM(LCDOUT2)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_23_20\tFM(A14)\t\t\tFM(MSIOF1_SS1)\t\tFM(MSIOF2_RXD_B)\tFM(VI4_DATA15)\t\tFM(HTX4_D)\t\tFM(DU_DB3)\tF_(0, 0)\tF_(0, 0)\tFM(LCDOUT3)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_27_24\tFM(A15)\t\t\tFM(MSIOF1_SS2)\t\tFM(MSIOF2_TXD_B)\tFM(VI4_DATA18)\t\tFM(VI5_DATA4_A)\t\tFM(DU_DB4)\tF_(0, 0)\tF_(0, 0)\tFM(LCDOUT4)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_31_28\tFM(A16)\t\t\tFM(MSIOF1_SYNC)\t\tFM(MSIOF2_SS1_B)\tFM(VI4_DATA19)\t\tFM(VI5_DATA5_A)\t\tFM(DU_DB5)\tF_(0, 0)\tF_(0, 0)\tFM(LCDOUT5)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_3_0\t\tFM(A17)\t\t\tFM(MSIOF1_RXD)\t\tF_(0, 0)\t\tFM(VI4_DATA20)\t\tFM(VI5_DATA6_A)\t\tFM(DU_DB6)\tF_(0, 0)\tF_(0, 0)\tFM(LCDOUT6)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_7_4\t\tFM(A18)\t\t\tFM(MSIOF1_TXD)\t\tF_(0, 0)\t\tFM(VI4_DATA21)\t\tFM(VI5_DATA7_A)\t\tFM(DU_DB0)\tF_(0, 0)\tFM(HRX4_E)\tFM(LCDOUT0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_11_8\tFM(A19)\t\t\tFM(MSIOF1_SCK)\t\tF_(0, 0)\t\tFM(VI4_DATA22)\t\tFM(VI5_DATA2_A)\t\tFM(DU_DB1)\tF_(0, 0)\tFM(HTX4_E)\tFM(LCDOUT1)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_15_12\tFM(CS0_N)\t\tFM(SCL5)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(DU_DR0)\tFM(VI4_DATA2_B)\tF_(0, 0)\tFM(LCDOUT16)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_19_16\tFM(WE0_N)\t\tFM(SDA5)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(DU_DR1)\tFM(VI4_DATA3_B)\tF_(0, 0)\tFM(LCDOUT17)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_23_20\tFM(D0)\t\t\tFM(MSIOF3_SCK_A)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(DU_DR2)\tFM(CTS4_N_C)\tF_(0, 0)\tFM(LCDOUT18)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_27_24\tFM(D1)\t\t\tFM(MSIOF3_SYNC_A)\tFM(SCK3_A)\t\tFM(VI4_DATA23)\t\tFM(VI5_CLKENB_A)\tFM(DU_DB7)\tFM(RTS4_N_C)\tF_(0, 0)\tFM(LCDOUT7)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_31_28\tFM(D2)\t\t\tFM(MSIOF3_RXD_A)\tFM(RX5_C)\t\tF_(0, 0)\t\tFM(VI5_DATA14_A)\tFM(DU_DR3)\tFM(RX4_C)\tF_(0, 0)\tFM(LCDOUT19)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_3_0\t\tFM(D3)\t\t\tFM(MSIOF3_TXD_A)\tFM(TX5_C)\t\tF_(0, 0)\t\tFM(VI5_DATA15_A)\tFM(DU_DR4)\tFM(TX4_C)\tF_(0, 0)\tFM(LCDOUT20)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_7_4\t\tFM(D4)\t\t\tFM(CANFD1_TX)\t\tFM(HSCK3_B)\t\tFM(CAN1_TX)\t\tFM(RTS3_N_A)\t\tFM(MSIOF3_SS2_A) F_(0, 0)\tFM(VI5_DATA1_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_11_8\tFM(D5)\t\t\tFM(RX3_A)\t\tFM(HRX3_B)\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(DU_DR5)\tFM(VI4_DATA4_B)\tF_(0, 0)\tFM(LCDOUT21)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_15_12\tFM(D6)\t\t\tFM(TX3_A)\t\tFM(HTX3_B)\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(DU_DR6)\tFM(VI4_DATA5_B)\tF_(0, 0)\tFM(LCDOUT22)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_19_16\tFM(D7)\t\t\tFM(CANFD1_RX)\t\tFM(IRQ5)\t\tFM(CAN1_RX)\t\tFM(CTS3_N_A)\t\tF_(0, 0)\tF_(0, 0)\tFM(VI5_DATA2_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_23_20\tFM(D8)\t\t\tFM(MSIOF2_SCK_A)\tFM(SCK4_B)\t\tF_(0, 0)\t\tFM(VI5_DATA12_A)\tFM(DU_DR7)\tFM(RIF3_CLK_B)\tFM(HCTS3_N_E)\tFM(LCDOUT23)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_27_24\tFM(D9)\t\t\tFM(MSIOF2_SYNC_A)\tF_(0, 0)\t\tF_(0, 0)\t\tFM(VI5_DATA10_A)\tFM(DU_DG0)\tFM(RIF3_SYNC_B)\tFM(HRX3_E)\tFM(LCDOUT8)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_31_28\tFM(D10)\t\t\tFM(MSIOF2_RXD_A)\tF_(0, 0)\t\tF_(0, 0)\t\tFM(VI5_DATA13_A)\tFM(DU_DG1)\tFM(RIF3_D0_B)\tFM(HTX3_E)\tFM(LCDOUT9)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_3_0\t\tFM(D11)\t\t\tFM(MSIOF2_TXD_A)\tF_(0, 0)\t\tF_(0, 0)\t\tFM(VI5_DATA11_A)\tFM(DU_DG2)\tFM(RIF3_D1_B)\tFM(HRTS3_N_E)\tFM(LCDOUT10)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_7_4\t\tFM(D12)\t\t\tFM(CANFD0_TX)\t\tFM(TX4_B)\t\tFM(CAN0_TX)\t\tFM(VI5_DATA8_A)\t\tF_(0, 0)\tF_(0, 0)\tFM(VI5_DATA3_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_11_8\tFM(D13)\t\t\tFM(CANFD0_RX)\t\tFM(RX4_B)\t\tFM(CAN0_RX)\t\tFM(VI5_DATA9_A)\t\tFM(SCL7_B)\tF_(0, 0)\tFM(VI5_DATA4_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_15_12\tFM(D14)\t\t\tFM(CAN_CLK)\t\tFM(HRX3_A)\t\tFM(MSIOF2_SS2_A)\tF_(0, 0)\t\tFM(SDA7_B)\tF_(0, 0)\tFM(VI5_DATA5_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_19_16\tFM(D15)\t\t\tFM(MSIOF2_SS1_A)\tFM(HTX3_A)\t\tFM(MSIOF3_SS1_A)\tF_(0, 0)\t\tFM(DU_DG3)\tF_(0, 0)\tF_(0, 0)\tFM(LCDOUT11)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_23_20\tFM(SCL4)\t\tFM(CS1_N_A26)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(DU_DOTCLKIN0) FM(VI4_DATA6_B) FM(VI5_DATA6_B) FM(QCLK)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_27_24\tFM(SDA4)\t\tFM(WE1_N)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(VI4_DATA7_B)\tFM(VI5_DATA7_B)\tFM(QPOLB)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_31_28\tFM(SD0_CLK)\t\tFM(NFDATA8)\t\tFM(SCL1_C)\t\tFM(HSCK1_B)\t\tFM(SDA2_E)\t\tFM(FMCLK_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP8_3_0\t\tFM(SD0_CMD)\t\tFM(NFDATA9)\t\tF_(0, 0)\t\tFM(HRX1_B)\t\tF_(0, 0)\t\tFM(SPEEDIN_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_7_4\t\tFM(SD0_DAT0)\t\tFM(NFDATA10)\t\tF_(0, 0)\t\tFM(HTX1_B)\t\tF_(0, 0)\t\tFM(REMOCON_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_11_8\tFM(SD0_DAT1)\t\tFM(NFDATA11)\t\tFM(SDA2_C)\t\tFM(HCTS1_N_B)\t\tF_(0, 0)\t\tFM(FMIN_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_15_12\tFM(SD0_DAT2)\t\tFM(NFDATA12)\t\tFM(SCL2_C)\t\tFM(HRTS1_N_B)\t\tF_(0, 0)\t\tFM(BPFCLK_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_19_16\tFM(SD0_DAT3)\t\tFM(NFDATA13)\t\tFM(SDA1_C)\t\tFM(SCL2_E)\t\tFM(SPEEDIN_C)\t\tFM(REMOCON_C)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_23_20\tFM(SD1_CLK)\t\tFM(NFDATA14_B)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_27_24\tFM(SD1_CMD)\t\tFM(NFDATA15_B)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_31_28\tFM(SD1_DAT0)\t\tFM(NFWP_N_B)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_3_0\t\tFM(SD1_DAT1)\t\tFM(NFCE_N_B)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_7_4\t\tFM(SD1_DAT2)\t\tFM(NFALE_B)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_11_8\tFM(SD1_DAT3)\t\tFM(NFRB_N_B)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_15_12\tFM(SD3_CLK)\t\tFM(NFWE_N)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_19_16\tFM(SD3_CMD)\t\tFM(NFRE_N)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_23_20\tFM(SD3_DAT0)\t\tFM(NFDATA0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_27_24\tFM(SD3_DAT1)\t\tFM(NFDATA1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_31_28\tFM(SD3_DAT2)\t\tFM(NFDATA2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_3_0\tFM(SD3_DAT3)\t\tFM(NFDATA3)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_7_4\tFM(SD3_DAT4)\t\tFM(NFDATA4)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_11_8\tFM(SD3_DAT5)\t\tFM(NFDATA5)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_15_12\tFM(SD3_DAT6)\t\tFM(NFDATA6)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_19_16\tFM(SD3_DAT7)\t\tFM(NFDATA7)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_23_20\tFM(SD3_DS)\t\tFM(NFCLE)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_27_24\tFM(SD0_CD)\t\tFM(NFALE_A)\t\tFM(SD3_CD)\t\tFM(RIF0_CLK_B)\t\tFM(SCL2_B)\t\tFM(TCLK1_A)\tFM(SSI_SCK2_B)\tFM(TS_SCK0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_31_28\tFM(SD0_WP)\t\tFM(NFRB_N_A)\t\tFM(SD3_WP)\t\tFM(RIF0_D0_B)\t\tFM(SDA2_B)\t\tFM(TCLK2_A)\tFM(SSI_WS2_B)\tFM(TS_SDAT0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_3_0\tFM(SD1_CD)\t\tFM(NFCE_N_A)\t\tFM(SSI_SCK1)\t\tFM(RIF0_D1_B)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tFM(TS_SDEN0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_7_4\tFM(SD1_WP)\t\tFM(NFWP_N_A)\t\tFM(SSI_WS1)\t\tFM(RIF0_SYNC_B)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tFM(TS_SPSYNC0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_11_8\tFM(RX0_A)\t\tFM(HRX1_A)\t\tFM(SSI_SCK2_A)\t\tFM(RIF1_SYNC)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tFM(TS_SCK1)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_15_12\tFM(TX0_A)\t\tFM(HTX1_A)\t\tFM(SSI_WS2_A)\t\tFM(RIF1_D0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tFM(TS_SDAT1)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_19_16\tFM(CTS0_N_A)\t\tFM(NFDATA14_A)\t\tFM(AUDIO_CLKOUT_A)\tFM(RIF1_D1)\t\tFM(SCIF_CLK_A)\t\tFM(FMCLK_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_23_20\tFM(RTS0_N_A)\t\tFM(NFDATA15_A)\t\tFM(AUDIO_CLKOUT1_A)\tFM(RIF1_CLK)\t\tFM(SCL2_A)\t\tFM(FMIN_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_27_24\tFM(SCK0_A)\t\tFM(HSCK1_A)\t\tFM(USB3HS0_ID)\t\tFM(RTS1_N)\t\tFM(SDA2_A)\t\tFM(FMCLK_C)\tF_(0, 0)\tF_(0, 0)\tFM(USB0_ID)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP11_31_28\tFM(RX1)\t\t\tFM(HRX2_B)\t\tFM(SSI_SCK9_B)\t\tFM(AUDIO_CLKOUT1_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP12_3_0\tFM(TX1)\t\t\tFM(HTX2_B)\t\tFM(SSI_WS9_B)\t\tFM(AUDIO_CLKOUT3_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_7_4\tFM(SCK2_A)\t\tFM(HSCK0_A)\t\tFM(AUDIO_CLKB_A)\tFM(CTS1_N)\t\tFM(RIF0_CLK_A)\t\tFM(REMOCON_A)\tFM(SCIF_CLK_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_11_8\tFM(TX2_A)\t\tFM(HRX0_A)\t\tFM(AUDIO_CLKOUT2_A)\tF_(0, 0)\t\tFM(SCL1_A)\t\tF_(0, 0)\tFM(FSO_CFE_0_N_A) FM(TS_SDEN1)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_15_12\tFM(RX2_A)\t\tFM(HTX0_A)\t\tFM(AUDIO_CLKOUT3_A)\tF_(0, 0)\t\tFM(SDA1_A)\t\tF_(0, 0)\tFM(FSO_CFE_1_N_A) FM(TS_SPSYNC1) F_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_19_16\tFM(MSIOF0_SCK)\t\tF_(0, 0)\t\tFM(SSI_SCK78)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_23_20\tFM(MSIOF0_RXD)\t\tF_(0, 0)\t\tFM(SSI_WS78)\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(TX2_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_27_24\tFM(MSIOF0_TXD)\t\tF_(0, 0)\t\tFM(SSI_SDATA7)\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(RX2_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP12_31_28\tFM(MSIOF0_SYNC)\t\tFM(AUDIO_CLKOUT_B)\tFM(SSI_SDATA8)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_3_0\tFM(MSIOF0_SS1)\t\tFM(HRX2_A)\t\tFM(SSI_SCK4)\t\tFM(HCTS0_N_A)\t\tFM(BPFCLK_C)\t\tFM(SPEEDIN_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_7_4\tFM(MSIOF0_SS2)\t\tFM(HTX2_A)\t\tFM(SSI_WS4)\t\tFM(HRTS0_N_A)\t\tFM(FMIN_C)\t\tFM(BPFCLK_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_11_8\tFM(SSI_SDATA9)\t\tF_(0, 0)\t\tFM(AUDIO_CLKC_A)\tFM(SCK1)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_15_12\tFM(MLB_CLK)\t\tFM(RX0_B)\t\tF_(0, 0)\t\tFM(RIF0_D0_A)\t\tFM(SCL1_B)\t\tFM(TCLK1_B)\tF_(0, 0)\tF_(0, 0)\tFM(SIM0_RST_A)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_19_16\tFM(MLB_SIG)\t\tFM(SCK0_B)\t\tF_(0, 0)\t\tFM(RIF0_D1_A)\t\tFM(SDA1_B)\t\tFM(TCLK2_B)\tF_(0, 0)\tF_(0, 0)\tFM(SIM0_D_A)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_23_20\tFM(MLB_DAT)\t\tFM(TX0_B)\t\tF_(0, 0)\t\tFM(RIF0_SYNC_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(SIM0_CLK_A)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_27_24\tFM(SSI_SCK01239)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP13_31_28\tFM(SSI_WS01239)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_3_0\tFM(SSI_SDATA0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_7_4\tFM(SSI_SDATA1)\t\tFM(AUDIO_CLKC_B)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(PWM0_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_11_8\tFM(SSI_SDATA2)\t\tFM(AUDIO_CLKOUT2_B)\tFM(SSI_SCK9_A)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(PWM1_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_15_12\tFM(SSI_SCK349)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(PWM2_C)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_19_16\tFM(SSI_WS349)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(PWM3_C)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_23_20\tFM(SSI_SDATA3)\t\tFM(AUDIO_CLKOUT1_C)\tFM(AUDIO_CLKB_B)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(PWM4_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_27_24\tFM(SSI_SDATA4)\t\tF_(0, 0)\t\tFM(SSI_WS9_A)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(PWM5_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP14_31_28\tFM(SSI_SCK5)\t\tFM(HRX0_B)\t\tF_(0, 0)\t\tFM(USB0_PWEN_B)\t\tFM(SCL2_D)\t\tF_(0, 0)\tFM(PWM6_B)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_3_0\tFM(SSI_WS5)\t\tFM(HTX0_B)\t\tF_(0, 0)\t\tFM(USB0_OVC_B)\t\tFM(SDA2_D)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_7_4\tFM(SSI_SDATA5)\t\tFM(HSCK0_B)\t\tFM(AUDIO_CLKB_C)\tFM(TPU0TO0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_11_8\tFM(SSI_SCK6)\t\tFM(HSCK2_A)\t\tFM(AUDIO_CLKC_C)\tFM(TPU0TO1)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(FSO_CFE_0_N_B) F_(0, 0)\tFM(SIM0_RST_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_15_12\tFM(SSI_WS6)\t\tFM(HCTS2_N_A)\t\tFM(AUDIO_CLKOUT2_C)\tFM(TPU0TO2)\t\tFM(SDA1_D)\t\tF_(0, 0)\tFM(FSO_CFE_1_N_B) F_(0, 0)\tFM(SIM0_D_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_19_16\tFM(SSI_SDATA6)\t\tFM(HRTS2_N_A)\t\tFM(AUDIO_CLKOUT3_C)\tFM(TPU0TO3)\t\tFM(SCL1_D)\t\tF_(0, 0)\tFM(FSO_TOE_N_B)\tF_(0, 0)\tFM(SIM0_CLK_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_23_20\tFM(AUDIO_CLKA)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_27_24\tFM(USB30_PWEN)\t\tFM(USB0_PWEN_A)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP15_31_28\tFM(USB30_OVC)\t\tFM(USB0_OVC_A)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(FSO_TOE_N_A)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n#define PINMUX_GPSR\t\\\n\\\n\t\t\t\t\t\t\t\t\t\t\t\t\t \\\n\t\t\t\t\t\t\t\t\t\t\t\t\t \\\n\t\t\t\t\t\t\t\t\t\t\t\t\t \\\n\t\t\t\t\t\t\t\t\t\t\t\t\t \\\n\t\t\t\t\t\t\t\t\t\t\t\t\t \\\n\t\t\t\t\t\t\t\t\t\t\t\t\t \\\n\t\t\t\tGPSR2_25\t\t\t\t\t\t\t\t \\\n\t\t\t\tGPSR2_24\t\t\t\t\t\t\t\t \\\n\t\t\t\tGPSR2_23\t\t\t\t\t\t\t\t \\\n\t\tGPSR1_22\tGPSR2_22\t\t\t\t\t\t\t\t \\\n\t\tGPSR1_21\tGPSR2_21\t\t\t\t\t\t\t\t \\\n\t\tGPSR1_20\tGPSR2_20\t\t\t\t\t\t\t\t \\\n\t\tGPSR1_19\tGPSR2_19\t\t\t\t\tGPSR5_19\t\t \\\n\t\tGPSR1_18\tGPSR2_18\t\t\t\t\tGPSR5_18\t\t \\\nGPSR0_17\tGPSR1_17\tGPSR2_17\t\t\t\t\tGPSR5_17\tGPSR6_17 \\\nGPSR0_16\tGPSR1_16\tGPSR2_16\t\t\t\t\tGPSR5_16\tGPSR6_16 \\\nGPSR0_15\tGPSR1_15\tGPSR2_15\tGPSR3_15\t\t\tGPSR5_15\tGPSR6_15 \\\nGPSR0_14\tGPSR1_14\tGPSR2_14\tGPSR3_14\t\t\tGPSR5_14\tGPSR6_14 \\\nGPSR0_13\tGPSR1_13\tGPSR2_13\tGPSR3_13\t\t\tGPSR5_13\tGPSR6_13 \\\nGPSR0_12\tGPSR1_12\tGPSR2_12\tGPSR3_12\t\t\tGPSR5_12\tGPSR6_12 \\\nGPSR0_11\tGPSR1_11\tGPSR2_11\tGPSR3_11\t\t\tGPSR5_11\tGPSR6_11 \\\nGPSR0_10\tGPSR1_10\tGPSR2_10\tGPSR3_10\tGPSR4_10\tGPSR5_10\tGPSR6_10 \\\nGPSR0_9\t\tGPSR1_9\t\tGPSR2_9\t\tGPSR3_9\t\tGPSR4_9\t\tGPSR5_9\t\tGPSR6_9 \\\nGPSR0_8\t\tGPSR1_8\t\tGPSR2_8\t\tGPSR3_8\t\tGPSR4_8\t\tGPSR5_8\t\tGPSR6_8 \\\nGPSR0_7\t\tGPSR1_7\t\tGPSR2_7\t\tGPSR3_7\t\tGPSR4_7\t\tGPSR5_7\t\tGPSR6_7 \\\nGPSR0_6\t\tGPSR1_6\t\tGPSR2_6\t\tGPSR3_6\t\tGPSR4_6\t\tGPSR5_6\t\tGPSR6_6 \\\nGPSR0_5\t\tGPSR1_5\t\tGPSR2_5\t\tGPSR3_5\t\tGPSR4_5\t\tGPSR5_5\t\tGPSR6_5 \\\nGPSR0_4\t\tGPSR1_4\t\tGPSR2_4\t\tGPSR3_4\t\tGPSR4_4\t\tGPSR5_4\t\tGPSR6_4 \\\nGPSR0_3\t\tGPSR1_3\t\tGPSR2_3\t\tGPSR3_3\t\tGPSR4_3\t\tGPSR5_3\t\tGPSR6_3 \\\nGPSR0_2\t\tGPSR1_2\t\tGPSR2_2\t\tGPSR3_2\t\tGPSR4_2\t\tGPSR5_2\t\tGPSR6_2 \\\nGPSR0_1\t\tGPSR1_1\t\tGPSR2_1\t\tGPSR3_1\t\tGPSR4_1\t\tGPSR5_1\t\tGPSR6_1 \\\nGPSR0_0\t\tGPSR1_0\t\tGPSR2_0\t\tGPSR3_0\t\tGPSR4_0\t\tGPSR5_0\t\tGPSR6_0\n\n#define PINMUX_IPSR\t\t\t\t\\\n\\\nFM(IP0_3_0)\tIP0_3_0\t\tFM(IP1_3_0)\tIP1_3_0\t\tFM(IP2_3_0)\tIP2_3_0\t\tFM(IP3_3_0)\tIP3_3_0 \\\nFM(IP0_7_4)\tIP0_7_4\t\tFM(IP1_7_4)\tIP1_7_4\t\tFM(IP2_7_4)\tIP2_7_4\t\tFM(IP3_7_4)\tIP3_7_4 \\\nFM(IP0_11_8)\tIP0_11_8\tFM(IP1_11_8)\tIP1_11_8\tFM(IP2_11_8)\tIP2_11_8\tFM(IP3_11_8)\tIP3_11_8 \\\nFM(IP0_15_12)\tIP0_15_12\tFM(IP1_15_12)\tIP1_15_12\tFM(IP2_15_12)\tIP2_15_12\tFM(IP3_15_12)\tIP3_15_12 \\\nFM(IP0_19_16)\tIP0_19_16\tFM(IP1_19_16)\tIP1_19_16\tFM(IP2_19_16)\tIP2_19_16\tFM(IP3_19_16)\tIP3_19_16 \\\nFM(IP0_23_20)\tIP0_23_20\tFM(IP1_23_20)\tIP1_23_20\tFM(IP2_23_20)\tIP2_23_20\tFM(IP3_23_20)\tIP3_23_20 \\\nFM(IP0_27_24)\tIP0_27_24\tFM(IP1_27_24)\tIP1_27_24\tFM(IP2_27_24)\tIP2_27_24\tFM(IP3_27_24)\tIP3_27_24 \\\nFM(IP0_31_28)\tIP0_31_28\tFM(IP1_31_28)\tIP1_31_28\tFM(IP2_31_28)\tIP2_31_28\tFM(IP3_31_28)\tIP3_31_28 \\\n\\\nFM(IP4_3_0)\tIP4_3_0\t\tFM(IP5_3_0)\tIP5_3_0\t\tFM(IP6_3_0)\tIP6_3_0\t\tFM(IP7_3_0)\tIP7_3_0 \\\nFM(IP4_7_4)\tIP4_7_4\t\tFM(IP5_7_4)\tIP5_7_4\t\tFM(IP6_7_4)\tIP6_7_4\t\tFM(IP7_7_4)\tIP7_7_4 \\\nFM(IP4_11_8)\tIP4_11_8\tFM(IP5_11_8)\tIP5_11_8\tFM(IP6_11_8)\tIP6_11_8\tFM(IP7_11_8)\tIP7_11_8 \\\nFM(IP4_15_12)\tIP4_15_12\tFM(IP5_15_12)\tIP5_15_12\tFM(IP6_15_12)\tIP6_15_12\tFM(IP7_15_12)\tIP7_15_12 \\\nFM(IP4_19_16)\tIP4_19_16\tFM(IP5_19_16)\tIP5_19_16\tFM(IP6_19_16)\tIP6_19_16\tFM(IP7_19_16)\tIP7_19_16 \\\nFM(IP4_23_20)\tIP4_23_20\tFM(IP5_23_20)\tIP5_23_20\tFM(IP6_23_20)\tIP6_23_20\tFM(IP7_23_20)\tIP7_23_20 \\\nFM(IP4_27_24)\tIP4_27_24\tFM(IP5_27_24)\tIP5_27_24\tFM(IP6_27_24)\tIP6_27_24\tFM(IP7_27_24)\tIP7_27_24 \\\nFM(IP4_31_28)\tIP4_31_28\tFM(IP5_31_28)\tIP5_31_28\tFM(IP6_31_28)\tIP6_31_28\tFM(IP7_31_28)\tIP7_31_28 \\\n\\\nFM(IP8_3_0)\tIP8_3_0\t\tFM(IP9_3_0)\tIP9_3_0\t\tFM(IP10_3_0)\tIP10_3_0\tFM(IP11_3_0)\tIP11_3_0 \\\nFM(IP8_7_4)\tIP8_7_4\t\tFM(IP9_7_4)\tIP9_7_4\t\tFM(IP10_7_4)\tIP10_7_4\tFM(IP11_7_4)\tIP11_7_4 \\\nFM(IP8_11_8)\tIP8_11_8\tFM(IP9_11_8)\tIP9_11_8\tFM(IP10_11_8)\tIP10_11_8\tFM(IP11_11_8)\tIP11_11_8 \\\nFM(IP8_15_12)\tIP8_15_12\tFM(IP9_15_12)\tIP9_15_12\tFM(IP10_15_12)\tIP10_15_12\tFM(IP11_15_12)\tIP11_15_12 \\\nFM(IP8_19_16)\tIP8_19_16\tFM(IP9_19_16)\tIP9_19_16\tFM(IP10_19_16)\tIP10_19_16\tFM(IP11_19_16)\tIP11_19_16 \\\nFM(IP8_23_20)\tIP8_23_20\tFM(IP9_23_20)\tIP9_23_20\tFM(IP10_23_20)\tIP10_23_20\tFM(IP11_23_20)\tIP11_23_20 \\\nFM(IP8_27_24)\tIP8_27_24\tFM(IP9_27_24)\tIP9_27_24\tFM(IP10_27_24)\tIP10_27_24\tFM(IP11_27_24)\tIP11_27_24 \\\nFM(IP8_31_28)\tIP8_31_28\tFM(IP9_31_28)\tIP9_31_28\tFM(IP10_31_28)\tIP10_31_28\tFM(IP11_31_28)\tIP11_31_28 \\\n\\\nFM(IP12_3_0)\tIP12_3_0\tFM(IP13_3_0)\tIP13_3_0\tFM(IP14_3_0)\tIP14_3_0\tFM(IP15_3_0)\tIP15_3_0 \\\nFM(IP12_7_4)\tIP12_7_4\tFM(IP13_7_4)\tIP13_7_4\tFM(IP14_7_4)\tIP14_7_4\tFM(IP15_7_4)\tIP15_7_4 \\\nFM(IP12_11_8)\tIP12_11_8\tFM(IP13_11_8)\tIP13_11_8\tFM(IP14_11_8)\tIP14_11_8\tFM(IP15_11_8)\tIP15_11_8 \\\nFM(IP12_15_12)\tIP12_15_12\tFM(IP13_15_12)\tIP13_15_12\tFM(IP14_15_12)\tIP14_15_12\tFM(IP15_15_12)\tIP15_15_12 \\\nFM(IP12_19_16)\tIP12_19_16\tFM(IP13_19_16)\tIP13_19_16\tFM(IP14_19_16)\tIP14_19_16\tFM(IP15_19_16)\tIP15_19_16 \\\nFM(IP12_23_20)\tIP12_23_20\tFM(IP13_23_20)\tIP13_23_20\tFM(IP14_23_20)\tIP14_23_20\tFM(IP15_23_20)\tIP15_23_20 \\\nFM(IP12_27_24)\tIP12_27_24\tFM(IP13_27_24)\tIP13_27_24\tFM(IP14_27_24)\tIP14_27_24\tFM(IP15_27_24)\tIP15_27_24 \\\nFM(IP12_31_28)\tIP12_31_28\tFM(IP13_31_28)\tIP13_31_28\tFM(IP14_31_28)\tIP14_31_28\tFM(IP15_31_28)\tIP15_31_28\n\n \n#define REV4(f0, f1, f2, f3)\t\t\tf0 f2 f1 f3\n#define REV8(f0, f1, f2, f3, f4, f5, f6, f7)\tf0 f4 f2 f6 f1 f5 f3 f7\n\n \t\t\t \t\t\t\t \t\t\t\t \t\t\t\t \t\t\t \t\t\t \t\t \t\t \n#define MOD_SEL0_30_29\t   REV4(FM(SEL_ADGB_0),\t\t\tFM(SEL_ADGB_1),\t\t\tFM(SEL_ADGB_2),\t\t\tF_(0, 0))\n#define MOD_SEL0_28\t\tFM(SEL_DRIF0_0)\t\t\tFM(SEL_DRIF0_1)\n#define MOD_SEL0_27_26\t   REV4(FM(SEL_FM_0),\t\t\tFM(SEL_FM_1),\t\t\tFM(SEL_FM_2),\t\t\tF_(0, 0))\n#define MOD_SEL0_25\t\tFM(SEL_FSO_0)\t\t\tFM(SEL_FSO_1)\n#define MOD_SEL0_24\t\tFM(SEL_HSCIF0_0)\t\tFM(SEL_HSCIF0_1)\n#define MOD_SEL0_23\t\tFM(SEL_HSCIF1_0)\t\tFM(SEL_HSCIF1_1)\n#define MOD_SEL0_22\t\tFM(SEL_HSCIF2_0)\t\tFM(SEL_HSCIF2_1)\n#define MOD_SEL0_21_20\t   REV4(FM(SEL_I2C1_0),\t\t\tFM(SEL_I2C1_1),\t\t\tFM(SEL_I2C1_2),\t\t\tFM(SEL_I2C1_3))\n#define MOD_SEL0_19_18_17  REV8(FM(SEL_I2C2_0),\t\t\tFM(SEL_I2C2_1),\t\t\tFM(SEL_I2C2_2),\t\t\tFM(SEL_I2C2_3),\t\tFM(SEL_I2C2_4),\t\tF_(0, 0),\tF_(0, 0),\tF_(0, 0))\n#define MOD_SEL0_16\t\tFM(SEL_NDF_0)\t\t\tFM(SEL_NDF_1)\n#define MOD_SEL0_15\t\tFM(SEL_PWM0_0)\t\t\tFM(SEL_PWM0_1)\n#define MOD_SEL0_14\t\tFM(SEL_PWM1_0)\t\t\tFM(SEL_PWM1_1)\n#define MOD_SEL0_13_12\t   REV4(FM(SEL_PWM2_0),\t\t\tFM(SEL_PWM2_1),\t\t\tFM(SEL_PWM2_2),\t\t\tF_(0, 0))\n#define MOD_SEL0_11_10\t   REV4(FM(SEL_PWM3_0),\t\t\tFM(SEL_PWM3_1),\t\t\tFM(SEL_PWM3_2),\t\t\tF_(0, 0))\n#define MOD_SEL0_9\t\tFM(SEL_PWM4_0)\t\t\tFM(SEL_PWM4_1)\n#define MOD_SEL0_8\t\tFM(SEL_PWM5_0)\t\t\tFM(SEL_PWM5_1)\n#define MOD_SEL0_7\t\tFM(SEL_PWM6_0)\t\t\tFM(SEL_PWM6_1)\n#define MOD_SEL0_6_5\t   REV4(FM(SEL_REMOCON_0),\t\tFM(SEL_REMOCON_1),\t\tFM(SEL_REMOCON_2),\t\tF_(0, 0))\n#define MOD_SEL0_4\t\tFM(SEL_SCIF_0)\t\t\tFM(SEL_SCIF_1)\n#define MOD_SEL0_3\t\tFM(SEL_SCIF0_0)\t\t\tFM(SEL_SCIF0_1)\n#define MOD_SEL0_2\t\tFM(SEL_SCIF2_0)\t\t\tFM(SEL_SCIF2_1)\n#define MOD_SEL0_1_0\t   REV4(FM(SEL_SPEED_PULSE_IF_0),\tFM(SEL_SPEED_PULSE_IF_1),\tFM(SEL_SPEED_PULSE_IF_2),\tF_(0, 0))\n\n \t\t\t \t\t\t\t \t\t\t\t \t\t\t\t \t\t\t \t\t\t \t\t \t\t \n#define MOD_SEL1_31\t\tFM(SEL_SIMCARD_0)\t\tFM(SEL_SIMCARD_1)\n#define MOD_SEL1_30\t\tFM(SEL_SSI2_0)\t\t\tFM(SEL_SSI2_1)\n#define MOD_SEL1_29\t\tFM(SEL_TIMER_TMU_0)\t\tFM(SEL_TIMER_TMU_1)\n#define MOD_SEL1_28\t\tFM(SEL_USB_20_CH0_0)\t\tFM(SEL_USB_20_CH0_1)\n#define MOD_SEL1_26\t\tFM(SEL_DRIF2_0)\t\t\tFM(SEL_DRIF2_1)\n#define MOD_SEL1_25\t\tFM(SEL_DRIF3_0)\t\t\tFM(SEL_DRIF3_1)\n#define MOD_SEL1_24_23_22  REV8(FM(SEL_HSCIF3_0),\t\tFM(SEL_HSCIF3_1),\t\tFM(SEL_HSCIF3_2),\t\tFM(SEL_HSCIF3_3),\tFM(SEL_HSCIF3_4),\tF_(0, 0),\tF_(0, 0),\tF_(0, 0))\n#define MOD_SEL1_21_20_19  REV8(FM(SEL_HSCIF4_0),\t\tFM(SEL_HSCIF4_1),\t\tFM(SEL_HSCIF4_2),\t\tFM(SEL_HSCIF4_3),\tFM(SEL_HSCIF4_4),\tF_(0, 0),\tF_(0, 0),\tF_(0, 0))\n#define MOD_SEL1_18\t\tFM(SEL_I2C6_0)\t\t\tFM(SEL_I2C6_1)\n#define MOD_SEL1_17\t\tFM(SEL_I2C7_0)\t\t\tFM(SEL_I2C7_1)\n#define MOD_SEL1_16\t\tFM(SEL_MSIOF2_0)\t\tFM(SEL_MSIOF2_1)\n#define MOD_SEL1_15\t\tFM(SEL_MSIOF3_0)\t\tFM(SEL_MSIOF3_1)\n#define MOD_SEL1_14_13\t   REV4(FM(SEL_SCIF3_0),\t\tFM(SEL_SCIF3_1),\t\tFM(SEL_SCIF3_2),\t\tF_(0, 0))\n#define MOD_SEL1_12_11\t   REV4(FM(SEL_SCIF4_0),\t\tFM(SEL_SCIF4_1),\t\tFM(SEL_SCIF4_2),\t\tF_(0, 0))\n#define MOD_SEL1_10_9\t   REV4(FM(SEL_SCIF5_0),\t\tFM(SEL_SCIF5_1),\t\tFM(SEL_SCIF5_2),\t\tF_(0, 0))\n#define MOD_SEL1_8\t\tFM(SEL_VIN4_0)\t\t\tFM(SEL_VIN4_1)\n#define MOD_SEL1_7\t\tFM(SEL_VIN5_0)\t\t\tFM(SEL_VIN5_1)\n#define MOD_SEL1_6_5\t   REV4(FM(SEL_ADGC_0),\t\t\tFM(SEL_ADGC_1),\t\t\tFM(SEL_ADGC_2),\t\t\tF_(0, 0))\n#define MOD_SEL1_4\t\tFM(SEL_SSI9_0)\t\t\tFM(SEL_SSI9_1)\n\n#define PINMUX_MOD_SELS\t\\\n\\\n\t\t\tMOD_SEL1_31 \\\nMOD_SEL0_30_29\t\tMOD_SEL1_30 \\\n\t\t\tMOD_SEL1_29 \\\nMOD_SEL0_28\t\tMOD_SEL1_28 \\\nMOD_SEL0_27_26 \\\n\t\t\tMOD_SEL1_26 \\\nMOD_SEL0_25\t\tMOD_SEL1_25 \\\nMOD_SEL0_24\t\tMOD_SEL1_24_23_22 \\\nMOD_SEL0_23 \\\nMOD_SEL0_22 \\\nMOD_SEL0_21_20\t\tMOD_SEL1_21_20_19 \\\nMOD_SEL0_19_18_17\tMOD_SEL1_18 \\\n\t\t\tMOD_SEL1_17 \\\nMOD_SEL0_16\t\tMOD_SEL1_16 \\\nMOD_SEL0_15\t\tMOD_SEL1_15 \\\nMOD_SEL0_14\t\tMOD_SEL1_14_13 \\\nMOD_SEL0_13_12 \\\n\t\t\tMOD_SEL1_12_11 \\\nMOD_SEL0_11_10 \\\n\t\t\tMOD_SEL1_10_9 \\\nMOD_SEL0_9 \\\nMOD_SEL0_8\t\tMOD_SEL1_8 \\\nMOD_SEL0_7\t\tMOD_SEL1_7 \\\nMOD_SEL0_6_5\t\tMOD_SEL1_6_5 \\\nMOD_SEL0_4\t\tMOD_SEL1_4 \\\nMOD_SEL0_3 \\\nMOD_SEL0_2 \\\nMOD_SEL0_1_0\n\n \n#define PINMUX_STATIC \\\n\tFM(AVB_TX_CTL) FM(AVB_TXC) FM(AVB_TD0) FM(AVB_TD1) FM(AVB_TD2) \\\n\tFM(AVB_TD3) \\\n\tFM(PRESETOUT_N) FM(FSCLKST_N) FM(TRST_N) FM(TCK) FM(TMS) FM(TDI) \\\n\tFM(ASEBRK) \\\n\tFM(MLB_REF) \\\n\tFM(VDDQ_AVB0)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),\n\tPINMUX_DATA_END,\n\n#define F_(x, y)\n#define FM(x)\tFN_##x,\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_FUNCTION_END,\n#undef F_\n#undef FM\n\n#define F_(x, y)\n#define FM(x)\tx##_MARK,\n\tPINMUX_MARK_BEGIN,\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_STATIC\n\tPINMUX_MARK_END,\n#undef F_\n#undef FM\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),\n\n\tPINMUX_SINGLE(CLKOUT),\n\tPINMUX_SINGLE(AVB_PHY_INT),\n\tPINMUX_SINGLE(AVB_RD3),\n\tPINMUX_SINGLE(AVB_RXC),\n\tPINMUX_SINGLE(AVB_RX_CTL),\n\tPINMUX_SINGLE(QSPI0_SSL),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0_3_0,\t\tQSPI0_SPCLK),\n\tPINMUX_IPSR_MSEL(IP0_3_0,\t\tHSCK4_A,\tSEL_HSCIF4_0),\n\n\tPINMUX_IPSR_GPSR(IP0_7_4,\t\tQSPI0_MOSI_IO0),\n\tPINMUX_IPSR_MSEL(IP0_7_4,\t\tHCTS4_N_A,\tSEL_HSCIF4_0),\n\n\tPINMUX_IPSR_GPSR(IP0_11_8,\t\tQSPI0_MISO_IO1),\n\tPINMUX_IPSR_MSEL(IP0_11_8,\t\tHRTS4_N_A,\tSEL_HSCIF4_0),\n\n\tPINMUX_IPSR_GPSR(IP0_15_12,\t\tQSPI0_IO2),\n\tPINMUX_IPSR_GPSR(IP0_15_12,\t\tHTX4_A),\n\n\tPINMUX_IPSR_GPSR(IP0_19_16,\t\tQSPI0_IO3),\n\tPINMUX_IPSR_MSEL(IP0_19_16,\t\tHRX4_A,\t\tSEL_HSCIF4_0),\n\n\tPINMUX_IPSR_GPSR(IP0_23_20,\t\tQSPI1_SPCLK),\n\tPINMUX_IPSR_MSEL(IP0_23_20,\t\tRIF2_CLK_A,\tSEL_DRIF2_0),\n\tPINMUX_IPSR_MSEL(IP0_23_20,\t\tHSCK4_B,\tSEL_HSCIF4_1),\n\tPINMUX_IPSR_MSEL(IP0_23_20,\t\tVI4_DATA0_A,\tSEL_VIN4_0),\n\n\tPINMUX_IPSR_GPSR(IP0_27_24,\t\tQSPI1_MOSI_IO0),\n\tPINMUX_IPSR_MSEL(IP0_27_24,\t\tRIF2_SYNC_A,\tSEL_DRIF2_0),\n\tPINMUX_IPSR_GPSR(IP0_27_24,\t\tHTX4_B),\n\tPINMUX_IPSR_MSEL(IP0_27_24,\t\tVI4_DATA1_A,\tSEL_VIN4_0),\n\n\tPINMUX_IPSR_GPSR(IP0_31_28,\t\tQSPI1_MISO_IO1),\n\tPINMUX_IPSR_MSEL(IP0_31_28,\t\tRIF2_D0_A,\tSEL_DRIF2_0),\n\tPINMUX_IPSR_MSEL(IP0_31_28,\t\tHRX4_B,\t\tSEL_HSCIF4_1),\n\tPINMUX_IPSR_MSEL(IP0_31_28,\t\tVI4_DATA2_A,\tSEL_VIN4_0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1_3_0,\t\tQSPI1_IO2),\n\tPINMUX_IPSR_MSEL(IP1_3_0,\t\tRIF2_D1_A,\tSEL_DRIF2_0),\n\tPINMUX_IPSR_GPSR(IP1_3_0,\t\tHTX3_C),\n\tPINMUX_IPSR_MSEL(IP1_3_0,\t\tVI4_DATA3_A,\tSEL_VIN4_0),\n\n\tPINMUX_IPSR_GPSR(IP1_7_4,\t\tQSPI1_IO3),\n\tPINMUX_IPSR_MSEL(IP1_7_4,\t\tRIF3_CLK_A,\tSEL_DRIF3_0),\n\tPINMUX_IPSR_MSEL(IP1_7_4,\t\tHRX3_C,\t\tSEL_HSCIF3_2),\n\tPINMUX_IPSR_MSEL(IP1_7_4,\t\tVI4_DATA4_A,\tSEL_VIN4_0),\n\n\tPINMUX_IPSR_GPSR(IP1_11_8,\t\tQSPI1_SSL),\n\tPINMUX_IPSR_MSEL(IP1_11_8,\t\tRIF3_SYNC_A,\tSEL_DRIF3_0),\n\tPINMUX_IPSR_MSEL(IP1_11_8,\t\tHSCK3_C,\tSEL_HSCIF3_2),\n\tPINMUX_IPSR_MSEL(IP1_11_8,\t\tVI4_DATA5_A,\tSEL_VIN4_0),\n\n\tPINMUX_IPSR_GPSR(IP1_15_12,\t\tRPC_INT_N),\n\tPINMUX_IPSR_MSEL(IP1_15_12,\t\tRIF3_D0_A,\tSEL_DRIF3_0),\n\tPINMUX_IPSR_MSEL(IP1_15_12,\t\tHCTS3_N_C,\tSEL_HSCIF3_2),\n\tPINMUX_IPSR_MSEL(IP1_15_12,\t\tVI4_DATA6_A,\tSEL_VIN4_0),\n\n\tPINMUX_IPSR_GPSR(IP1_19_16,\t\tRPC_RESET_N),\n\tPINMUX_IPSR_MSEL(IP1_19_16,\t\tRIF3_D1_A,\tSEL_DRIF3_0),\n\tPINMUX_IPSR_MSEL(IP1_19_16,\t\tHRTS3_N_C,\tSEL_HSCIF3_2),\n\tPINMUX_IPSR_MSEL(IP1_19_16,\t\tVI4_DATA7_A,\tSEL_VIN4_0),\n\n\tPINMUX_IPSR_GPSR(IP1_23_20,\t\tAVB_RD0),\n\n\tPINMUX_IPSR_GPSR(IP1_27_24,\t\tAVB_RD1),\n\n\tPINMUX_IPSR_GPSR(IP1_31_28,\t\tAVB_RD2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2_3_0,\t\tAVB_TXCREFCLK),\n\n\tPINMUX_IPSR_GPSR(IP2_7_4,\t\tAVB_MDIO),\n\n\tPINMUX_IPSR_GPSR(IP2_11_8,\t\tAVB_MDC),\n\n\tPINMUX_IPSR_GPSR(IP2_15_12,\t\tBS_N),\n\tPINMUX_IPSR_MSEL(IP2_15_12,\t\tPWM0_A,\t\tSEL_PWM0_0),\n\tPINMUX_IPSR_GPSR(IP2_15_12,\t\tAVB_MAGIC),\n\tPINMUX_IPSR_GPSR(IP2_15_12,\t\tVI4_CLK),\n\tPINMUX_IPSR_GPSR(IP2_15_12,\t\tTX3_C),\n\tPINMUX_IPSR_MSEL(IP2_15_12,\t\tVI5_CLK_B,\tSEL_VIN5_1),\n\n\tPINMUX_IPSR_GPSR(IP2_19_16,\t\tRD_N),\n\tPINMUX_IPSR_MSEL(IP2_19_16,\t\tPWM1_A,\t\tSEL_PWM1_0),\n\tPINMUX_IPSR_GPSR(IP2_19_16,\t\tAVB_LINK),\n\tPINMUX_IPSR_GPSR(IP2_19_16,\t\tVI4_FIELD),\n\tPINMUX_IPSR_MSEL(IP2_19_16,\t\tRX3_C,\t\tSEL_SCIF3_2),\n\tPINMUX_IPSR_GPSR(IP2_19_16,\t\tFSCLKST2_N_A),\n\tPINMUX_IPSR_MSEL(IP2_19_16,\t\tVI5_DATA0_B,\tSEL_VIN5_1),\n\n\tPINMUX_IPSR_GPSR(IP2_23_20,\t\tRD_WR_N),\n\tPINMUX_IPSR_MSEL(IP2_23_20,\t\tSCL7_A,\t\tSEL_I2C7_0),\n\tPINMUX_IPSR_GPSR(IP2_23_20,\t\tAVB_AVTP_MATCH),\n\tPINMUX_IPSR_GPSR(IP2_23_20,\t\tVI4_VSYNC_N),\n\tPINMUX_IPSR_GPSR(IP2_23_20,\t\tTX5_B),\n\tPINMUX_IPSR_MSEL(IP2_23_20,\t\tSCK3_C,\t\tSEL_SCIF3_2),\n\tPINMUX_IPSR_MSEL(IP2_23_20,\t\tPWM5_A,\t\tSEL_PWM5_0),\n\n\tPINMUX_IPSR_GPSR(IP2_27_24,\t\tEX_WAIT0),\n\tPINMUX_IPSR_MSEL(IP2_27_24,\t\tSDA7_A,\t\tSEL_I2C7_0),\n\tPINMUX_IPSR_GPSR(IP2_27_24,\t\tAVB_AVTP_CAPTURE),\n\tPINMUX_IPSR_GPSR(IP2_27_24,\t\tVI4_HSYNC_N),\n\tPINMUX_IPSR_MSEL(IP2_27_24,\t\tRX5_B,\t\tSEL_SCIF5_1),\n\tPINMUX_IPSR_MSEL(IP2_27_24,\t\tPWM6_A,\t\tSEL_PWM6_0),\n\n\tPINMUX_IPSR_GPSR(IP2_31_28,\t\tA0),\n\tPINMUX_IPSR_GPSR(IP2_31_28,\t\tIRQ0),\n\tPINMUX_IPSR_MSEL(IP2_31_28,\t\tPWM2_A,\t\tSEL_PWM2_0),\n\tPINMUX_IPSR_MSEL(IP2_31_28,\t\tMSIOF3_SS1_B,\tSEL_MSIOF3_1),\n\tPINMUX_IPSR_MSEL(IP2_31_28,\t\tVI5_CLK_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP2_31_28,\t\tDU_CDE),\n\tPINMUX_IPSR_MSEL(IP2_31_28,\t\tHRX3_D,\t\tSEL_HSCIF3_3),\n\tPINMUX_IPSR_GPSR(IP2_31_28,\t\tIERX),\n\tPINMUX_IPSR_GPSR(IP2_31_28,\t\tQSTB_QHE),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3_3_0,\t\tA1),\n\tPINMUX_IPSR_GPSR(IP3_3_0,\t\tIRQ1),\n\tPINMUX_IPSR_MSEL(IP3_3_0,\t\tPWM3_A,\t\tSEL_PWM3_0),\n\tPINMUX_IPSR_GPSR(IP3_3_0,\t\tDU_DOTCLKIN1),\n\tPINMUX_IPSR_MSEL(IP3_3_0,\t\tVI5_DATA0_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP3_3_0,\t\tDU_DISP_CDE),\n\tPINMUX_IPSR_MSEL(IP3_3_0,\t\tSDA6_B,\t\tSEL_I2C6_1),\n\tPINMUX_IPSR_GPSR(IP3_3_0,\t\tIETX),\n\tPINMUX_IPSR_GPSR(IP3_3_0,\t\tQCPV_QDE),\n\n\tPINMUX_IPSR_GPSR(IP3_7_4,\t\tA2),\n\tPINMUX_IPSR_GPSR(IP3_7_4,\t\tIRQ2),\n\tPINMUX_IPSR_GPSR(IP3_7_4,\t\tAVB_AVTP_PPS),\n\tPINMUX_IPSR_GPSR(IP3_7_4,\t\tVI4_CLKENB),\n\tPINMUX_IPSR_MSEL(IP3_7_4,\t\tVI5_DATA1_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP3_7_4,\t\tDU_DISP),\n\tPINMUX_IPSR_MSEL(IP3_7_4,\t\tSCL6_B,\t\tSEL_I2C6_1),\n\tPINMUX_IPSR_GPSR(IP3_7_4,\t\tQSTVB_QVE),\n\n\tPINMUX_IPSR_GPSR(IP3_11_8,\t\tA3),\n\tPINMUX_IPSR_MSEL(IP3_11_8,\t\tCTS4_N_A,\tSEL_SCIF4_0),\n\tPINMUX_IPSR_MSEL(IP3_11_8,\t\tPWM4_A,\t\tSEL_PWM4_0),\n\tPINMUX_IPSR_GPSR(IP3_11_8,\t\tVI4_DATA12),\n\tPINMUX_IPSR_GPSR(IP3_11_8,\t\tDU_DOTCLKOUT0),\n\tPINMUX_IPSR_GPSR(IP3_11_8,\t\tHTX3_D),\n\tPINMUX_IPSR_GPSR(IP3_11_8,\t\tIECLK),\n\tPINMUX_IPSR_GPSR(IP3_11_8,\t\tLCDOUT12),\n\n\tPINMUX_IPSR_GPSR(IP3_15_12,\t\tA4),\n\tPINMUX_IPSR_MSEL(IP3_15_12,\t\tRTS4_N_A,\tSEL_SCIF4_0),\n\tPINMUX_IPSR_MSEL(IP3_15_12,\t\tMSIOF3_SYNC_B,\tSEL_MSIOF3_1),\n\tPINMUX_IPSR_GPSR(IP3_15_12,\t\tVI4_DATA8),\n\tPINMUX_IPSR_MSEL(IP3_15_12,\t\tPWM2_B,\t\tSEL_PWM2_1),\n\tPINMUX_IPSR_GPSR(IP3_15_12,\t\tDU_DG4),\n\tPINMUX_IPSR_MSEL(IP3_15_12,\t\tRIF2_CLK_B,\tSEL_DRIF2_1),\n\n\tPINMUX_IPSR_GPSR(IP3_19_16,\t\tA5),\n\tPINMUX_IPSR_MSEL(IP3_19_16,\t\tSCK4_A,\t\tSEL_SCIF4_0),\n\tPINMUX_IPSR_MSEL(IP3_19_16,\t\tMSIOF3_SCK_B,\tSEL_MSIOF3_1),\n\tPINMUX_IPSR_GPSR(IP3_19_16,\t\tVI4_DATA9),\n\tPINMUX_IPSR_MSEL(IP3_19_16,\t\tPWM3_B,\t\tSEL_PWM3_1),\n\tPINMUX_IPSR_MSEL(IP3_19_16,\t\tRIF2_SYNC_B,\tSEL_DRIF2_1),\n\tPINMUX_IPSR_GPSR(IP3_19_16,\t\tQPOLA),\n\n\tPINMUX_IPSR_GPSR(IP3_23_20,\t\tA6),\n\tPINMUX_IPSR_MSEL(IP3_23_20,\t\tRX4_A,\t\tSEL_SCIF4_0),\n\tPINMUX_IPSR_MSEL(IP3_23_20,\t\tMSIOF3_RXD_B,\tSEL_MSIOF3_1),\n\tPINMUX_IPSR_GPSR(IP3_23_20,\t\tVI4_DATA10),\n\tPINMUX_IPSR_MSEL(IP3_23_20,\t\tRIF2_D0_B,\tSEL_DRIF2_1),\n\n\tPINMUX_IPSR_GPSR(IP3_27_24,\t\tA7),\n\tPINMUX_IPSR_GPSR(IP3_27_24,\t\tTX4_A),\n\tPINMUX_IPSR_GPSR(IP3_27_24,\t\tMSIOF3_TXD_B),\n\tPINMUX_IPSR_GPSR(IP3_27_24,\t\tVI4_DATA11),\n\tPINMUX_IPSR_MSEL(IP3_27_24,\t\tRIF2_D1_B,\tSEL_DRIF2_1),\n\n\tPINMUX_IPSR_GPSR(IP3_31_28,\t\tA8),\n\tPINMUX_IPSR_MSEL(IP3_31_28,\t\tSDA6_A,\t\tSEL_I2C6_0),\n\tPINMUX_IPSR_MSEL(IP3_31_28,\t\tRX3_B,\t\tSEL_SCIF3_1),\n\tPINMUX_IPSR_MSEL(IP3_31_28,\t\tHRX4_C,\t\tSEL_HSCIF4_2),\n\tPINMUX_IPSR_MSEL(IP3_31_28,\t\tVI5_HSYNC_N_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP3_31_28,\t\tDU_HSYNC),\n\tPINMUX_IPSR_MSEL(IP3_31_28,\t\tVI4_DATA0_B,\tSEL_VIN4_1),\n\tPINMUX_IPSR_GPSR(IP3_31_28,\t\tQSTH_QHS),\n\n\t \n\tPINMUX_IPSR_GPSR(IP4_3_0,\t\tA9),\n\tPINMUX_IPSR_GPSR(IP4_3_0,\t\tTX5_A),\n\tPINMUX_IPSR_GPSR(IP4_3_0,\t\tIRQ3),\n\tPINMUX_IPSR_GPSR(IP4_3_0,\t\tVI4_DATA16),\n\tPINMUX_IPSR_MSEL(IP4_3_0,\t\tVI5_VSYNC_N_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP4_3_0,\t\tDU_DG7),\n\tPINMUX_IPSR_GPSR(IP4_3_0,\t\tLCDOUT15),\n\n\tPINMUX_IPSR_GPSR(IP4_7_4,\t\tA10),\n\tPINMUX_IPSR_GPSR(IP4_7_4,\t\tIRQ4),\n\tPINMUX_IPSR_MSEL(IP4_7_4,\t\tMSIOF2_SYNC_B,\tSEL_MSIOF2_1),\n\tPINMUX_IPSR_GPSR(IP4_7_4,\t\tVI4_DATA13),\n\tPINMUX_IPSR_MSEL(IP4_7_4,\t\tVI5_FIELD_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP4_7_4,\t\tDU_DG5),\n\tPINMUX_IPSR_GPSR(IP4_7_4,\t\tFSCLKST2_N_B),\n\tPINMUX_IPSR_GPSR(IP4_7_4,\t\tLCDOUT13),\n\n\tPINMUX_IPSR_GPSR(IP4_11_8,\t\tA11),\n\tPINMUX_IPSR_MSEL(IP4_11_8,\t\tSCL6_A,\t\tSEL_I2C6_0),\n\tPINMUX_IPSR_GPSR(IP4_11_8,\t\tTX3_B),\n\tPINMUX_IPSR_GPSR(IP4_11_8,\t\tHTX4_C),\n\tPINMUX_IPSR_GPSR(IP4_11_8,\t\tDU_VSYNC),\n\tPINMUX_IPSR_MSEL(IP4_11_8,\t\tVI4_DATA1_B,\tSEL_VIN4_1),\n\tPINMUX_IPSR_GPSR(IP4_11_8,\t\tQSTVA_QVS),\n\n\tPINMUX_IPSR_GPSR(IP4_15_12,\t\tA12),\n\tPINMUX_IPSR_MSEL(IP4_15_12,\t\tRX5_A,\t\tSEL_SCIF5_0),\n\tPINMUX_IPSR_GPSR(IP4_15_12,\t\tMSIOF2_SS2_B),\n\tPINMUX_IPSR_GPSR(IP4_15_12,\t\tVI4_DATA17),\n\tPINMUX_IPSR_MSEL(IP4_15_12,\t\tVI5_DATA3_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP4_15_12,\t\tDU_DG6),\n\tPINMUX_IPSR_GPSR(IP4_15_12,\t\tLCDOUT14),\n\n\tPINMUX_IPSR_GPSR(IP4_19_16,\t\tA13),\n\tPINMUX_IPSR_MSEL(IP4_19_16,\t\tSCK5_A,\t\tSEL_SCIF5_0),\n\tPINMUX_IPSR_MSEL(IP4_19_16,\t\tMSIOF2_SCK_B,\tSEL_MSIOF2_1),\n\tPINMUX_IPSR_GPSR(IP4_19_16,\t\tVI4_DATA14),\n\tPINMUX_IPSR_MSEL(IP4_19_16,\t\tHRX4_D,\t\tSEL_HSCIF4_3),\n\tPINMUX_IPSR_GPSR(IP4_19_16,\t\tDU_DB2),\n\tPINMUX_IPSR_GPSR(IP4_19_16,\t\tLCDOUT2),\n\n\tPINMUX_IPSR_GPSR(IP4_23_20,\t\tA14),\n\tPINMUX_IPSR_GPSR(IP4_23_20,\t\tMSIOF1_SS1),\n\tPINMUX_IPSR_MSEL(IP4_23_20,\t\tMSIOF2_RXD_B,\tSEL_MSIOF2_1),\n\tPINMUX_IPSR_GPSR(IP4_23_20,\t\tVI4_DATA15),\n\tPINMUX_IPSR_GPSR(IP4_23_20,\t\tHTX4_D),\n\tPINMUX_IPSR_GPSR(IP4_23_20,\t\tDU_DB3),\n\tPINMUX_IPSR_GPSR(IP4_23_20,\t\tLCDOUT3),\n\n\tPINMUX_IPSR_GPSR(IP4_27_24,\t\tA15),\n\tPINMUX_IPSR_GPSR(IP4_27_24,\t\tMSIOF1_SS2),\n\tPINMUX_IPSR_GPSR(IP4_27_24,\t\tMSIOF2_TXD_B),\n\tPINMUX_IPSR_GPSR(IP4_27_24,\t\tVI4_DATA18),\n\tPINMUX_IPSR_MSEL(IP4_27_24,\t\tVI5_DATA4_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP4_27_24,\t\tDU_DB4),\n\tPINMUX_IPSR_GPSR(IP4_27_24,\t\tLCDOUT4),\n\n\tPINMUX_IPSR_GPSR(IP4_31_28,\t\tA16),\n\tPINMUX_IPSR_GPSR(IP4_31_28,\t\tMSIOF1_SYNC),\n\tPINMUX_IPSR_GPSR(IP4_31_28,\t\tMSIOF2_SS1_B),\n\tPINMUX_IPSR_GPSR(IP4_31_28,\t\tVI4_DATA19),\n\tPINMUX_IPSR_MSEL(IP4_31_28,\t\tVI5_DATA5_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP4_31_28,\t\tDU_DB5),\n\tPINMUX_IPSR_GPSR(IP4_31_28,\t\tLCDOUT5),\n\n\t \n\tPINMUX_IPSR_GPSR(IP5_3_0,\t\tA17),\n\tPINMUX_IPSR_GPSR(IP5_3_0,\t\tMSIOF1_RXD),\n\tPINMUX_IPSR_GPSR(IP5_3_0,\t\tVI4_DATA20),\n\tPINMUX_IPSR_MSEL(IP5_3_0,\t\tVI5_DATA6_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP5_3_0,\t\tDU_DB6),\n\tPINMUX_IPSR_GPSR(IP5_3_0,\t\tLCDOUT6),\n\n\tPINMUX_IPSR_GPSR(IP5_7_4,\t\tA18),\n\tPINMUX_IPSR_GPSR(IP5_7_4,\t\tMSIOF1_TXD),\n\tPINMUX_IPSR_GPSR(IP5_7_4,\t\tVI4_DATA21),\n\tPINMUX_IPSR_MSEL(IP5_7_4,\t\tVI5_DATA7_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP5_7_4,\t\tDU_DB0),\n\tPINMUX_IPSR_MSEL(IP5_7_4,\t\tHRX4_E,\t\tSEL_HSCIF4_4),\n\tPINMUX_IPSR_GPSR(IP5_7_4,\t\tLCDOUT0),\n\n\tPINMUX_IPSR_GPSR(IP5_11_8,\t\tA19),\n\tPINMUX_IPSR_GPSR(IP5_11_8,\t\tMSIOF1_SCK),\n\tPINMUX_IPSR_GPSR(IP5_11_8,\t\tVI4_DATA22),\n\tPINMUX_IPSR_MSEL(IP5_11_8,\t\tVI5_DATA2_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP5_11_8,\t\tDU_DB1),\n\tPINMUX_IPSR_GPSR(IP5_11_8,\t\tHTX4_E),\n\tPINMUX_IPSR_GPSR(IP5_11_8,\t\tLCDOUT1),\n\n\tPINMUX_IPSR_GPSR(IP5_15_12,\t\tCS0_N),\n\tPINMUX_IPSR_GPSR(IP5_15_12,\t\tSCL5),\n\tPINMUX_IPSR_GPSR(IP5_15_12,\t\tDU_DR0),\n\tPINMUX_IPSR_MSEL(IP5_15_12,\t\tVI4_DATA2_B,\tSEL_VIN4_1),\n\tPINMUX_IPSR_GPSR(IP5_15_12,\t\tLCDOUT16),\n\n\tPINMUX_IPSR_GPSR(IP5_19_16,\t\tWE0_N),\n\tPINMUX_IPSR_GPSR(IP5_19_16,\t\tSDA5),\n\tPINMUX_IPSR_GPSR(IP5_19_16,\t\tDU_DR1),\n\tPINMUX_IPSR_MSEL(IP5_19_16,\t\tVI4_DATA3_B,\tSEL_VIN4_1),\n\tPINMUX_IPSR_GPSR(IP5_19_16,\t\tLCDOUT17),\n\n\tPINMUX_IPSR_GPSR(IP5_23_20,\t\tD0),\n\tPINMUX_IPSR_MSEL(IP5_23_20,\t\tMSIOF3_SCK_A,\tSEL_MSIOF3_0),\n\tPINMUX_IPSR_GPSR(IP5_23_20,\t\tDU_DR2),\n\tPINMUX_IPSR_MSEL(IP5_23_20,\t\tCTS4_N_C,\tSEL_SCIF4_2),\n\tPINMUX_IPSR_GPSR(IP5_23_20,\t\tLCDOUT18),\n\n\tPINMUX_IPSR_GPSR(IP5_27_24,\t\tD1),\n\tPINMUX_IPSR_MSEL(IP5_27_24,\t\tMSIOF3_SYNC_A,\tSEL_MSIOF3_0),\n\tPINMUX_IPSR_MSEL(IP5_27_24,\t\tSCK3_A,\t\tSEL_SCIF3_0),\n\tPINMUX_IPSR_GPSR(IP5_27_24,\t\tVI4_DATA23),\n\tPINMUX_IPSR_MSEL(IP5_27_24,\t\tVI5_CLKENB_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP5_27_24,\t\tDU_DB7),\n\tPINMUX_IPSR_MSEL(IP5_27_24,\t\tRTS4_N_C,\tSEL_SCIF4_2),\n\tPINMUX_IPSR_GPSR(IP5_27_24,\t\tLCDOUT7),\n\n\tPINMUX_IPSR_GPSR(IP5_31_28,\t\tD2),\n\tPINMUX_IPSR_MSEL(IP5_31_28,\t\tMSIOF3_RXD_A,\tSEL_MSIOF3_0),\n\tPINMUX_IPSR_MSEL(IP5_31_28,\t\tRX5_C,\t\tSEL_SCIF5_2),\n\tPINMUX_IPSR_MSEL(IP5_31_28,\t\tVI5_DATA14_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP5_31_28,\t\tDU_DR3),\n\tPINMUX_IPSR_MSEL(IP5_31_28,\t\tRX4_C,\t\tSEL_SCIF4_2),\n\tPINMUX_IPSR_GPSR(IP5_31_28,\t\tLCDOUT19),\n\n\t \n\tPINMUX_IPSR_GPSR(IP6_3_0,\t\tD3),\n\tPINMUX_IPSR_GPSR(IP6_3_0,\t\tMSIOF3_TXD_A),\n\tPINMUX_IPSR_GPSR(IP6_3_0,\t\tTX5_C),\n\tPINMUX_IPSR_MSEL(IP6_3_0,\t\tVI5_DATA15_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP6_3_0,\t\tDU_DR4),\n\tPINMUX_IPSR_GPSR(IP6_3_0,\t\tTX4_C),\n\tPINMUX_IPSR_GPSR(IP6_3_0,\t\tLCDOUT20),\n\n\tPINMUX_IPSR_GPSR(IP6_7_4,\t\tD4),\n\tPINMUX_IPSR_GPSR(IP6_7_4,\t\tCANFD1_TX),\n\tPINMUX_IPSR_MSEL(IP6_7_4,\t\tHSCK3_B,\tSEL_HSCIF3_1),\n\tPINMUX_IPSR_GPSR(IP6_7_4,\t\tCAN1_TX),\n\tPINMUX_IPSR_MSEL(IP6_7_4,\t\tRTS3_N_A,\tSEL_SCIF3_0),\n\tPINMUX_IPSR_GPSR(IP6_7_4,\t\tMSIOF3_SS2_A),\n\tPINMUX_IPSR_MSEL(IP6_7_4,\t\tVI5_DATA1_B,\tSEL_VIN5_1),\n\n\tPINMUX_IPSR_GPSR(IP6_11_8,\t\tD5),\n\tPINMUX_IPSR_MSEL(IP6_11_8,\t\tRX3_A,\t\tSEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP6_11_8,\t\tHRX3_B,\t\tSEL_HSCIF3_1),\n\tPINMUX_IPSR_GPSR(IP6_11_8,\t\tDU_DR5),\n\tPINMUX_IPSR_MSEL(IP6_11_8,\t\tVI4_DATA4_B,\tSEL_VIN4_1),\n\tPINMUX_IPSR_GPSR(IP6_11_8,\t\tLCDOUT21),\n\n\tPINMUX_IPSR_GPSR(IP6_15_12,\t\tD6),\n\tPINMUX_IPSR_GPSR(IP6_15_12,\t\tTX3_A),\n\tPINMUX_IPSR_GPSR(IP6_15_12,\t\tHTX3_B),\n\tPINMUX_IPSR_GPSR(IP6_15_12,\t\tDU_DR6),\n\tPINMUX_IPSR_MSEL(IP6_15_12,\t\tVI4_DATA5_B,\tSEL_VIN4_1),\n\tPINMUX_IPSR_GPSR(IP6_15_12,\t\tLCDOUT22),\n\n\tPINMUX_IPSR_GPSR(IP6_19_16,\t\tD7),\n\tPINMUX_IPSR_GPSR(IP6_19_16,\t\tCANFD1_RX),\n\tPINMUX_IPSR_GPSR(IP6_19_16,\t\tIRQ5),\n\tPINMUX_IPSR_GPSR(IP6_19_16,\t\tCAN1_RX),\n\tPINMUX_IPSR_MSEL(IP6_19_16,\t\tCTS3_N_A,\tSEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP6_19_16,\t\tVI5_DATA2_B,\tSEL_VIN5_1),\n\n\tPINMUX_IPSR_GPSR(IP6_23_20,\t\tD8),\n\tPINMUX_IPSR_MSEL(IP6_23_20,\t\tMSIOF2_SCK_A,\tSEL_MSIOF2_0),\n\tPINMUX_IPSR_MSEL(IP6_23_20,\t\tSCK4_B,\t\tSEL_SCIF4_1),\n\tPINMUX_IPSR_MSEL(IP6_23_20,\t\tVI5_DATA12_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP6_23_20,\t\tDU_DR7),\n\tPINMUX_IPSR_MSEL(IP6_23_20,\t\tRIF3_CLK_B,\tSEL_DRIF3_1),\n\tPINMUX_IPSR_MSEL(IP6_23_20,\t\tHCTS3_N_E,\tSEL_HSCIF3_4),\n\tPINMUX_IPSR_GPSR(IP6_23_20,\t\tLCDOUT23),\n\n\tPINMUX_IPSR_GPSR(IP6_27_24,\t\tD9),\n\tPINMUX_IPSR_MSEL(IP6_27_24,\t\tMSIOF2_SYNC_A,\tSEL_MSIOF2_0),\n\tPINMUX_IPSR_MSEL(IP6_27_24,\t\tVI5_DATA10_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP6_27_24,\t\tDU_DG0),\n\tPINMUX_IPSR_MSEL(IP6_27_24,\t\tRIF3_SYNC_B,\tSEL_DRIF3_1),\n\tPINMUX_IPSR_MSEL(IP6_27_24,\t\tHRX3_E,\t\tSEL_HSCIF3_4),\n\tPINMUX_IPSR_GPSR(IP6_27_24,\t\tLCDOUT8),\n\n\tPINMUX_IPSR_GPSR(IP6_31_28,\t\tD10),\n\tPINMUX_IPSR_MSEL(IP6_31_28,\t\tMSIOF2_RXD_A,\tSEL_MSIOF2_0),\n\tPINMUX_IPSR_MSEL(IP6_31_28,\t\tVI5_DATA13_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP6_31_28,\t\tDU_DG1),\n\tPINMUX_IPSR_MSEL(IP6_31_28,\t\tRIF3_D0_B,\tSEL_DRIF3_1),\n\tPINMUX_IPSR_GPSR(IP6_31_28,\t\tHTX3_E),\n\tPINMUX_IPSR_GPSR(IP6_31_28,\t\tLCDOUT9),\n\n\t \n\tPINMUX_IPSR_GPSR(IP7_3_0,\t\tD11),\n\tPINMUX_IPSR_GPSR(IP7_3_0,\t\tMSIOF2_TXD_A),\n\tPINMUX_IPSR_MSEL(IP7_3_0,\t\tVI5_DATA11_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_GPSR(IP7_3_0,\t\tDU_DG2),\n\tPINMUX_IPSR_MSEL(IP7_3_0,\t\tRIF3_D1_B,\tSEL_DRIF3_1),\n\tPINMUX_IPSR_MSEL(IP7_3_0,\t\tHRTS3_N_E,\tSEL_HSCIF3_4),\n\tPINMUX_IPSR_GPSR(IP7_3_0,\t\tLCDOUT10),\n\n\tPINMUX_IPSR_GPSR(IP7_7_4,\t\tD12),\n\tPINMUX_IPSR_GPSR(IP7_7_4,\t\tCANFD0_TX),\n\tPINMUX_IPSR_GPSR(IP7_7_4,\t\tTX4_B),\n\tPINMUX_IPSR_GPSR(IP7_7_4,\t\tCAN0_TX),\n\tPINMUX_IPSR_MSEL(IP7_7_4,\t\tVI5_DATA8_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_MSEL(IP7_7_4,\t\tVI5_DATA3_B,\tSEL_VIN5_1),\n\n\tPINMUX_IPSR_GPSR(IP7_11_8,\t\tD13),\n\tPINMUX_IPSR_GPSR(IP7_11_8,\t\tCANFD0_RX),\n\tPINMUX_IPSR_MSEL(IP7_11_8,\t\tRX4_B,\t\tSEL_SCIF4_1),\n\tPINMUX_IPSR_GPSR(IP7_11_8,\t\tCAN0_RX),\n\tPINMUX_IPSR_MSEL(IP7_11_8,\t\tVI5_DATA9_A,\tSEL_VIN5_0),\n\tPINMUX_IPSR_MSEL(IP7_11_8,\t\tSCL7_B,\t\tSEL_I2C7_1),\n\tPINMUX_IPSR_MSEL(IP7_11_8,\t\tVI5_DATA4_B,\tSEL_VIN5_1),\n\n\tPINMUX_IPSR_GPSR(IP7_15_12,\t\tD14),\n\tPINMUX_IPSR_GPSR(IP7_15_12,\t\tCAN_CLK),\n\tPINMUX_IPSR_MSEL(IP7_15_12,\t\tHRX3_A,\t\tSEL_HSCIF3_0),\n\tPINMUX_IPSR_GPSR(IP7_15_12,\t\tMSIOF2_SS2_A),\n\tPINMUX_IPSR_MSEL(IP7_15_12,\t\tSDA7_B,\t\tSEL_I2C7_1),\n\tPINMUX_IPSR_MSEL(IP7_15_12,\t\tVI5_DATA5_B,\tSEL_VIN5_1),\n\n\tPINMUX_IPSR_GPSR(IP7_19_16,\t\tD15),\n\tPINMUX_IPSR_GPSR(IP7_19_16,\t\tMSIOF2_SS1_A),\n\tPINMUX_IPSR_GPSR(IP7_19_16,\t\tHTX3_A),\n\tPINMUX_IPSR_GPSR(IP7_19_16,\t\tMSIOF3_SS1_A),\n\tPINMUX_IPSR_GPSR(IP7_19_16,\t\tDU_DG3),\n\tPINMUX_IPSR_GPSR(IP7_19_16,\t\tLCDOUT11),\n\n\tPINMUX_IPSR_GPSR(IP7_23_20,\t\tSCL4),\n\tPINMUX_IPSR_GPSR(IP7_23_20,\t\tCS1_N_A26),\n\tPINMUX_IPSR_GPSR(IP7_23_20,\t\tDU_DOTCLKIN0),\n\tPINMUX_IPSR_MSEL(IP7_23_20,\t\tVI4_DATA6_B,\tSEL_VIN4_1),\n\tPINMUX_IPSR_MSEL(IP7_23_20,\t\tVI5_DATA6_B,\tSEL_VIN5_1),\n\tPINMUX_IPSR_GPSR(IP7_23_20,\t\tQCLK),\n\n\tPINMUX_IPSR_GPSR(IP7_27_24,\t\tSDA4),\n\tPINMUX_IPSR_GPSR(IP7_27_24,\t\tWE1_N),\n\tPINMUX_IPSR_MSEL(IP7_27_24,\t\tVI4_DATA7_B,\tSEL_VIN4_1),\n\tPINMUX_IPSR_MSEL(IP7_27_24,\t\tVI5_DATA7_B,\tSEL_VIN5_1),\n\tPINMUX_IPSR_GPSR(IP7_27_24,\t\tQPOLB),\n\n\tPINMUX_IPSR_GPSR(IP7_31_28,\t\tSD0_CLK),\n\tPINMUX_IPSR_GPSR(IP7_31_28,\t\tNFDATA8),\n\tPINMUX_IPSR_MSEL(IP7_31_28,\t\tSCL1_C,\t\tSEL_I2C1_2),\n\tPINMUX_IPSR_MSEL(IP7_31_28,\t\tHSCK1_B,\tSEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP7_31_28,\t\tSDA2_E,\t\tSEL_I2C2_4),\n\tPINMUX_IPSR_MSEL(IP7_31_28,\t\tFMCLK_B,\tSEL_FM_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP8_3_0,\t\tSD0_CMD),\n\tPINMUX_IPSR_GPSR(IP8_3_0,\t\tNFDATA9),\n\tPINMUX_IPSR_MSEL(IP8_3_0,\t\tHRX1_B,\t\tSEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP8_3_0,\t\tSPEEDIN_B,\tSEL_SPEED_PULSE_IF_1),\n\n\tPINMUX_IPSR_GPSR(IP8_7_4,\t\tSD0_DAT0),\n\tPINMUX_IPSR_GPSR(IP8_7_4,\t\tNFDATA10),\n\tPINMUX_IPSR_GPSR(IP8_7_4,\t\tHTX1_B),\n\tPINMUX_IPSR_MSEL(IP8_7_4,\t\tREMOCON_B,\tSEL_REMOCON_1),\n\n\tPINMUX_IPSR_GPSR(IP8_11_8,\t\tSD0_DAT1),\n\tPINMUX_IPSR_GPSR(IP8_11_8,\t\tNFDATA11),\n\tPINMUX_IPSR_MSEL(IP8_11_8,\t\tSDA2_C,\t\tSEL_I2C2_2),\n\tPINMUX_IPSR_MSEL(IP8_11_8,\t\tHCTS1_N_B,\tSEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP8_11_8,\t\tFMIN_B,\t\tSEL_FM_1),\n\n\tPINMUX_IPSR_GPSR(IP8_15_12,\t\tSD0_DAT2),\n\tPINMUX_IPSR_GPSR(IP8_15_12,\t\tNFDATA12),\n\tPINMUX_IPSR_MSEL(IP8_15_12,\t\tSCL2_C,\t\tSEL_I2C2_2),\n\tPINMUX_IPSR_MSEL(IP8_15_12,\t\tHRTS1_N_B,\tSEL_HSCIF1_1),\n\tPINMUX_IPSR_GPSR(IP8_15_12,\t\tBPFCLK_B),\n\n\tPINMUX_IPSR_GPSR(IP8_19_16,\t\tSD0_DAT3),\n\tPINMUX_IPSR_GPSR(IP8_19_16,\t\tNFDATA13),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\t\tSDA1_C,\t\tSEL_I2C1_2),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\t\tSCL2_E,\t\tSEL_I2C2_4),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\t\tSPEEDIN_C,\tSEL_SPEED_PULSE_IF_2),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\t\tREMOCON_C,\tSEL_REMOCON_2),\n\n\tPINMUX_IPSR_GPSR(IP8_23_20,\t\tSD1_CLK),\n\tPINMUX_IPSR_MSEL(IP8_23_20,\t\tNFDATA14_B,\tSEL_NDF_1),\n\n\tPINMUX_IPSR_GPSR(IP8_27_24,\t\tSD1_CMD),\n\tPINMUX_IPSR_MSEL(IP8_27_24,\t\tNFDATA15_B,\tSEL_NDF_1),\n\n\tPINMUX_IPSR_GPSR(IP8_31_28,\t\tSD1_DAT0),\n\tPINMUX_IPSR_MSEL(IP8_31_28,\t\tNFWP_N_B,\tSEL_NDF_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP9_3_0,\t\tSD1_DAT1),\n\tPINMUX_IPSR_MSEL(IP9_3_0,\t\tNFCE_N_B,\tSEL_NDF_1),\n\n\tPINMUX_IPSR_GPSR(IP9_7_4,\t\tSD1_DAT2),\n\tPINMUX_IPSR_MSEL(IP9_7_4,\t\tNFALE_B,\tSEL_NDF_1),\n\n\tPINMUX_IPSR_GPSR(IP9_11_8,\t\tSD1_DAT3),\n\tPINMUX_IPSR_MSEL(IP9_11_8,\t\tNFRB_N_B,\tSEL_NDF_1),\n\n\tPINMUX_IPSR_GPSR(IP9_15_12,\t\tSD3_CLK),\n\tPINMUX_IPSR_GPSR(IP9_15_12,\t\tNFWE_N),\n\n\tPINMUX_IPSR_GPSR(IP9_19_16,\t\tSD3_CMD),\n\tPINMUX_IPSR_GPSR(IP9_19_16,\t\tNFRE_N),\n\n\tPINMUX_IPSR_GPSR(IP9_23_20,\t\tSD3_DAT0),\n\tPINMUX_IPSR_GPSR(IP9_23_20,\t\tNFDATA0),\n\n\tPINMUX_IPSR_GPSR(IP9_27_24,\t\tSD3_DAT1),\n\tPINMUX_IPSR_GPSR(IP9_27_24,\t\tNFDATA1),\n\n\tPINMUX_IPSR_GPSR(IP9_31_28,\t\tSD3_DAT2),\n\tPINMUX_IPSR_GPSR(IP9_31_28,\t\tNFDATA2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP10_3_0,\t\tSD3_DAT3),\n\tPINMUX_IPSR_GPSR(IP10_3_0,\t\tNFDATA3),\n\n\tPINMUX_IPSR_GPSR(IP10_7_4,\t\tSD3_DAT4),\n\tPINMUX_IPSR_GPSR(IP10_7_4,\t\tNFDATA4),\n\n\tPINMUX_IPSR_GPSR(IP10_11_8,\t\tSD3_DAT5),\n\tPINMUX_IPSR_GPSR(IP10_11_8,\t\tNFDATA5),\n\n\tPINMUX_IPSR_GPSR(IP10_15_12,\t\tSD3_DAT6),\n\tPINMUX_IPSR_GPSR(IP10_15_12,\t\tNFDATA6),\n\n\tPINMUX_IPSR_GPSR(IP10_19_16,\t\tSD3_DAT7),\n\tPINMUX_IPSR_GPSR(IP10_19_16,\t\tNFDATA7),\n\n\tPINMUX_IPSR_GPSR(IP10_23_20,\t\tSD3_DS),\n\tPINMUX_IPSR_GPSR(IP10_23_20,\t\tNFCLE),\n\n\tPINMUX_IPSR_GPSR(IP10_27_24,\t\tSD0_CD),\n\tPINMUX_IPSR_MSEL(IP10_27_24,\t\tNFALE_A,\tSEL_NDF_0),\n\tPINMUX_IPSR_GPSR(IP10_27_24,\t\tSD3_CD),\n\tPINMUX_IPSR_MSEL(IP10_27_24,\t\tRIF0_CLK_B,\tSEL_DRIF0_1),\n\tPINMUX_IPSR_MSEL(IP10_27_24,\t\tSCL2_B,\t\tSEL_I2C2_1),\n\tPINMUX_IPSR_MSEL(IP10_27_24,\t\tTCLK1_A,\tSEL_TIMER_TMU_0),\n\tPINMUX_IPSR_MSEL(IP10_27_24,\t\tSSI_SCK2_B,\tSEL_SSI2_1),\n\tPINMUX_IPSR_GPSR(IP10_27_24,\t\tTS_SCK0),\n\n\tPINMUX_IPSR_GPSR(IP10_31_28,\t\tSD0_WP),\n\tPINMUX_IPSR_MSEL(IP10_31_28,\t\tNFRB_N_A,\tSEL_NDF_0),\n\tPINMUX_IPSR_GPSR(IP10_31_28,\t\tSD3_WP),\n\tPINMUX_IPSR_MSEL(IP10_31_28,\t\tRIF0_D0_B,\tSEL_DRIF0_1),\n\tPINMUX_IPSR_MSEL(IP10_31_28,\t\tSDA2_B,\t\tSEL_I2C2_1),\n\tPINMUX_IPSR_MSEL(IP10_31_28,\t\tTCLK2_A,\tSEL_TIMER_TMU_0),\n\tPINMUX_IPSR_MSEL(IP10_31_28,\t\tSSI_WS2_B,\tSEL_SSI2_1),\n\tPINMUX_IPSR_GPSR(IP10_31_28,\t\tTS_SDAT0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP11_3_0,\t\tSD1_CD),\n\tPINMUX_IPSR_MSEL(IP11_3_0,\t\tNFCE_N_A,\tSEL_NDF_0),\n\tPINMUX_IPSR_GPSR(IP11_3_0,\t\tSSI_SCK1),\n\tPINMUX_IPSR_MSEL(IP11_3_0,\t\tRIF0_D1_B,\tSEL_DRIF0_1),\n\tPINMUX_IPSR_GPSR(IP11_3_0,\t\tTS_SDEN0),\n\n\tPINMUX_IPSR_GPSR(IP11_7_4,\t\tSD1_WP),\n\tPINMUX_IPSR_MSEL(IP11_7_4,\t\tNFWP_N_A,\tSEL_NDF_0),\n\tPINMUX_IPSR_GPSR(IP11_7_4,\t\tSSI_WS1),\n\tPINMUX_IPSR_MSEL(IP11_7_4,\t\tRIF0_SYNC_B,\tSEL_DRIF0_1),\n\tPINMUX_IPSR_GPSR(IP11_7_4,\t\tTS_SPSYNC0),\n\n\tPINMUX_IPSR_MSEL(IP11_11_8,\t\tRX0_A,\t\tSEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP11_11_8,\t\tHRX1_A,\t\tSEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP11_11_8,\t\tSSI_SCK2_A,\tSEL_SSI2_0),\n\tPINMUX_IPSR_GPSR(IP11_11_8,\t\tRIF1_SYNC),\n\tPINMUX_IPSR_GPSR(IP11_11_8,\t\tTS_SCK1),\n\n\tPINMUX_IPSR_MSEL(IP11_15_12,\t\tTX0_A,\t\tSEL_SCIF0_0),\n\tPINMUX_IPSR_GPSR(IP11_15_12,\t\tHTX1_A),\n\tPINMUX_IPSR_MSEL(IP11_15_12,\t\tSSI_WS2_A,\tSEL_SSI2_0),\n\tPINMUX_IPSR_GPSR(IP11_15_12,\t\tRIF1_D0),\n\tPINMUX_IPSR_GPSR(IP11_15_12,\t\tTS_SDAT1),\n\n\tPINMUX_IPSR_MSEL(IP11_19_16,\t\tCTS0_N_A,\tSEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP11_19_16,\t\tNFDATA14_A,\tSEL_NDF_0),\n\tPINMUX_IPSR_GPSR(IP11_19_16,\t\tAUDIO_CLKOUT_A),\n\tPINMUX_IPSR_GPSR(IP11_19_16,\t\tRIF1_D1),\n\tPINMUX_IPSR_MSEL(IP11_19_16,\t\tSCIF_CLK_A,\tSEL_SCIF_0),\n\tPINMUX_IPSR_MSEL(IP11_19_16,\t\tFMCLK_A,\tSEL_FM_0),\n\n\tPINMUX_IPSR_MSEL(IP11_23_20,\t\tRTS0_N_A,\tSEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP11_23_20,\t\tNFDATA15_A,\tSEL_NDF_0),\n\tPINMUX_IPSR_GPSR(IP11_23_20,\t\tAUDIO_CLKOUT1_A),\n\tPINMUX_IPSR_GPSR(IP11_23_20,\t\tRIF1_CLK),\n\tPINMUX_IPSR_MSEL(IP11_23_20,\t\tSCL2_A,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP11_23_20,\t\tFMIN_A,\t\tSEL_FM_0),\n\n\tPINMUX_IPSR_MSEL(IP11_27_24,\t\tSCK0_A,\t\tSEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\t\tHSCK1_A,\tSEL_HSCIF1_0),\n\tPINMUX_IPSR_GPSR(IP11_27_24,\t\tUSB3HS0_ID),\n\tPINMUX_IPSR_GPSR(IP11_27_24,\t\tRTS1_N),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\t\tSDA2_A,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP11_27_24,\t\tFMCLK_C,\tSEL_FM_2),\n\tPINMUX_IPSR_GPSR(IP11_27_24,\t\tUSB0_ID),\n\n\tPINMUX_IPSR_GPSR(IP11_31_28,\t\tRX1),\n\tPINMUX_IPSR_MSEL(IP11_31_28,\t\tHRX2_B,\t\tSEL_HSCIF2_1),\n\tPINMUX_IPSR_MSEL(IP11_31_28,\t\tSSI_SCK9_B,\tSEL_SSI9_1),\n\tPINMUX_IPSR_GPSR(IP11_31_28,\t\tAUDIO_CLKOUT1_B),\n\n\t \n\tPINMUX_IPSR_GPSR(IP12_3_0,\t\tTX1),\n\tPINMUX_IPSR_GPSR(IP12_3_0,\t\tHTX2_B),\n\tPINMUX_IPSR_MSEL(IP12_3_0,\t\tSSI_WS9_B,\tSEL_SSI9_1),\n\tPINMUX_IPSR_GPSR(IP12_3_0,\t\tAUDIO_CLKOUT3_B),\n\n\tPINMUX_IPSR_MSEL(IP12_7_4,\t\tSCK2_A,\t\tSEL_SCIF2_0),\n\tPINMUX_IPSR_MSEL(IP12_7_4,\t\tHSCK0_A,\tSEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP12_7_4,\t\tAUDIO_CLKB_A,\tSEL_ADGB_0),\n\tPINMUX_IPSR_GPSR(IP12_7_4,\t\tCTS1_N),\n\tPINMUX_IPSR_MSEL(IP12_7_4,\t\tRIF0_CLK_A,\tSEL_DRIF0_0),\n\tPINMUX_IPSR_MSEL(IP12_7_4,\t\tREMOCON_A,\tSEL_REMOCON_0),\n\tPINMUX_IPSR_MSEL(IP12_7_4,\t\tSCIF_CLK_B,\tSEL_SCIF_1),\n\n\tPINMUX_IPSR_MSEL(IP12_11_8,\t\tTX2_A,\t\tSEL_SCIF2_0),\n\tPINMUX_IPSR_MSEL(IP12_11_8,\t\tHRX0_A,\t\tSEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP12_11_8,\t\tAUDIO_CLKOUT2_A),\n\tPINMUX_IPSR_MSEL(IP12_11_8,\t\tSCL1_A,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP12_11_8,\t\tFSO_CFE_0_N_A,\tSEL_FSO_0),\n\tPINMUX_IPSR_GPSR(IP12_11_8,\t\tTS_SDEN1),\n\n\tPINMUX_IPSR_MSEL(IP12_15_12,\t\tRX2_A,\t\tSEL_SCIF2_0),\n\tPINMUX_IPSR_GPSR(IP12_15_12,\t\tHTX0_A),\n\tPINMUX_IPSR_GPSR(IP12_15_12,\t\tAUDIO_CLKOUT3_A),\n\tPINMUX_IPSR_MSEL(IP12_15_12,\t\tSDA1_A,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP12_15_12,\t\tFSO_CFE_1_N_A,\tSEL_FSO_0),\n\tPINMUX_IPSR_GPSR(IP12_15_12,\t\tTS_SPSYNC1),\n\n\tPINMUX_IPSR_GPSR(IP12_19_16,\t\tMSIOF0_SCK),\n\tPINMUX_IPSR_GPSR(IP12_19_16,\t\tSSI_SCK78),\n\n\tPINMUX_IPSR_GPSR(IP12_23_20,\t\tMSIOF0_RXD),\n\tPINMUX_IPSR_GPSR(IP12_23_20,\t\tSSI_WS78),\n\tPINMUX_IPSR_MSEL(IP12_23_20,\t\tTX2_B,\t\tSEL_SCIF2_1),\n\n\tPINMUX_IPSR_GPSR(IP12_27_24,\t\tMSIOF0_TXD),\n\tPINMUX_IPSR_GPSR(IP12_27_24,\t\tSSI_SDATA7),\n\tPINMUX_IPSR_MSEL(IP12_27_24,\t\tRX2_B,\t\tSEL_SCIF2_1),\n\n\tPINMUX_IPSR_GPSR(IP12_31_28,\t\tMSIOF0_SYNC),\n\tPINMUX_IPSR_GPSR(IP12_31_28,\t\tAUDIO_CLKOUT_B),\n\tPINMUX_IPSR_GPSR(IP12_31_28,\t\tSSI_SDATA8),\n\n\t \n\tPINMUX_IPSR_GPSR(IP13_3_0,\t\tMSIOF0_SS1),\n\tPINMUX_IPSR_MSEL(IP13_3_0,\t\tHRX2_A,\t\tSEL_HSCIF2_0),\n\tPINMUX_IPSR_GPSR(IP13_3_0,\t\tSSI_SCK4),\n\tPINMUX_IPSR_MSEL(IP13_3_0,\t\tHCTS0_N_A,\tSEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP13_3_0,\t\tBPFCLK_C),\n\tPINMUX_IPSR_MSEL(IP13_3_0,\t\tSPEEDIN_A,\tSEL_SPEED_PULSE_IF_0),\n\n\tPINMUX_IPSR_GPSR(IP13_7_4,\t\tMSIOF0_SS2),\n\tPINMUX_IPSR_GPSR(IP13_7_4,\t\tHTX2_A),\n\tPINMUX_IPSR_GPSR(IP13_7_4,\t\tSSI_WS4),\n\tPINMUX_IPSR_MSEL(IP13_7_4,\t\tHRTS0_N_A,\tSEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP13_7_4,\t\tFMIN_C,\t\tSEL_FM_2),\n\tPINMUX_IPSR_GPSR(IP13_7_4,\t\tBPFCLK_A),\n\n\tPINMUX_IPSR_GPSR(IP13_11_8,\t\tSSI_SDATA9),\n\tPINMUX_IPSR_MSEL(IP13_11_8,\t\tAUDIO_CLKC_A,\tSEL_ADGC_0),\n\tPINMUX_IPSR_GPSR(IP13_11_8,\t\tSCK1),\n\n\tPINMUX_IPSR_GPSR(IP13_15_12,\t\tMLB_CLK),\n\tPINMUX_IPSR_MSEL(IP13_15_12,\t\tRX0_B,\t\tSEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP13_15_12,\t\tRIF0_D0_A,\tSEL_DRIF0_0),\n\tPINMUX_IPSR_MSEL(IP13_15_12,\t\tSCL1_B,\t\tSEL_I2C1_1),\n\tPINMUX_IPSR_MSEL(IP13_15_12,\t\tTCLK1_B,\tSEL_TIMER_TMU_1),\n\tPINMUX_IPSR_GPSR(IP13_15_12,\t\tSIM0_RST_A),\n\n\tPINMUX_IPSR_GPSR(IP13_19_16,\t\tMLB_SIG),\n\tPINMUX_IPSR_MSEL(IP13_19_16,\t\tSCK0_B,\t\tSEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP13_19_16,\t\tRIF0_D1_A,\tSEL_DRIF0_0),\n\tPINMUX_IPSR_MSEL(IP13_19_16,\t\tSDA1_B,\t\tSEL_I2C1_1),\n\tPINMUX_IPSR_MSEL(IP13_19_16,\t\tTCLK2_B,\tSEL_TIMER_TMU_1),\n\tPINMUX_IPSR_MSEL(IP13_19_16,\t\tSIM0_D_A,\tSEL_SIMCARD_0),\n\n\tPINMUX_IPSR_GPSR(IP13_23_20,\t\tMLB_DAT),\n\tPINMUX_IPSR_MSEL(IP13_23_20,\t\tTX0_B,\t\tSEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP13_23_20,\t\tRIF0_SYNC_A,\tSEL_DRIF0_0),\n\tPINMUX_IPSR_GPSR(IP13_23_20,\t\tSIM0_CLK_A),\n\n\tPINMUX_IPSR_GPSR(IP13_27_24,\t\tSSI_SCK01239),\n\n\tPINMUX_IPSR_GPSR(IP13_31_28,\t\tSSI_WS01239),\n\n\t \n\tPINMUX_IPSR_GPSR(IP14_3_0,\t\tSSI_SDATA0),\n\n\tPINMUX_IPSR_GPSR(IP14_7_4,\t\tSSI_SDATA1),\n\tPINMUX_IPSR_MSEL(IP14_7_4,\t\tAUDIO_CLKC_B,\tSEL_ADGC_1),\n\tPINMUX_IPSR_MSEL(IP14_7_4,\t\tPWM0_B,\t\tSEL_PWM0_1),\n\n\tPINMUX_IPSR_GPSR(IP14_11_8,\t\tSSI_SDATA2),\n\tPINMUX_IPSR_GPSR(IP14_11_8,\t\tAUDIO_CLKOUT2_B),\n\tPINMUX_IPSR_MSEL(IP14_11_8,\t\tSSI_SCK9_A,\tSEL_SSI9_0),\n\tPINMUX_IPSR_MSEL(IP14_11_8,\t\tPWM1_B,\t\tSEL_PWM1_1),\n\n\tPINMUX_IPSR_GPSR(IP14_15_12,\t\tSSI_SCK349),\n\tPINMUX_IPSR_MSEL(IP14_15_12,\t\tPWM2_C,\t\tSEL_PWM2_2),\n\n\tPINMUX_IPSR_GPSR(IP14_19_16,\t\tSSI_WS349),\n\tPINMUX_IPSR_MSEL(IP14_19_16,\t\tPWM3_C,\t\tSEL_PWM3_2),\n\n\tPINMUX_IPSR_GPSR(IP14_23_20,\t\tSSI_SDATA3),\n\tPINMUX_IPSR_GPSR(IP14_23_20,\t\tAUDIO_CLKOUT1_C),\n\tPINMUX_IPSR_MSEL(IP14_23_20,\t\tAUDIO_CLKB_B,\tSEL_ADGB_1),\n\tPINMUX_IPSR_MSEL(IP14_23_20,\t\tPWM4_B,\t\tSEL_PWM4_1),\n\n\tPINMUX_IPSR_GPSR(IP14_27_24,\t\tSSI_SDATA4),\n\tPINMUX_IPSR_MSEL(IP14_27_24,\t\tSSI_WS9_A,\tSEL_SSI9_0),\n\tPINMUX_IPSR_MSEL(IP14_27_24,\t\tPWM5_B,\t\tSEL_PWM5_1),\n\n\tPINMUX_IPSR_GPSR(IP14_31_28,\t\tSSI_SCK5),\n\tPINMUX_IPSR_MSEL(IP14_31_28,\t\tHRX0_B,\t\tSEL_HSCIF0_1),\n\tPINMUX_IPSR_GPSR(IP14_31_28,\t\tUSB0_PWEN_B),\n\tPINMUX_IPSR_MSEL(IP14_31_28,\t\tSCL2_D,\t\tSEL_I2C2_3),\n\tPINMUX_IPSR_MSEL(IP14_31_28,\t\tPWM6_B,\t\tSEL_PWM6_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP15_3_0,\t\tSSI_WS5),\n\tPINMUX_IPSR_GPSR(IP15_3_0,\t\tHTX0_B),\n\tPINMUX_IPSR_MSEL(IP15_3_0,\t\tUSB0_OVC_B,\tSEL_USB_20_CH0_1),\n\tPINMUX_IPSR_MSEL(IP15_3_0,\t\tSDA2_D,\t\tSEL_I2C2_3),\n\n\tPINMUX_IPSR_GPSR(IP15_7_4,\t\tSSI_SDATA5),\n\tPINMUX_IPSR_MSEL(IP15_7_4,\t\tHSCK0_B,\tSEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP15_7_4,\t\tAUDIO_CLKB_C,\tSEL_ADGB_2),\n\tPINMUX_IPSR_GPSR(IP15_7_4,\t\tTPU0TO0),\n\n\tPINMUX_IPSR_GPSR(IP15_11_8,\t\tSSI_SCK6),\n\tPINMUX_IPSR_MSEL(IP15_11_8,\t\tHSCK2_A,\tSEL_HSCIF2_0),\n\tPINMUX_IPSR_MSEL(IP15_11_8,\t\tAUDIO_CLKC_C,\tSEL_ADGC_2),\n\tPINMUX_IPSR_GPSR(IP15_11_8,\t\tTPU0TO1),\n\tPINMUX_IPSR_MSEL(IP15_11_8,\t\tFSO_CFE_0_N_B,\tSEL_FSO_1),\n\tPINMUX_IPSR_GPSR(IP15_11_8,\t\tSIM0_RST_B),\n\n\tPINMUX_IPSR_GPSR(IP15_15_12,\t\tSSI_WS6),\n\tPINMUX_IPSR_MSEL(IP15_15_12,\t\tHCTS2_N_A,\tSEL_HSCIF2_0),\n\tPINMUX_IPSR_GPSR(IP15_15_12,\t\tAUDIO_CLKOUT2_C),\n\tPINMUX_IPSR_GPSR(IP15_15_12,\t\tTPU0TO2),\n\tPINMUX_IPSR_MSEL(IP15_15_12,\t\tSDA1_D,\t\tSEL_I2C1_3),\n\tPINMUX_IPSR_MSEL(IP15_15_12,\t\tFSO_CFE_1_N_B,\tSEL_FSO_1),\n\tPINMUX_IPSR_MSEL(IP15_15_12,\t\tSIM0_D_B,\tSEL_SIMCARD_1),\n\n\tPINMUX_IPSR_GPSR(IP15_19_16,\t\tSSI_SDATA6),\n\tPINMUX_IPSR_MSEL(IP15_19_16,\t\tHRTS2_N_A,\tSEL_HSCIF2_0),\n\tPINMUX_IPSR_GPSR(IP15_19_16,\t\tAUDIO_CLKOUT3_C),\n\tPINMUX_IPSR_GPSR(IP15_19_16,\t\tTPU0TO3),\n\tPINMUX_IPSR_MSEL(IP15_19_16,\t\tSCL1_D,\t\tSEL_I2C1_3),\n\tPINMUX_IPSR_MSEL(IP15_19_16,\t\tFSO_TOE_N_B,\tSEL_FSO_1),\n\tPINMUX_IPSR_GPSR(IP15_19_16,\t\tSIM0_CLK_B),\n\n\tPINMUX_IPSR_GPSR(IP15_23_20,\t\tAUDIO_CLKA),\n\n\tPINMUX_IPSR_GPSR(IP15_27_24,\t\tUSB30_PWEN),\n\tPINMUX_IPSR_GPSR(IP15_27_24,\t\tUSB0_PWEN_A),\n\n\tPINMUX_IPSR_GPSR(IP15_31_28,\t\tUSB30_OVC),\n\tPINMUX_IPSR_MSEL(IP15_31_28,\t\tUSB0_OVC_A,\tSEL_USB_20_CH0_0),\n\n \n#define FM(x)   PINMUX_DATA(x##_MARK, 0),\n\tPINMUX_STATIC\n#undef FM\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n \nstatic const unsigned int audio_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 8),\n};\n\nstatic const unsigned int audio_clk_a_mux[] = {\n\tAUDIO_CLKA_MARK,\n};\n\nstatic const unsigned int audio_clk_b_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 7),\n};\n\nstatic const unsigned int audio_clk_b_a_mux[] = {\n\tAUDIO_CLKB_A_MARK,\n};\n\nstatic const unsigned int audio_clk_b_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7),\n};\n\nstatic const unsigned int audio_clk_b_b_mux[] = {\n\tAUDIO_CLKB_B_MARK,\n};\n\nstatic const unsigned int audio_clk_b_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 13),\n};\n\nstatic const unsigned int audio_clk_b_c_mux[] = {\n\tAUDIO_CLKB_C_MARK,\n};\n\nstatic const unsigned int audio_clk_c_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16),\n};\n\nstatic const unsigned int audio_clk_c_a_mux[] = {\n\tAUDIO_CLKC_A_MARK,\n};\n\nstatic const unsigned int audio_clk_c_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 3),\n};\n\nstatic const unsigned int audio_clk_c_b_mux[] = {\n\tAUDIO_CLKC_B_MARK,\n};\n\nstatic const unsigned int audio_clk_c_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 14),\n};\n\nstatic const unsigned int audio_clk_c_c_mux[] = {\n\tAUDIO_CLKC_C_MARK,\n};\n\nstatic const unsigned int audio_clkout_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3),\n};\n\nstatic const unsigned int audio_clkout_a_mux[] = {\n\tAUDIO_CLKOUT_A_MARK,\n};\n\nstatic const unsigned int audio_clkout_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13),\n};\n\nstatic const unsigned int audio_clkout_b_mux[] = {\n\tAUDIO_CLKOUT_B_MARK,\n};\n\nstatic const unsigned int audio_clkout1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4),\n};\n\nstatic const unsigned int audio_clkout1_a_mux[] = {\n\tAUDIO_CLKOUT1_A_MARK,\n};\n\nstatic const unsigned int audio_clkout1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5),\n};\n\nstatic const unsigned int audio_clkout1_b_mux[] = {\n\tAUDIO_CLKOUT1_B_MARK,\n};\n\nstatic const unsigned int audio_clkout1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7),\n};\n\nstatic const unsigned int audio_clkout1_c_mux[] = {\n\tAUDIO_CLKOUT1_C_MARK,\n};\n\nstatic const unsigned int audio_clkout2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 8),\n};\n\nstatic const unsigned int audio_clkout2_a_mux[] = {\n\tAUDIO_CLKOUT2_A_MARK,\n};\n\nstatic const unsigned int audio_clkout2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 4),\n};\n\nstatic const unsigned int audio_clkout2_b_mux[] = {\n\tAUDIO_CLKOUT2_B_MARK,\n};\n\nstatic const unsigned int audio_clkout2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 15),\n};\n\nstatic const unsigned int audio_clkout2_c_mux[] = {\n\tAUDIO_CLKOUT2_C_MARK,\n};\n\nstatic const unsigned int audio_clkout3_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 9),\n};\n\nstatic const unsigned int audio_clkout3_a_mux[] = {\n\tAUDIO_CLKOUT3_A_MARK,\n};\n\nstatic const unsigned int audio_clkout3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 6),\n};\n\nstatic const unsigned int audio_clkout3_b_mux[] = {\n\tAUDIO_CLKOUT3_B_MARK,\n};\n\nstatic const unsigned int audio_clkout3_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 16),\n};\n\nstatic const unsigned int audio_clkout3_c_mux[] = {\n\tAUDIO_CLKOUT3_C_MARK,\n};\n\n \nstatic const unsigned int avb_link_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 23),\n};\n\nstatic const unsigned int avb_link_mux[] = {\n\tAVB_LINK_MARK,\n};\n\nstatic const unsigned int avb_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 22),\n};\n\nstatic const unsigned int avb_magic_mux[] = {\n\tAVB_MAGIC_MARK,\n};\n\nstatic const unsigned int avb_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 21),\n};\n\nstatic const unsigned int avb_phy_int_mux[] = {\n\tAVB_PHY_INT_MARK,\n};\n\nstatic const unsigned int avb_mii_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 15), RCAR_GP_PIN(2, 16),\n\tRCAR_GP_PIN(2, 17), RCAR_GP_PIN(2, 18), RCAR_GP_PIN(2, 19),\n\tRCAR_GP_PIN(2, 20),\n};\n\nstatic const unsigned int avb_mii_mux[] = {\n\tAVB_RX_CTL_MARK, AVB_RXC_MARK, AVB_RD0_MARK,\n\tAVB_RD1_MARK, AVB_RD2_MARK, AVB_RD3_MARK,\n\tAVB_TXCREFCLK_MARK,\n};\n\nstatic const unsigned int avb_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2),\n};\n\nstatic const unsigned int avb_avtp_pps_mux[] = {\n\tAVB_AVTP_PPS_MARK,\n};\n\nstatic const unsigned int avb_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24),\n};\n\nstatic const unsigned int avb_avtp_match_mux[] = {\n\tAVB_AVTP_MATCH_MARK,\n};\n\nstatic const unsigned int avb_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 25),\n};\n\nstatic const unsigned int avb_avtp_capture_mux[] = {\n\tAVB_AVTP_CAPTURE_MARK,\n};\n\n \nstatic const unsigned int can0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),\n};\n\nstatic const unsigned int can0_data_mux[] = {\n\tCAN0_TX_MARK, CAN0_RX_MARK,\n};\n\nstatic const unsigned int can1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 7),\n};\n\nstatic const unsigned int can1_data_mux[] = {\n\tCAN1_TX_MARK, CAN1_RX_MARK,\n};\n\n \nstatic const unsigned int can_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14),\n};\n\nstatic const unsigned int can_clk_mux[] = {\n\tCAN_CLK_MARK,\n};\n\n \nstatic const unsigned int canfd0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),\n};\n\nstatic const unsigned int canfd0_data_mux[] = {\n\tCANFD0_TX_MARK, CANFD0_RX_MARK,\n};\n\nstatic const unsigned int canfd1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 7),\n};\n\nstatic const unsigned int canfd1_data_mux[] = {\n\tCANFD1_TX_MARK, CANFD1_RX_MARK,\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A77990\n \nstatic const unsigned int drif0_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 7), RCAR_GP_PIN(5, 19),\n};\n\nstatic const unsigned int drif0_ctrl_a_mux[] = {\n\tRIF0_CLK_A_MARK, RIF0_SYNC_A_MARK,\n};\n\nstatic const unsigned int drif0_data0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17),\n};\n\nstatic const unsigned int drif0_data0_a_mux[] = {\n\tRIF0_D0_A_MARK,\n};\n\nstatic const unsigned int drif0_data1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 18),\n};\n\nstatic const unsigned int drif0_data1_a_mux[] = {\n\tRIF0_D1_A_MARK,\n};\n\nstatic const unsigned int drif0_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 15),\n};\n\nstatic const unsigned int drif0_ctrl_b_mux[] = {\n\tRIF0_CLK_B_MARK, RIF0_SYNC_B_MARK,\n};\n\nstatic const unsigned int drif0_data0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13),\n};\n\nstatic const unsigned int drif0_data0_b_mux[] = {\n\tRIF0_D0_B_MARK,\n};\n\nstatic const unsigned int drif0_data1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14),\n};\n\nstatic const unsigned int drif0_data1_b_mux[] = {\n\tRIF0_D1_B_MARK,\n};\n\n \nstatic const unsigned int drif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 1),\n};\n\nstatic const unsigned int drif1_ctrl_mux[] = {\n\tRIF1_CLK_MARK, RIF1_SYNC_MARK,\n};\n\nstatic const unsigned int drif1_data0_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 2),\n};\n\nstatic const unsigned int drif1_data0_mux[] = {\n\tRIF1_D0_MARK,\n};\n\nstatic const unsigned int drif1_data1_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3),\n};\n\nstatic const unsigned int drif1_data1_mux[] = {\n\tRIF1_D1_MARK,\n};\n\n \nstatic const unsigned int drif2_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6), RCAR_GP_PIN(2, 7),\n};\n\nstatic const unsigned int drif2_ctrl_a_mux[] = {\n\tRIF2_CLK_A_MARK, RIF2_SYNC_A_MARK,\n};\n\nstatic const unsigned int drif2_data0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8),\n};\n\nstatic const unsigned int drif2_data0_a_mux[] = {\n\tRIF2_D0_A_MARK,\n};\n\nstatic const unsigned int drif2_data1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 9),\n};\n\nstatic const unsigned int drif2_data1_a_mux[] = {\n\tRIF2_D1_A_MARK,\n};\n\nstatic const unsigned int drif2_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),\n};\n\nstatic const unsigned int drif2_ctrl_b_mux[] = {\n\tRIF2_CLK_B_MARK, RIF2_SYNC_B_MARK,\n};\n\nstatic const unsigned int drif2_data0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 6),\n};\n\nstatic const unsigned int drif2_data0_b_mux[] = {\n\tRIF2_D0_B_MARK,\n};\n\nstatic const unsigned int drif2_data1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7),\n};\n\nstatic const unsigned int drif2_data1_b_mux[] = {\n\tRIF2_D1_B_MARK,\n};\n\n \nstatic const unsigned int drif3_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 11),\n};\n\nstatic const unsigned int drif3_ctrl_a_mux[] = {\n\tRIF3_CLK_A_MARK, RIF3_SYNC_A_MARK,\n};\n\nstatic const unsigned int drif3_data0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 12),\n};\n\nstatic const unsigned int drif3_data0_a_mux[] = {\n\tRIF3_D0_A_MARK,\n};\n\nstatic const unsigned int drif3_data1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 13),\n};\n\nstatic const unsigned int drif3_data1_a_mux[] = {\n\tRIF3_D1_A_MARK,\n};\n\nstatic const unsigned int drif3_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 9),\n};\n\nstatic const unsigned int drif3_ctrl_b_mux[] = {\n\tRIF3_CLK_B_MARK, RIF3_SYNC_B_MARK,\n};\n\nstatic const unsigned int drif3_data0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10),\n};\n\nstatic const unsigned int drif3_data0_b_mux[] = {\n\tRIF3_D0_B_MARK,\n};\n\nstatic const unsigned int drif3_data1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11),\n};\n\nstatic const unsigned int drif3_data1_b_mux[] = {\n\tRIF3_D1_B_MARK,\n};\n#endif  \n\n \nstatic const unsigned int du_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),  RCAR_GP_PIN(0, 6),  RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 3),  RCAR_GP_PIN(0, 2),  RCAR_GP_PIN(0, 0),\n\tRCAR_GP_PIN(1, 9),  RCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 4),  RCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 11),\n\tRCAR_GP_PIN(0, 1),  RCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 16),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int du_rgb666_mux[] = {\n\tDU_DR7_MARK, DU_DR6_MARK, DU_DR5_MARK, DU_DR4_MARK,\n\tDU_DR3_MARK, DU_DR2_MARK,\n\tDU_DG7_MARK, DU_DG6_MARK, DU_DG5_MARK, DU_DG4_MARK,\n\tDU_DG3_MARK, DU_DG2_MARK,\n\tDU_DB7_MARK, DU_DB6_MARK, DU_DB5_MARK, DU_DB4_MARK,\n\tDU_DB3_MARK, DU_DB2_MARK,\n};\nstatic const unsigned int du_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),  RCAR_GP_PIN(0, 6),  RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 3),  RCAR_GP_PIN(0, 2),  RCAR_GP_PIN(0, 0),\n\tRCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 21),\n\tRCAR_GP_PIN(1, 9),  RCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 4),  RCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 11),\n\tRCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 9),\n\tRCAR_GP_PIN(0, 1),  RCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 16),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13),\n\tRCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int du_rgb888_mux[] = {\n\tDU_DR7_MARK, DU_DR6_MARK, DU_DR5_MARK, DU_DR4_MARK,\n\tDU_DR3_MARK, DU_DR2_MARK, DU_DR1_MARK, DU_DR0_MARK,\n\tDU_DG7_MARK, DU_DG6_MARK, DU_DG5_MARK, DU_DG4_MARK,\n\tDU_DG3_MARK, DU_DG2_MARK, DU_DG1_MARK, DU_DG0_MARK,\n\tDU_DB7_MARK, DU_DB6_MARK, DU_DB5_MARK, DU_DB4_MARK,\n\tDU_DB3_MARK, DU_DB2_MARK, DU_DB1_MARK, DU_DB0_MARK,\n};\nstatic const unsigned int du_clk_in_0_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int du_clk_in_0_mux[] = {\n\tDU_DOTCLKIN0_MARK\n};\nstatic const unsigned int du_clk_in_1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1),\n};\nstatic const unsigned int du_clk_in_1_mux[] = {\n\tDU_DOTCLKIN1_MARK\n};\nstatic const unsigned int du_clk_out_0_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int du_clk_out_0_mux[] = {\n\tDU_DOTCLKOUT0_MARK\n};\nstatic const unsigned int du_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int du_sync_mux[] = {\n\tDU_VSYNC_MARK, DU_HSYNC_MARK\n};\nstatic const unsigned int du_disp_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1),\n};\nstatic const unsigned int du_disp_cde_mux[] = {\n\tDU_DISP_CDE_MARK,\n};\nstatic const unsigned int du_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int du_cde_mux[] = {\n\tDU_CDE_MARK,\n};\nstatic const unsigned int du_disp_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int du_disp_mux[] = {\n\tDU_DISP_MARK,\n};\n\n \nstatic const unsigned int hscif0_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 9),\n};\n\nstatic const unsigned int hscif0_data_a_mux[] = {\n\tHRX0_A_MARK, HTX0_A_MARK,\n};\n\nstatic const unsigned int hscif0_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 7),\n};\n\nstatic const unsigned int hscif0_clk_a_mux[] = {\n\tHSCK0_A_MARK,\n};\n\nstatic const unsigned int hscif0_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 14),\n};\n\nstatic const unsigned int hscif0_ctrl_a_mux[] = {\n\tHRTS0_N_A_MARK, HCTS0_N_A_MARK,\n};\n\nstatic const unsigned int hscif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 11), RCAR_GP_PIN(6, 12),\n};\n\nstatic const unsigned int hscif0_data_b_mux[] = {\n\tHRX0_B_MARK, HTX0_B_MARK,\n};\n\nstatic const unsigned int hscif0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 13),\n};\n\nstatic const unsigned int hscif0_clk_b_mux[] = {\n\tHSCK0_B_MARK,\n};\n\n \nstatic const unsigned int hscif1_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),\n};\n\nstatic const unsigned int hscif1_data_a_mux[] = {\n\tHRX1_A_MARK, HTX1_A_MARK,\n};\n\nstatic const unsigned int hscif1_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\n\nstatic const unsigned int hscif1_clk_a_mux[] = {\n\tHSCK1_A_MARK,\n};\n\nstatic const unsigned int hscif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1), RCAR_GP_PIN(3, 2),\n};\n\nstatic const unsigned int hscif1_data_b_mux[] = {\n\tHRX1_B_MARK, HTX1_B_MARK,\n};\n\nstatic const unsigned int hscif1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0),\n};\n\nstatic const unsigned int hscif1_clk_b_mux[] = {\n\tHSCK1_B_MARK,\n};\n\nstatic const unsigned int hscif1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 3),\n};\n\nstatic const unsigned int hscif1_ctrl_b_mux[] = {\n\tHRTS1_N_B_MARK, HCTS1_N_B_MARK,\n};\n\n \nstatic const unsigned int hscif2_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 15),\n};\n\nstatic const unsigned int hscif2_data_a_mux[] = {\n\tHRX2_A_MARK, HTX2_A_MARK,\n};\n\nstatic const unsigned int hscif2_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 14),\n};\n\nstatic const unsigned int hscif2_clk_a_mux[] = {\n\tHSCK2_A_MARK,\n};\n\nstatic const unsigned int hscif2_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 16), RCAR_GP_PIN(6, 15),\n};\n\nstatic const unsigned int hscif2_ctrl_a_mux[] = {\n\tHRTS2_N_A_MARK, HCTS2_N_A_MARK,\n};\n\nstatic const unsigned int hscif2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),\n};\n\nstatic const unsigned int hscif2_data_b_mux[] = {\n\tHRX2_B_MARK, HTX2_B_MARK,\n};\n\n \nstatic const unsigned int hscif3_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),\n};\n\nstatic const unsigned int hscif3_data_a_mux[] = {\n\tHRX3_A_MARK, HTX3_A_MARK,\n};\n\nstatic const unsigned int hscif3_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 6),\n};\n\nstatic const unsigned int hscif3_data_b_mux[] = {\n\tHRX3_B_MARK, HTX3_B_MARK,\n};\n\nstatic const unsigned int hscif3_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4),\n};\n\nstatic const unsigned int hscif3_clk_b_mux[] = {\n\tHSCK3_B_MARK,\n};\n\nstatic const unsigned int hscif3_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 9),\n};\n\nstatic const unsigned int hscif3_data_c_mux[] = {\n\tHRX3_C_MARK, HTX3_C_MARK,\n};\n\nstatic const unsigned int hscif3_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11),\n};\n\nstatic const unsigned int hscif3_clk_c_mux[] = {\n\tHSCK3_C_MARK,\n};\n\nstatic const unsigned int hscif3_ctrl_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 13), RCAR_GP_PIN(2, 12),\n};\n\nstatic const unsigned int hscif3_ctrl_c_mux[] = {\n\tHRTS3_N_C_MARK, HCTS3_N_C_MARK,\n};\n\nstatic const unsigned int hscif3_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0), RCAR_GP_PIN(1, 3),\n};\n\nstatic const unsigned int hscif3_data_d_mux[] = {\n\tHRX3_D_MARK, HTX3_D_MARK,\n};\n\nstatic const unsigned int hscif3_data_e_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 10),\n};\n\nstatic const unsigned int hscif3_data_e_mux[] = {\n\tHRX3_E_MARK, HTX3_E_MARK,\n};\n\nstatic const unsigned int hscif3_ctrl_e_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 8),\n};\n\nstatic const unsigned int hscif3_ctrl_e_mux[] = {\n\tHRTS3_N_E_MARK, HCTS3_N_E_MARK,\n};\n\n \nstatic const unsigned int hscif4_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4), RCAR_GP_PIN(2, 3),\n};\n\nstatic const unsigned int hscif4_data_a_mux[] = {\n\tHRX4_A_MARK, HTX4_A_MARK,\n};\n\nstatic const unsigned int hscif4_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\n\nstatic const unsigned int hscif4_clk_a_mux[] = {\n\tHSCK4_A_MARK,\n};\n\nstatic const unsigned int hscif4_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2), RCAR_GP_PIN(2, 1),\n};\n\nstatic const unsigned int hscif4_ctrl_a_mux[] = {\n\tHRTS4_N_A_MARK, HCTS4_N_A_MARK,\n};\n\nstatic const unsigned int hscif4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 7),\n};\n\nstatic const unsigned int hscif4_data_b_mux[] = {\n\tHRX4_B_MARK, HTX4_B_MARK,\n};\n\nstatic const unsigned int hscif4_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6),\n};\n\nstatic const unsigned int hscif4_clk_b_mux[] = {\n\tHSCK4_B_MARK,\n};\n\nstatic const unsigned int hscif4_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 11),\n};\n\nstatic const unsigned int hscif4_data_c_mux[] = {\n\tHRX4_C_MARK, HTX4_C_MARK,\n};\n\nstatic const unsigned int hscif4_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),\n};\n\nstatic const unsigned int hscif4_data_d_mux[] = {\n\tHRX4_D_MARK, HTX4_D_MARK,\n};\n\nstatic const unsigned int hscif4_data_e_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18), RCAR_GP_PIN(1, 19),\n};\n\nstatic const unsigned int hscif4_data_e_mux[] = {\n\tHRX4_E_MARK, HTX4_E_MARK,\n};\n\n \nstatic const unsigned int i2c1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 9),\n};\n\nstatic const unsigned int i2c1_a_mux[] = {\n\tSCL1_A_MARK, SDA1_A_MARK,\n};\n\nstatic const unsigned int i2c1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17), RCAR_GP_PIN(5, 18),\n};\n\nstatic const unsigned int i2c1_b_mux[] = {\n\tSCL1_B_MARK, SDA1_B_MARK,\n};\n\nstatic const unsigned int i2c1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0), RCAR_GP_PIN(3, 5),\n};\n\nstatic const unsigned int i2c1_c_mux[] = {\n\tSCL1_C_MARK, SDA1_C_MARK,\n};\n\nstatic const unsigned int i2c1_d_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 16), RCAR_GP_PIN(6, 15),\n};\n\nstatic const unsigned int i2c1_d_mux[] = {\n\tSCL1_D_MARK, SDA1_D_MARK,\n};\n\nstatic const unsigned int i2c2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 0),\n};\n\nstatic const unsigned int i2c2_a_mux[] = {\n\tSCL2_A_MARK, SDA2_A_MARK,\n};\n\nstatic const unsigned int i2c2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13),\n};\n\nstatic const unsigned int i2c2_b_mux[] = {\n\tSCL2_B_MARK, SDA2_B_MARK,\n};\n\nstatic const unsigned int i2c2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 3),\n};\n\nstatic const unsigned int i2c2_c_mux[] = {\n\tSCL2_C_MARK, SDA2_C_MARK,\n};\n\nstatic const unsigned int i2c2_d_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 11), RCAR_GP_PIN(6, 12),\n};\n\nstatic const unsigned int i2c2_d_mux[] = {\n\tSCL2_D_MARK, SDA2_D_MARK,\n};\n\nstatic const unsigned int i2c2_e_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 0),\n};\n\nstatic const unsigned int i2c2_e_mux[] = {\n\tSCL2_E_MARK, SDA2_E_MARK,\n};\n\nstatic const unsigned int i2c4_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 16), RCAR_GP_PIN(0, 17),\n};\n\nstatic const unsigned int i2c4_mux[] = {\n\tSCL4_MARK, SDA4_MARK,\n};\n\nstatic const unsigned int i2c5_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 21), RCAR_GP_PIN(1, 22),\n};\n\nstatic const unsigned int i2c5_mux[] = {\n\tSCL5_MARK, SDA5_MARK,\n};\n\nstatic const unsigned int i2c6_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 8),\n};\n\nstatic const unsigned int i2c6_a_mux[] = {\n\tSCL6_A_MARK, SDA6_A_MARK,\n};\n\nstatic const unsigned int i2c6_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 1),\n};\n\nstatic const unsigned int i2c6_b_mux[] = {\n\tSCL6_B_MARK, SDA6_B_MARK,\n};\n\nstatic const unsigned int i2c7_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24), RCAR_GP_PIN(2, 25),\n};\n\nstatic const unsigned int i2c7_a_mux[] = {\n\tSCL7_A_MARK, SDA7_A_MARK,\n};\n\nstatic const unsigned int i2c7_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 13), RCAR_GP_PIN(0, 14),\n};\n\nstatic const unsigned int i2c7_b_mux[] = {\n\tSCL7_B_MARK, SDA7_B_MARK,\n};\n\n \nstatic const unsigned int intc_ex_irq0_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int intc_ex_irq0_mux[] = {\n\tIRQ0_MARK,\n};\nstatic const unsigned int intc_ex_irq1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1),\n};\nstatic const unsigned int intc_ex_irq1_mux[] = {\n\tIRQ1_MARK,\n};\nstatic const unsigned int intc_ex_irq2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int intc_ex_irq2_mux[] = {\n\tIRQ2_MARK,\n};\nstatic const unsigned int intc_ex_irq3_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9),\n};\nstatic const unsigned int intc_ex_irq3_mux[] = {\n\tIRQ3_MARK,\n};\nstatic const unsigned int intc_ex_irq4_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10),\n};\nstatic const unsigned int intc_ex_irq4_mux[] = {\n\tIRQ4_MARK,\n};\nstatic const unsigned int intc_ex_irq5_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int intc_ex_irq5_mux[] = {\n\tIRQ5_MARK,\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A77990\n \nstatic const unsigned int mlb_3pin_pins[] = {\n\tRCAR_GP_PIN(5, 17), RCAR_GP_PIN(5, 18), RCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int mlb_3pin_mux[] = {\n\tMLB_CLK_MARK, MLB_SIG_MARK, MLB_DAT_MARK,\n};\n#endif  \n\n \nstatic const unsigned int msiof0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 10),\n};\n\nstatic const unsigned int msiof0_clk_mux[] = {\n\tMSIOF0_SCK_MARK,\n};\n\nstatic const unsigned int msiof0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13),\n};\n\nstatic const unsigned int msiof0_sync_mux[] = {\n\tMSIOF0_SYNC_MARK,\n};\n\nstatic const unsigned int msiof0_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 14),\n};\n\nstatic const unsigned int msiof0_ss1_mux[] = {\n\tMSIOF0_SS1_MARK,\n};\n\nstatic const unsigned int msiof0_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15),\n};\n\nstatic const unsigned int msiof0_ss2_mux[] = {\n\tMSIOF0_SS2_MARK,\n};\n\nstatic const unsigned int msiof0_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12),\n};\n\nstatic const unsigned int msiof0_txd_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\n\nstatic const unsigned int msiof0_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 11),\n};\n\nstatic const unsigned int msiof0_rxd_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 19),\n};\n\nstatic const unsigned int msiof1_clk_mux[] = {\n\tMSIOF1_SCK_MARK,\n};\n\nstatic const unsigned int msiof1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16),\n};\n\nstatic const unsigned int msiof1_sync_mux[] = {\n\tMSIOF1_SYNC_MARK,\n};\n\nstatic const unsigned int msiof1_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 14),\n};\n\nstatic const unsigned int msiof1_ss1_mux[] = {\n\tMSIOF1_SS1_MARK,\n};\n\nstatic const unsigned int msiof1_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15),\n};\n\nstatic const unsigned int msiof1_ss2_mux[] = {\n\tMSIOF1_SS2_MARK,\n};\n\nstatic const unsigned int msiof1_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18),\n};\n\nstatic const unsigned int msiof1_txd_mux[] = {\n\tMSIOF1_TXD_MARK,\n};\n\nstatic const unsigned int msiof1_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 17),\n};\n\nstatic const unsigned int msiof1_rxd_mux[] = {\n\tMSIOF1_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof2_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),\n};\n\nstatic const unsigned int msiof2_clk_a_mux[] = {\n\tMSIOF2_SCK_A_MARK,\n};\n\nstatic const unsigned int msiof2_sync_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 9),\n};\n\nstatic const unsigned int msiof2_sync_a_mux[] = {\n\tMSIOF2_SYNC_A_MARK,\n};\n\nstatic const unsigned int msiof2_ss1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15),\n};\n\nstatic const unsigned int msiof2_ss1_a_mux[] = {\n\tMSIOF2_SS1_A_MARK,\n};\n\nstatic const unsigned int msiof2_ss2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14),\n};\n\nstatic const unsigned int msiof2_ss2_a_mux[] = {\n\tMSIOF2_SS2_A_MARK,\n};\n\nstatic const unsigned int msiof2_txd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11),\n};\n\nstatic const unsigned int msiof2_txd_a_mux[] = {\n\tMSIOF2_TXD_A_MARK,\n};\n\nstatic const unsigned int msiof2_rxd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10),\n};\n\nstatic const unsigned int msiof2_rxd_a_mux[] = {\n\tMSIOF2_RXD_A_MARK,\n};\n\nstatic const unsigned int msiof2_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13),\n};\n\nstatic const unsigned int msiof2_clk_b_mux[] = {\n\tMSIOF2_SCK_B_MARK,\n};\n\nstatic const unsigned int msiof2_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10),\n};\n\nstatic const unsigned int msiof2_sync_b_mux[] = {\n\tMSIOF2_SYNC_B_MARK,\n};\n\nstatic const unsigned int msiof2_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16),\n};\n\nstatic const unsigned int msiof2_ss1_b_mux[] = {\n\tMSIOF2_SS1_B_MARK,\n};\n\nstatic const unsigned int msiof2_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 12),\n};\n\nstatic const unsigned int msiof2_ss2_b_mux[] = {\n\tMSIOF2_SS2_B_MARK,\n};\n\nstatic const unsigned int msiof2_txd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15),\n};\n\nstatic const unsigned int msiof2_txd_b_mux[] = {\n\tMSIOF2_TXD_B_MARK,\n};\n\nstatic const unsigned int msiof2_rxd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 14),\n};\n\nstatic const unsigned int msiof2_rxd_b_mux[] = {\n\tMSIOF2_RXD_B_MARK,\n};\n\n \nstatic const unsigned int msiof3_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 0),\n};\n\nstatic const unsigned int msiof3_clk_a_mux[] = {\n\tMSIOF3_SCK_A_MARK,\n};\n\nstatic const unsigned int msiof3_sync_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1),\n};\n\nstatic const unsigned int msiof3_sync_a_mux[] = {\n\tMSIOF3_SYNC_A_MARK,\n};\n\nstatic const unsigned int msiof3_ss1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15),\n};\n\nstatic const unsigned int msiof3_ss1_a_mux[] = {\n\tMSIOF3_SS1_A_MARK,\n};\n\nstatic const unsigned int msiof3_ss2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4),\n};\n\nstatic const unsigned int msiof3_ss2_a_mux[] = {\n\tMSIOF3_SS2_A_MARK,\n};\n\nstatic const unsigned int msiof3_txd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 3),\n};\n\nstatic const unsigned int msiof3_txd_a_mux[] = {\n\tMSIOF3_TXD_A_MARK,\n};\n\nstatic const unsigned int msiof3_rxd_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 2),\n};\n\nstatic const unsigned int msiof3_rxd_a_mux[] = {\n\tMSIOF3_RXD_A_MARK,\n};\n\nstatic const unsigned int msiof3_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5),\n};\n\nstatic const unsigned int msiof3_clk_b_mux[] = {\n\tMSIOF3_SCK_B_MARK,\n};\n\nstatic const unsigned int msiof3_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4),\n};\n\nstatic const unsigned int msiof3_sync_b_mux[] = {\n\tMSIOF3_SYNC_B_MARK,\n};\n\nstatic const unsigned int msiof3_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\n\nstatic const unsigned int msiof3_ss1_b_mux[] = {\n\tMSIOF3_SS1_B_MARK,\n};\n\nstatic const unsigned int msiof3_txd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7),\n};\n\nstatic const unsigned int msiof3_txd_b_mux[] = {\n\tMSIOF3_TXD_B_MARK,\n};\n\nstatic const unsigned int msiof3_rxd_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 6),\n};\n\nstatic const unsigned int msiof3_rxd_b_mux[] = {\n\tMSIOF3_RXD_B_MARK,\n};\n\n \nstatic const unsigned int pwm0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 22),\n};\n\nstatic const unsigned int pwm0_a_mux[] = {\n\tPWM0_A_MARK,\n};\n\nstatic const unsigned int pwm0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 3),\n};\n\nstatic const unsigned int pwm0_b_mux[] = {\n\tPWM0_B_MARK,\n};\n\n \nstatic const unsigned int pwm1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 23),\n};\n\nstatic const unsigned int pwm1_a_mux[] = {\n\tPWM1_A_MARK,\n};\n\nstatic const unsigned int pwm1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 4),\n};\n\nstatic const unsigned int pwm1_b_mux[] = {\n\tPWM1_B_MARK,\n};\n\n \nstatic const unsigned int pwm2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\n\nstatic const unsigned int pwm2_a_mux[] = {\n\tPWM2_A_MARK,\n};\n\nstatic const unsigned int pwm2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4),\n};\n\nstatic const unsigned int pwm2_b_mux[] = {\n\tPWM2_B_MARK,\n};\n\nstatic const unsigned int pwm2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 5),\n};\n\nstatic const unsigned int pwm2_c_mux[] = {\n\tPWM2_C_MARK,\n};\n\n \nstatic const unsigned int pwm3_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1),\n};\n\nstatic const unsigned int pwm3_a_mux[] = {\n\tPWM3_A_MARK,\n};\n\nstatic const unsigned int pwm3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5),\n};\n\nstatic const unsigned int pwm3_b_mux[] = {\n\tPWM3_B_MARK,\n};\n\nstatic const unsigned int pwm3_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 6),\n};\n\nstatic const unsigned int pwm3_c_mux[] = {\n\tPWM3_C_MARK,\n};\n\n \nstatic const unsigned int pwm4_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3),\n};\n\nstatic const unsigned int pwm4_a_mux[] = {\n\tPWM4_A_MARK,\n};\n\nstatic const unsigned int pwm4_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7),\n};\n\nstatic const unsigned int pwm4_b_mux[] = {\n\tPWM4_B_MARK,\n};\n\n \nstatic const unsigned int pwm5_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24),\n};\n\nstatic const unsigned int pwm5_a_mux[] = {\n\tPWM5_A_MARK,\n};\n\nstatic const unsigned int pwm5_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 10),\n};\n\nstatic const unsigned int pwm5_b_mux[] = {\n\tPWM5_B_MARK,\n};\n\n \nstatic const unsigned int pwm6_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 25),\n};\n\nstatic const unsigned int pwm6_a_mux[] = {\n\tPWM6_A_MARK,\n};\n\nstatic const unsigned int pwm6_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 11),\n};\n\nstatic const unsigned int pwm6_b_mux[] = {\n\tPWM6_B_MARK,\n};\n\n \nstatic const unsigned int qspi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int qspi0_ctrl_mux[] = {\n\tQSPI0_SPCLK_MARK, QSPI0_SSL_MARK,\n};\n \nstatic const unsigned int qspi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6), RCAR_GP_PIN(2, 11),\n};\nstatic const unsigned int qspi1_ctrl_mux[] = {\n\tQSPI1_SPCLK_MARK, QSPI1_SSL_MARK,\n};\n\n \nstatic const unsigned int rpc_clk_pins[] = {\n\t \n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 6),\n};\nstatic const unsigned int rpc_clk_mux[] = {\n\tQSPI0_SPCLK_MARK, QSPI1_SPCLK_MARK,\n};\nstatic const unsigned int rpc_ctrl_pins[] = {\n\t \n\t \n\tRCAR_GP_PIN(2, 5), RCAR_GP_PIN(2, 11),\n};\nstatic const unsigned int rpc_ctrl_mux[] = {\n\tQSPI0_SSL_MARK, QSPI1_SSL_MARK,\n};\nstatic const unsigned int rpc_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 1), RCAR_GP_PIN(2, 2),\n\tRCAR_GP_PIN(2, 3), RCAR_GP_PIN(2, 4),\n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8),\n\tRCAR_GP_PIN(2, 9), RCAR_GP_PIN(2, 10),\n};\nstatic const unsigned int rpc_data_mux[] = {\n\tQSPI0_MOSI_IO0_MARK, QSPI0_MISO_IO1_MARK,\n\tQSPI0_IO2_MARK, QSPI0_IO3_MARK,\n\tQSPI1_MOSI_IO0_MARK, QSPI1_MISO_IO1_MARK,\n\tQSPI1_IO2_MARK, QSPI1_IO3_MARK,\n};\nstatic const unsigned int rpc_reset_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int rpc_reset_mux[] = {\n\tRPC_RESET_N_MARK,\n};\nstatic const unsigned int rpc_int_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int rpc_int_mux[] = {\n\tRPC_INT_N_MARK,\n};\n\n \nstatic const unsigned int scif0_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),\n};\n\nstatic const unsigned int scif0_data_a_mux[] = {\n\tRX0_A_MARK, TX0_A_MARK,\n};\n\nstatic const unsigned int scif0_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\n\nstatic const unsigned int scif0_clk_a_mux[] = {\n\tSCK0_A_MARK,\n};\n\nstatic const unsigned int scif0_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 3),\n};\n\nstatic const unsigned int scif0_ctrl_a_mux[] = {\n\tRTS0_N_A_MARK, CTS0_N_A_MARK,\n};\n\nstatic const unsigned int scif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17), RCAR_GP_PIN(5, 19),\n};\n\nstatic const unsigned int scif0_data_b_mux[] = {\n\tRX0_B_MARK, TX0_B_MARK,\n};\n\nstatic const unsigned int scif0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 18),\n};\n\nstatic const unsigned int scif0_clk_b_mux[] = {\n\tSCK0_B_MARK,\n};\n\n \nstatic const unsigned int scif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),\n};\n\nstatic const unsigned int scif1_data_mux[] = {\n\tRX1_MARK, TX1_MARK,\n};\n\nstatic const unsigned int scif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16),\n};\n\nstatic const unsigned int scif1_clk_mux[] = {\n\tSCK1_MARK,\n};\n\nstatic const unsigned int scif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0), RCAR_GP_PIN(5, 7),\n};\n\nstatic const unsigned int scif1_ctrl_mux[] = {\n\tRTS1_N_MARK, CTS1_N_MARK,\n};\n\n \nstatic const unsigned int scif2_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 9), RCAR_GP_PIN(5, 8),\n};\n\nstatic const unsigned int scif2_data_a_mux[] = {\n\tRX2_A_MARK, TX2_A_MARK,\n};\n\nstatic const unsigned int scif2_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 7),\n};\n\nstatic const unsigned int scif2_clk_a_mux[] = {\n\tSCK2_A_MARK,\n};\n\nstatic const unsigned int scif2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12), RCAR_GP_PIN(5, 11),\n};\n\nstatic const unsigned int scif2_data_b_mux[] = {\n\tRX2_B_MARK, TX2_B_MARK,\n};\n\n \nstatic const unsigned int scif3_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 6),\n};\n\nstatic const unsigned int scif3_data_a_mux[] = {\n\tRX3_A_MARK, TX3_A_MARK,\n};\n\nstatic const unsigned int scif3_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1),\n};\n\nstatic const unsigned int scif3_clk_a_mux[] = {\n\tSCK3_A_MARK,\n};\n\nstatic const unsigned int scif3_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 7),\n};\n\nstatic const unsigned int scif3_ctrl_a_mux[] = {\n\tRTS3_N_A_MARK, CTS3_N_A_MARK,\n};\n\nstatic const unsigned int scif3_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 11),\n};\n\nstatic const unsigned int scif3_data_b_mux[] = {\n\tRX3_B_MARK, TX3_B_MARK,\n};\n\nstatic const unsigned int scif3_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 23), RCAR_GP_PIN(2, 22),\n};\n\nstatic const unsigned int scif3_data_c_mux[] = {\n\tRX3_C_MARK, TX3_C_MARK,\n};\n\nstatic const unsigned int scif3_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24),\n};\n\nstatic const unsigned int scif3_clk_c_mux[] = {\n\tSCK3_C_MARK,\n};\n\n \nstatic const unsigned int scif4_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n};\n\nstatic const unsigned int scif4_data_a_mux[] = {\n\tRX4_A_MARK, TX4_A_MARK,\n};\n\nstatic const unsigned int scif4_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5),\n};\n\nstatic const unsigned int scif4_clk_a_mux[] = {\n\tSCK4_A_MARK,\n};\n\nstatic const unsigned int scif4_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 3),\n};\n\nstatic const unsigned int scif4_ctrl_a_mux[] = {\n\tRTS4_N_A_MARK, CTS4_N_A_MARK,\n};\n\nstatic const unsigned int scif4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 13), RCAR_GP_PIN(0, 12),\n};\n\nstatic const unsigned int scif4_data_b_mux[] = {\n\tRX4_B_MARK, TX4_B_MARK,\n};\n\nstatic const unsigned int scif4_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),\n};\n\nstatic const unsigned int scif4_clk_b_mux[] = {\n\tSCK4_B_MARK,\n};\n\nstatic const unsigned int scif4_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n};\n\nstatic const unsigned int scif4_data_c_mux[] = {\n\tRX4_C_MARK, TX4_C_MARK,\n};\n\nstatic const unsigned int scif4_ctrl_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1), RCAR_GP_PIN(0, 0),\n};\n\nstatic const unsigned int scif4_ctrl_c_mux[] = {\n\tRTS4_N_C_MARK, CTS4_N_C_MARK,\n};\n\n \nstatic const unsigned int scif5_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 9),\n};\n\nstatic const unsigned int scif5_data_a_mux[] = {\n\tRX5_A_MARK, TX5_A_MARK,\n};\n\nstatic const unsigned int scif5_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13),\n};\n\nstatic const unsigned int scif5_clk_a_mux[] = {\n\tSCK5_A_MARK,\n};\n\nstatic const unsigned int scif5_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 25), RCAR_GP_PIN(2, 24),\n};\n\nstatic const unsigned int scif5_data_b_mux[] = {\n\tRX5_B_MARK, TX5_B_MARK,\n};\n\nstatic const unsigned int scif5_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n};\n\nstatic const unsigned int scif5_data_c_mux[] = {\n\tRX5_C_MARK, TX5_C_MARK,\n};\n\n \nstatic const unsigned int scif_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3),\n};\n\nstatic const unsigned int scif_clk_a_mux[] = {\n\tSCIF_CLK_A_MARK,\n};\n\nstatic const unsigned int scif_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 7),\n};\n\nstatic const unsigned int scif_clk_b_mux[] = {\n\tSCIF_CLK_B_MARK,\n};\n\n \nstatic const unsigned int sdhi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3),\n\tRCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 5),\n};\n\nstatic const unsigned int sdhi0_data_mux[] = {\n\tSD0_DAT0_MARK, SD0_DAT1_MARK,\n\tSD0_DAT2_MARK, SD0_DAT3_MARK,\n};\n\nstatic const unsigned int sdhi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0), RCAR_GP_PIN(3, 1),\n};\n\nstatic const unsigned int sdhi0_ctrl_mux[] = {\n\tSD0_CLK_MARK, SD0_CMD_MARK,\n};\n\nstatic const unsigned int sdhi0_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12),\n};\n\nstatic const unsigned int sdhi0_cd_mux[] = {\n\tSD0_CD_MARK,\n};\n\nstatic const unsigned int sdhi0_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13),\n};\n\nstatic const unsigned int sdhi0_wp_mux[] = {\n\tSD0_WP_MARK,\n};\n\n \nstatic const unsigned int sdhi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8),  RCAR_GP_PIN(3, 9),\n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11),\n};\n\nstatic const unsigned int sdhi1_data_mux[] = {\n\tSD1_DAT0_MARK, SD1_DAT1_MARK,\n\tSD1_DAT2_MARK, SD1_DAT3_MARK,\n};\n\nstatic const unsigned int sdhi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),\n};\n\nstatic const unsigned int sdhi1_ctrl_mux[] = {\n\tSD1_CLK_MARK, SD1_CMD_MARK,\n};\n\nstatic const unsigned int sdhi1_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14),\n};\n\nstatic const unsigned int sdhi1_cd_mux[] = {\n\tSD1_CD_MARK,\n};\n\nstatic const unsigned int sdhi1_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 15),\n};\n\nstatic const unsigned int sdhi1_wp_mux[] = {\n\tSD1_WP_MARK,\n};\n\n \nstatic const unsigned int sdhi3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 2), RCAR_GP_PIN(4, 3),\n\tRCAR_GP_PIN(4, 4), RCAR_GP_PIN(4, 5),\n\tRCAR_GP_PIN(4, 6), RCAR_GP_PIN(4, 7),\n\tRCAR_GP_PIN(4, 8), RCAR_GP_PIN(4, 9),\n};\n\nstatic const unsigned int sdhi3_data_mux[] = {\n\tSD3_DAT0_MARK, SD3_DAT1_MARK,\n\tSD3_DAT2_MARK, SD3_DAT3_MARK,\n\tSD3_DAT4_MARK, SD3_DAT5_MARK,\n\tSD3_DAT6_MARK, SD3_DAT7_MARK,\n};\n\nstatic const unsigned int sdhi3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 0), RCAR_GP_PIN(4, 1),\n};\n\nstatic const unsigned int sdhi3_ctrl_mux[] = {\n\tSD3_CLK_MARK, SD3_CMD_MARK,\n};\n\nstatic const unsigned int sdhi3_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12),\n};\n\nstatic const unsigned int sdhi3_cd_mux[] = {\n\tSD3_CD_MARK,\n};\n\nstatic const unsigned int sdhi3_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13),\n};\n\nstatic const unsigned int sdhi3_wp_mux[] = {\n\tSD3_WP_MARK,\n};\n\nstatic const unsigned int sdhi3_ds_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 10),\n};\n\nstatic const unsigned int sdhi3_ds_mux[] = {\n\tSD3_DS_MARK,\n};\n\n \nstatic const unsigned int ssi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 2),\n};\n\nstatic const unsigned int ssi0_data_mux[] = {\n\tSSI_SDATA0_MARK,\n};\n\nstatic const unsigned int ssi01239_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 0), RCAR_GP_PIN(6, 1),\n};\n\nstatic const unsigned int ssi01239_ctrl_mux[] = {\n\tSSI_SCK01239_MARK, SSI_WS01239_MARK,\n};\n\nstatic const unsigned int ssi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 3),\n};\n\nstatic const unsigned int ssi1_data_mux[] = {\n\tSSI_SDATA1_MARK,\n};\n\nstatic const unsigned int ssi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 15),\n};\n\nstatic const unsigned int ssi1_ctrl_mux[] = {\n\tSSI_SCK1_MARK, SSI_WS1_MARK,\n};\n\nstatic const unsigned int ssi2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 4),\n};\n\nstatic const unsigned int ssi2_data_mux[] = {\n\tSSI_SDATA2_MARK,\n};\n\nstatic const unsigned int ssi2_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),\n};\n\nstatic const unsigned int ssi2_ctrl_a_mux[] = {\n\tSSI_SCK2_A_MARK, SSI_WS2_A_MARK,\n};\n\nstatic const unsigned int ssi2_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13),\n};\n\nstatic const unsigned int ssi2_ctrl_b_mux[] = {\n\tSSI_SCK2_B_MARK, SSI_WS2_B_MARK,\n};\n\nstatic const unsigned int ssi3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7),\n};\n\nstatic const unsigned int ssi3_data_mux[] = {\n\tSSI_SDATA3_MARK,\n};\n\nstatic const unsigned int ssi349_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 5), RCAR_GP_PIN(6, 6),\n};\n\nstatic const unsigned int ssi349_ctrl_mux[] = {\n\tSSI_SCK349_MARK, SSI_WS349_MARK,\n};\n\nstatic const unsigned int ssi4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 10),\n};\n\nstatic const unsigned int ssi4_data_mux[] = {\n\tSSI_SDATA4_MARK,\n};\n\nstatic const unsigned int ssi4_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 15),\n};\n\nstatic const unsigned int ssi4_ctrl_mux[] = {\n\tSSI_SCK4_MARK, SSI_WS4_MARK,\n};\n\nstatic const unsigned int ssi5_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 13),\n};\n\nstatic const unsigned int ssi5_data_mux[] = {\n\tSSI_SDATA5_MARK,\n};\n\nstatic const unsigned int ssi5_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 11), RCAR_GP_PIN(6, 12),\n};\n\nstatic const unsigned int ssi5_ctrl_mux[] = {\n\tSSI_SCK5_MARK, SSI_WS5_MARK,\n};\n\nstatic const unsigned int ssi6_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 16),\n};\n\nstatic const unsigned int ssi6_data_mux[] = {\n\tSSI_SDATA6_MARK,\n};\n\nstatic const unsigned int ssi6_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 14), RCAR_GP_PIN(6, 15),\n};\n\nstatic const unsigned int ssi6_ctrl_mux[] = {\n\tSSI_SCK6_MARK, SSI_WS6_MARK,\n};\n\nstatic const unsigned int ssi7_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12),\n};\n\nstatic const unsigned int ssi7_data_mux[] = {\n\tSSI_SDATA7_MARK,\n};\n\nstatic const unsigned int ssi78_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 10), RCAR_GP_PIN(5, 11),\n};\n\nstatic const unsigned int ssi78_ctrl_mux[] = {\n\tSSI_SCK78_MARK, SSI_WS78_MARK,\n};\n\nstatic const unsigned int ssi8_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13),\n};\n\nstatic const unsigned int ssi8_data_mux[] = {\n\tSSI_SDATA8_MARK,\n};\n\nstatic const unsigned int ssi9_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16),\n};\n\nstatic const unsigned int ssi9_data_mux[] = {\n\tSSI_SDATA9_MARK,\n};\n\nstatic const unsigned int ssi9_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 4), RCAR_GP_PIN(6, 10),\n};\n\nstatic const unsigned int ssi9_ctrl_a_mux[] = {\n\tSSI_SCK9_A_MARK, SSI_WS9_A_MARK,\n};\n\nstatic const unsigned int ssi9_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),\n};\n\nstatic const unsigned int ssi9_ctrl_b_mux[] = {\n\tSSI_SCK9_B_MARK, SSI_WS9_B_MARK,\n};\n\n \nstatic const unsigned int tmu_tclk1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12),\n};\n\nstatic const unsigned int tmu_tclk1_a_mux[] = {\n\tTCLK1_A_MARK,\n};\n\nstatic const unsigned int tmu_tclk1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17),\n};\n\nstatic const unsigned int tmu_tclk1_b_mux[] = {\n\tTCLK1_B_MARK,\n};\n\nstatic const unsigned int tmu_tclk2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13),\n};\n\nstatic const unsigned int tmu_tclk2_a_mux[] = {\n\tTCLK2_A_MARK,\n};\n\nstatic const unsigned int tmu_tclk2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 18),\n};\n\nstatic const unsigned int tmu_tclk2_b_mux[] = {\n\tTCLK2_B_MARK,\n};\n\n \nstatic const unsigned int usb0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 17), RCAR_GP_PIN(6, 9),\n};\n\nstatic const unsigned int usb0_a_mux[] = {\n\tUSB0_PWEN_A_MARK, USB0_OVC_A_MARK,\n};\n\nstatic const unsigned int usb0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 11), RCAR_GP_PIN(6, 12),\n};\n\nstatic const unsigned int usb0_b_mux[] = {\n\tUSB0_PWEN_B_MARK, USB0_OVC_B_MARK,\n};\n\nstatic const unsigned int usb0_id_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0)\n};\n\nstatic const unsigned int usb0_id_mux[] = {\n\tUSB0_ID_MARK,\n};\n\n \nstatic const unsigned int usb30_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 17), RCAR_GP_PIN(6, 9),\n};\n\nstatic const unsigned int usb30_mux[] = {\n\tUSB30_PWEN_MARK, USB30_OVC_MARK,\n};\n\nstatic const unsigned int usb30_id_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\n\nstatic const unsigned int usb30_id_mux[] = {\n\tUSB3HS0_ID_MARK,\n};\n\n \nstatic const unsigned int vin4_data18_a_pins[] = {\n\tRCAR_GP_PIN(2, 8),  RCAR_GP_PIN(2, 9),\n\tRCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 11),\n\tRCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 13),\n\tRCAR_GP_PIN(1, 6),  RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(1, 3),  RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),\n\tRCAR_GP_PIN(1, 19), RCAR_GP_PIN(0, 1),\n};\n\nstatic const unsigned int vin4_data18_a_mux[] = {\n\tVI4_DATA2_A_MARK, VI4_DATA3_A_MARK,\n\tVI4_DATA4_A_MARK, VI4_DATA5_A_MARK,\n\tVI4_DATA6_A_MARK, VI4_DATA7_A_MARK,\n\tVI4_DATA10_MARK,  VI4_DATA11_MARK,\n\tVI4_DATA12_MARK,  VI4_DATA13_MARK,\n\tVI4_DATA14_MARK,  VI4_DATA15_MARK,\n\tVI4_DATA18_MARK,  VI4_DATA19_MARK,\n\tVI4_DATA20_MARK,  VI4_DATA21_MARK,\n\tVI4_DATA22_MARK,  VI4_DATA23_MARK,\n};\n\nstatic const unsigned int vin4_data_a_pins[] = {\n\tRCAR_GP_PIN(2, 6),  RCAR_GP_PIN(2, 7),\n\tRCAR_GP_PIN(2, 8),  RCAR_GP_PIN(2, 9),\n\tRCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 11),\n\tRCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 13),\n\tRCAR_GP_PIN(1, 4),  RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 6),  RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(1, 3),  RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),\n\tRCAR_GP_PIN(1, 9),  RCAR_GP_PIN(1, 12),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),\n\tRCAR_GP_PIN(1, 19), RCAR_GP_PIN(0, 1),\n};\n\nstatic const unsigned int vin4_data_a_mux[] = {\n\tVI4_DATA0_A_MARK, VI4_DATA1_A_MARK,\n\tVI4_DATA2_A_MARK, VI4_DATA3_A_MARK,\n\tVI4_DATA4_A_MARK, VI4_DATA5_A_MARK,\n\tVI4_DATA6_A_MARK, VI4_DATA7_A_MARK,\n\tVI4_DATA8_MARK,   VI4_DATA9_MARK,\n\tVI4_DATA10_MARK,  VI4_DATA11_MARK,\n\tVI4_DATA12_MARK,  VI4_DATA13_MARK,\n\tVI4_DATA14_MARK,  VI4_DATA15_MARK,\n\tVI4_DATA16_MARK,  VI4_DATA17_MARK,\n\tVI4_DATA18_MARK,  VI4_DATA19_MARK,\n\tVI4_DATA20_MARK,  VI4_DATA21_MARK,\n\tVI4_DATA22_MARK,  VI4_DATA23_MARK,\n};\n\nstatic const unsigned int vin4_data18_b_pins[] = {\n\tRCAR_GP_PIN(1, 21), RCAR_GP_PIN(1, 22),\n\tRCAR_GP_PIN(0, 5),  RCAR_GP_PIN(0, 6),\n\tRCAR_GP_PIN(0, 16), RCAR_GP_PIN(0, 17),\n\tRCAR_GP_PIN(1, 6),  RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(1, 3),  RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),\n\tRCAR_GP_PIN(1, 19), RCAR_GP_PIN(0, 1),\n};\n\nstatic const unsigned int vin4_data18_b_mux[] = {\n\tVI4_DATA2_B_MARK, VI4_DATA3_B_MARK,\n\tVI4_DATA4_B_MARK, VI4_DATA5_B_MARK,\n\tVI4_DATA6_B_MARK, VI4_DATA7_B_MARK,\n\tVI4_DATA10_MARK,  VI4_DATA11_MARK,\n\tVI4_DATA12_MARK,  VI4_DATA13_MARK,\n\tVI4_DATA14_MARK,  VI4_DATA15_MARK,\n\tVI4_DATA18_MARK,  VI4_DATA19_MARK,\n\tVI4_DATA20_MARK,  VI4_DATA21_MARK,\n\tVI4_DATA22_MARK,  VI4_DATA23_MARK,\n};\n\nstatic const unsigned int vin4_data_b_pins[] = {\n\tRCAR_GP_PIN(1, 8),  RCAR_GP_PIN(1, 11),\n\tRCAR_GP_PIN(1, 21), RCAR_GP_PIN(1, 22),\n\tRCAR_GP_PIN(0, 5),  RCAR_GP_PIN(0, 6),\n\tRCAR_GP_PIN(0, 16), RCAR_GP_PIN(0, 17),\n\tRCAR_GP_PIN(1, 4),  RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 6),  RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(1, 3),  RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),\n\tRCAR_GP_PIN(1, 9),  RCAR_GP_PIN(1, 12),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),\n\tRCAR_GP_PIN(1, 19), RCAR_GP_PIN(0, 1),\n};\n\nstatic const unsigned int vin4_data_b_mux[] = {\n\tVI4_DATA0_B_MARK, VI4_DATA1_B_MARK,\n\tVI4_DATA2_B_MARK, VI4_DATA3_B_MARK,\n\tVI4_DATA4_B_MARK, VI4_DATA5_B_MARK,\n\tVI4_DATA6_B_MARK, VI4_DATA7_B_MARK,\n\tVI4_DATA8_MARK,   VI4_DATA9_MARK,\n\tVI4_DATA10_MARK,  VI4_DATA11_MARK,\n\tVI4_DATA12_MARK,  VI4_DATA13_MARK,\n\tVI4_DATA14_MARK,  VI4_DATA15_MARK,\n\tVI4_DATA16_MARK,  VI4_DATA17_MARK,\n\tVI4_DATA18_MARK,  VI4_DATA19_MARK,\n\tVI4_DATA20_MARK,  VI4_DATA21_MARK,\n\tVI4_DATA22_MARK,  VI4_DATA23_MARK,\n};\n\nstatic const unsigned int vin4_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 25), RCAR_GP_PIN(2, 24),\n};\n\nstatic const unsigned int vin4_sync_mux[] = {\n\tVI4_HSYNC_N_MARK, VI4_VSYNC_N_MARK,\n};\n\nstatic const unsigned int vin4_field_pins[] = {\n\tRCAR_GP_PIN(2, 23),\n};\n\nstatic const unsigned int vin4_field_mux[] = {\n\tVI4_FIELD_MARK,\n};\n\nstatic const unsigned int vin4_clkenb_pins[] = {\n\tRCAR_GP_PIN(1, 2),\n};\n\nstatic const unsigned int vin4_clkenb_mux[] = {\n\tVI4_CLKENB_MARK,\n};\n\nstatic const unsigned int vin4_clk_pins[] = {\n\tRCAR_GP_PIN(2, 22),\n};\n\nstatic const unsigned int vin4_clk_mux[] = {\n\tVI4_CLK_MARK,\n};\n\n \nstatic const unsigned int vin5_data_a_pins[] = {\n\tRCAR_GP_PIN(1, 1),  RCAR_GP_PIN(1, 2),\n\tRCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 12),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),\n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),\n\tRCAR_GP_PIN(0, 9),  RCAR_GP_PIN(0, 11),\n\tRCAR_GP_PIN(0, 8),  RCAR_GP_PIN(0, 10),\n\tRCAR_GP_PIN(0, 2),  RCAR_GP_PIN(0, 3),\n};\n\nstatic const unsigned int vin5_data_a_mux[] = {\n\tVI5_DATA0_A_MARK,  VI5_DATA1_A_MARK,\n\tVI5_DATA2_A_MARK,  VI5_DATA3_A_MARK,\n\tVI5_DATA4_A_MARK,  VI5_DATA5_A_MARK,\n\tVI5_DATA6_A_MARK,  VI5_DATA7_A_MARK,\n\tVI5_DATA8_A_MARK,  VI5_DATA9_A_MARK,\n\tVI5_DATA10_A_MARK, VI5_DATA11_A_MARK,\n\tVI5_DATA12_A_MARK, VI5_DATA13_A_MARK,\n\tVI5_DATA14_A_MARK, VI5_DATA15_A_MARK,\n};\n\nstatic const unsigned int vin5_data8_b_pins[] = {\n\tRCAR_GP_PIN(2, 23), RCAR_GP_PIN(0, 4),\n\tRCAR_GP_PIN(0, 7),  RCAR_GP_PIN(0, 12),\n\tRCAR_GP_PIN(0, 13), RCAR_GP_PIN(0, 14),\n\tRCAR_GP_PIN(0, 16), RCAR_GP_PIN(0, 17),\n};\n\nstatic const unsigned int vin5_data8_b_mux[] = {\n\tVI5_DATA0_B_MARK,  VI5_DATA1_B_MARK,\n\tVI5_DATA2_B_MARK,  VI5_DATA3_B_MARK,\n\tVI5_DATA4_B_MARK,  VI5_DATA5_B_MARK,\n\tVI5_DATA6_B_MARK,  VI5_DATA7_B_MARK,\n};\n\nstatic const unsigned int vin5_sync_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 9),\n};\n\nstatic const unsigned int vin5_sync_a_mux[] = {\n\tVI5_HSYNC_N_A_MARK, VI5_VSYNC_N_A_MARK,\n};\n\nstatic const unsigned int vin5_field_a_pins[] = {\n\tRCAR_GP_PIN(1, 10),\n};\n\nstatic const unsigned int vin5_field_a_mux[] = {\n\tVI5_FIELD_A_MARK,\n};\n\nstatic const unsigned int vin5_clkenb_a_pins[] = {\n\tRCAR_GP_PIN(0, 1),\n};\n\nstatic const unsigned int vin5_clkenb_a_mux[] = {\n\tVI5_CLKENB_A_MARK,\n};\n\nstatic const unsigned int vin5_clk_a_pins[] = {\n\tRCAR_GP_PIN(1, 0),\n};\n\nstatic const unsigned int vin5_clk_a_mux[] = {\n\tVI5_CLK_A_MARK,\n};\n\nstatic const unsigned int vin5_clk_b_pins[] = {\n\tRCAR_GP_PIN(2, 22),\n};\n\nstatic const unsigned int vin5_clk_b_mux[] = {\n\tVI5_CLK_B_MARK,\n};\n\nstatic const struct {\n\tstruct sh_pfc_pin_group common[261];\n#ifdef CONFIG_PINCTRL_PFC_R8A77990\n\tstruct sh_pfc_pin_group automotive[22];\n#endif\n} pinmux_groups = {\n\t.common = {\n\t\tSH_PFC_PIN_GROUP(audio_clk_a),\n\t\tSH_PFC_PIN_GROUP(audio_clk_b_a),\n\t\tSH_PFC_PIN_GROUP(audio_clk_b_b),\n\t\tSH_PFC_PIN_GROUP(audio_clk_b_c),\n\t\tSH_PFC_PIN_GROUP(audio_clk_c_a),\n\t\tSH_PFC_PIN_GROUP(audio_clk_c_b),\n\t\tSH_PFC_PIN_GROUP(audio_clk_c_c),\n\t\tSH_PFC_PIN_GROUP(audio_clkout_a),\n\t\tSH_PFC_PIN_GROUP(audio_clkout_b),\n\t\tSH_PFC_PIN_GROUP(audio_clkout1_a),\n\t\tSH_PFC_PIN_GROUP(audio_clkout1_b),\n\t\tSH_PFC_PIN_GROUP(audio_clkout1_c),\n\t\tSH_PFC_PIN_GROUP(audio_clkout2_a),\n\t\tSH_PFC_PIN_GROUP(audio_clkout2_b),\n\t\tSH_PFC_PIN_GROUP(audio_clkout2_c),\n\t\tSH_PFC_PIN_GROUP(audio_clkout3_a),\n\t\tSH_PFC_PIN_GROUP(audio_clkout3_b),\n\t\tSH_PFC_PIN_GROUP(audio_clkout3_c),\n\t\tSH_PFC_PIN_GROUP(avb_link),\n\t\tSH_PFC_PIN_GROUP(avb_magic),\n\t\tSH_PFC_PIN_GROUP(avb_phy_int),\n\t\tSH_PFC_PIN_GROUP(avb_mii),\n\t\tSH_PFC_PIN_GROUP(avb_avtp_pps),\n\t\tSH_PFC_PIN_GROUP(avb_avtp_match),\n\t\tSH_PFC_PIN_GROUP(avb_avtp_capture),\n\t\tSH_PFC_PIN_GROUP(can0_data),\n\t\tSH_PFC_PIN_GROUP(can1_data),\n\t\tSH_PFC_PIN_GROUP(can_clk),\n\t\tSH_PFC_PIN_GROUP(canfd0_data),\n\t\tSH_PFC_PIN_GROUP(canfd1_data),\n\t\tSH_PFC_PIN_GROUP(du_rgb666),\n\t\tSH_PFC_PIN_GROUP(du_rgb888),\n\t\tSH_PFC_PIN_GROUP(du_clk_in_0),\n\t\tSH_PFC_PIN_GROUP(du_clk_in_1),\n\t\tSH_PFC_PIN_GROUP(du_clk_out_0),\n\t\tSH_PFC_PIN_GROUP(du_sync),\n\t\tSH_PFC_PIN_GROUP(du_disp_cde),\n\t\tSH_PFC_PIN_GROUP(du_cde),\n\t\tSH_PFC_PIN_GROUP(du_disp),\n\t\tSH_PFC_PIN_GROUP(hscif0_data_a),\n\t\tSH_PFC_PIN_GROUP(hscif0_clk_a),\n\t\tSH_PFC_PIN_GROUP(hscif0_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(hscif0_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif0_clk_b),\n\t\tSH_PFC_PIN_GROUP(hscif1_data_a),\n\t\tSH_PFC_PIN_GROUP(hscif1_clk_a),\n\t\tSH_PFC_PIN_GROUP(hscif1_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif1_clk_b),\n\t\tSH_PFC_PIN_GROUP(hscif1_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(hscif2_data_a),\n\t\tSH_PFC_PIN_GROUP(hscif2_clk_a),\n\t\tSH_PFC_PIN_GROUP(hscif2_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(hscif2_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif3_data_a),\n\t\tSH_PFC_PIN_GROUP(hscif3_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif3_clk_b),\n\t\tSH_PFC_PIN_GROUP(hscif3_data_c),\n\t\tSH_PFC_PIN_GROUP(hscif3_clk_c),\n\t\tSH_PFC_PIN_GROUP(hscif3_ctrl_c),\n\t\tSH_PFC_PIN_GROUP(hscif3_data_d),\n\t\tSH_PFC_PIN_GROUP(hscif3_data_e),\n\t\tSH_PFC_PIN_GROUP(hscif3_ctrl_e),\n\t\tSH_PFC_PIN_GROUP(hscif4_data_a),\n\t\tSH_PFC_PIN_GROUP(hscif4_clk_a),\n\t\tSH_PFC_PIN_GROUP(hscif4_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(hscif4_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif4_clk_b),\n\t\tSH_PFC_PIN_GROUP(hscif4_data_c),\n\t\tSH_PFC_PIN_GROUP(hscif4_data_d),\n\t\tSH_PFC_PIN_GROUP(hscif4_data_e),\n\t\tSH_PFC_PIN_GROUP(i2c1_a),\n\t\tSH_PFC_PIN_GROUP(i2c1_b),\n\t\tSH_PFC_PIN_GROUP(i2c1_c),\n\t\tSH_PFC_PIN_GROUP(i2c1_d),\n\t\tSH_PFC_PIN_GROUP(i2c2_a),\n\t\tSH_PFC_PIN_GROUP(i2c2_b),\n\t\tSH_PFC_PIN_GROUP(i2c2_c),\n\t\tSH_PFC_PIN_GROUP(i2c2_d),\n\t\tSH_PFC_PIN_GROUP(i2c2_e),\n\t\tSH_PFC_PIN_GROUP(i2c4),\n\t\tSH_PFC_PIN_GROUP(i2c5),\n\t\tSH_PFC_PIN_GROUP(i2c6_a),\n\t\tSH_PFC_PIN_GROUP(i2c6_b),\n\t\tSH_PFC_PIN_GROUP(i2c7_a),\n\t\tSH_PFC_PIN_GROUP(i2c7_b),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq0),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq1),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq2),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq3),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq4),\n\t\tSH_PFC_PIN_GROUP(intc_ex_irq5),\n\t\tSH_PFC_PIN_GROUP(msiof0_clk),\n\t\tSH_PFC_PIN_GROUP(msiof0_sync),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss1),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss2),\n\t\tSH_PFC_PIN_GROUP(msiof0_txd),\n\t\tSH_PFC_PIN_GROUP(msiof0_rxd),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2),\n\t\tSH_PFC_PIN_GROUP(msiof1_txd),\n\t\tSH_PFC_PIN_GROUP(msiof1_rxd),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss1_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss2_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_txd_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_rxd_a),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss1_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss2_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_txd_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_rxd_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_clk_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_sync_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss1_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss2_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_txd_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_rxd_a),\n\t\tSH_PFC_PIN_GROUP(msiof3_clk_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_sync_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss1_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_txd_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_rxd_b),\n\t\tSH_PFC_PIN_GROUP(pwm0_a),\n\t\tSH_PFC_PIN_GROUP(pwm0_b),\n\t\tSH_PFC_PIN_GROUP(pwm1_a),\n\t\tSH_PFC_PIN_GROUP(pwm1_b),\n\t\tSH_PFC_PIN_GROUP(pwm2_a),\n\t\tSH_PFC_PIN_GROUP(pwm2_b),\n\t\tSH_PFC_PIN_GROUP(pwm2_c),\n\t\tSH_PFC_PIN_GROUP(pwm3_a),\n\t\tSH_PFC_PIN_GROUP(pwm3_b),\n\t\tSH_PFC_PIN_GROUP(pwm3_c),\n\t\tSH_PFC_PIN_GROUP(pwm4_a),\n\t\tSH_PFC_PIN_GROUP(pwm4_b),\n\t\tSH_PFC_PIN_GROUP(pwm5_a),\n\t\tSH_PFC_PIN_GROUP(pwm5_b),\n\t\tSH_PFC_PIN_GROUP(pwm6_a),\n\t\tSH_PFC_PIN_GROUP(pwm6_b),\n\t\tSH_PFC_PIN_GROUP(qspi0_ctrl),\n\t\tSH_PFC_PIN_GROUP_SUBSET(qspi0_data2, rpc_data, 0, 2),\n\t\tSH_PFC_PIN_GROUP_SUBSET(qspi0_data4, rpc_data, 0, 4),\n\t\tSH_PFC_PIN_GROUP(qspi1_ctrl),\n\t\tSH_PFC_PIN_GROUP_SUBSET(qspi1_data2, rpc_data, 4, 2),\n\t\tSH_PFC_PIN_GROUP_SUBSET(qspi1_data4, rpc_data, 4, 4),\n\t\tBUS_DATA_PIN_GROUP(rpc_clk, 1),\n\t\tBUS_DATA_PIN_GROUP(rpc_clk, 2),\n\t\tSH_PFC_PIN_GROUP(rpc_ctrl),\n\t\tSH_PFC_PIN_GROUP(rpc_data),\n\t\tSH_PFC_PIN_GROUP(rpc_reset),\n\t\tSH_PFC_PIN_GROUP(rpc_int),\n\t\tSH_PFC_PIN_GROUP(scif0_data_a),\n\t\tSH_PFC_PIN_GROUP(scif0_clk_a),\n\t\tSH_PFC_PIN_GROUP(scif0_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(scif0_data_b),\n\t\tSH_PFC_PIN_GROUP(scif0_clk_b),\n\t\tSH_PFC_PIN_GROUP(scif1_data),\n\t\tSH_PFC_PIN_GROUP(scif1_clk),\n\t\tSH_PFC_PIN_GROUP(scif1_ctrl),\n\t\tSH_PFC_PIN_GROUP(scif2_data_a),\n\t\tSH_PFC_PIN_GROUP(scif2_clk_a),\n\t\tSH_PFC_PIN_GROUP(scif2_data_b),\n\t\tSH_PFC_PIN_GROUP(scif3_data_a),\n\t\tSH_PFC_PIN_GROUP(scif3_clk_a),\n\t\tSH_PFC_PIN_GROUP(scif3_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(scif3_data_b),\n\t\tSH_PFC_PIN_GROUP(scif3_data_c),\n\t\tSH_PFC_PIN_GROUP(scif3_clk_c),\n\t\tSH_PFC_PIN_GROUP(scif4_data_a),\n\t\tSH_PFC_PIN_GROUP(scif4_clk_a),\n\t\tSH_PFC_PIN_GROUP(scif4_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(scif4_data_b),\n\t\tSH_PFC_PIN_GROUP(scif4_clk_b),\n\t\tSH_PFC_PIN_GROUP(scif4_data_c),\n\t\tSH_PFC_PIN_GROUP(scif4_ctrl_c),\n\t\tSH_PFC_PIN_GROUP(scif5_data_a),\n\t\tSH_PFC_PIN_GROUP(scif5_clk_a),\n\t\tSH_PFC_PIN_GROUP(scif5_data_b),\n\t\tSH_PFC_PIN_GROUP(scif5_data_c),\n\t\tSH_PFC_PIN_GROUP(scif_clk_a),\n\t\tSH_PFC_PIN_GROUP(scif_clk_b),\n\t\tBUS_DATA_PIN_GROUP(sdhi0_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi0_data, 4),\n\t\tSH_PFC_PIN_GROUP(sdhi0_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi0_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi0_wp),\n\t\tBUS_DATA_PIN_GROUP(sdhi1_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi1_data, 4),\n\t\tSH_PFC_PIN_GROUP(sdhi1_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi1_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi1_wp),\n\t\tBUS_DATA_PIN_GROUP(sdhi3_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi3_data, 4),\n\t\tBUS_DATA_PIN_GROUP(sdhi3_data, 8),\n\t\tSH_PFC_PIN_GROUP(sdhi3_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi3_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi3_wp),\n\t\tSH_PFC_PIN_GROUP(sdhi3_ds),\n\t\tSH_PFC_PIN_GROUP(ssi0_data),\n\t\tSH_PFC_PIN_GROUP(ssi01239_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi1_data),\n\t\tSH_PFC_PIN_GROUP(ssi1_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi2_data),\n\t\tSH_PFC_PIN_GROUP(ssi2_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(ssi2_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(ssi3_data),\n\t\tSH_PFC_PIN_GROUP(ssi349_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi4_data),\n\t\tSH_PFC_PIN_GROUP(ssi4_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi5_data),\n\t\tSH_PFC_PIN_GROUP(ssi5_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi6_data),\n\t\tSH_PFC_PIN_GROUP(ssi6_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi7_data),\n\t\tSH_PFC_PIN_GROUP(ssi78_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi8_data),\n\t\tSH_PFC_PIN_GROUP(ssi9_data),\n\t\tSH_PFC_PIN_GROUP(ssi9_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(ssi9_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(tmu_tclk1_a),\n\t\tSH_PFC_PIN_GROUP(tmu_tclk1_b),\n\t\tSH_PFC_PIN_GROUP(tmu_tclk2_a),\n\t\tSH_PFC_PIN_GROUP(tmu_tclk2_b),\n\t\tSH_PFC_PIN_GROUP(usb0_a),\n\t\tSH_PFC_PIN_GROUP(usb0_b),\n\t\tSH_PFC_PIN_GROUP(usb0_id),\n\t\tSH_PFC_PIN_GROUP(usb30),\n\t\tSH_PFC_PIN_GROUP(usb30_id),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 8, _a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 10, _a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 12, _a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 16, _a),\n\t\tSH_PFC_PIN_GROUP(vin4_data18_a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 20, _a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 24, _a),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 8, _b),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 10, _b),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 12, _b),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 16, _b),\n\t\tSH_PFC_PIN_GROUP(vin4_data18_b),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 20, _b),\n\t\tBUS_DATA_PIN_GROUP(vin4_data, 24, _b),\n\t\tSH_PFC_PIN_GROUP_SUBSET(vin4_g8, vin4_data_a, 8, 8),\n\t\tSH_PFC_PIN_GROUP(vin4_sync),\n\t\tSH_PFC_PIN_GROUP(vin4_field),\n\t\tSH_PFC_PIN_GROUP(vin4_clkenb),\n\t\tSH_PFC_PIN_GROUP(vin4_clk),\n\t\tBUS_DATA_PIN_GROUP(vin5_data, 8, _a),\n\t\tBUS_DATA_PIN_GROUP(vin5_data, 10, _a),\n\t\tBUS_DATA_PIN_GROUP(vin5_data, 12, _a),\n\t\tBUS_DATA_PIN_GROUP(vin5_data, 16, _a),\n\t\tSH_PFC_PIN_GROUP(vin5_data8_b),\n\t\tSH_PFC_PIN_GROUP_SUBSET(vin5_high8, vin5_data_a, 8, 8),\n\t\tSH_PFC_PIN_GROUP(vin5_sync_a),\n\t\tSH_PFC_PIN_GROUP(vin5_field_a),\n\t\tSH_PFC_PIN_GROUP(vin5_clkenb_a),\n\t\tSH_PFC_PIN_GROUP(vin5_clk_a),\n\t\tSH_PFC_PIN_GROUP(vin5_clk_b),\n\t},\n#ifdef CONFIG_PINCTRL_PFC_R8A77990\n\t.automotive = {\n\t\tSH_PFC_PIN_GROUP(drif0_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(drif0_data0_a),\n\t\tSH_PFC_PIN_GROUP(drif0_data1_a),\n\t\tSH_PFC_PIN_GROUP(drif0_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(drif0_data0_b),\n\t\tSH_PFC_PIN_GROUP(drif0_data1_b),\n\t\tSH_PFC_PIN_GROUP(drif1_ctrl),\n\t\tSH_PFC_PIN_GROUP(drif1_data0),\n\t\tSH_PFC_PIN_GROUP(drif1_data1),\n\t\tSH_PFC_PIN_GROUP(drif2_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(drif2_data0_a),\n\t\tSH_PFC_PIN_GROUP(drif2_data1_a),\n\t\tSH_PFC_PIN_GROUP(drif2_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(drif2_data0_b),\n\t\tSH_PFC_PIN_GROUP(drif2_data1_b),\n\t\tSH_PFC_PIN_GROUP(drif3_ctrl_a),\n\t\tSH_PFC_PIN_GROUP(drif3_data0_a),\n\t\tSH_PFC_PIN_GROUP(drif3_data1_a),\n\t\tSH_PFC_PIN_GROUP(drif3_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(drif3_data0_b),\n\t\tSH_PFC_PIN_GROUP(drif3_data1_b),\n\t\tSH_PFC_PIN_GROUP(mlb_3pin),\n\t}\n#endif  \n};\n\nstatic const char * const audio_clk_groups[] = {\n\t\"audio_clk_a\",\n\t\"audio_clk_b_a\",\n\t\"audio_clk_b_b\",\n\t\"audio_clk_b_c\",\n\t\"audio_clk_c_a\",\n\t\"audio_clk_c_b\",\n\t\"audio_clk_c_c\",\n\t\"audio_clkout_a\",\n\t\"audio_clkout_b\",\n\t\"audio_clkout1_a\",\n\t\"audio_clkout1_b\",\n\t\"audio_clkout1_c\",\n\t\"audio_clkout2_a\",\n\t\"audio_clkout2_b\",\n\t\"audio_clkout2_c\",\n\t\"audio_clkout3_a\",\n\t\"audio_clkout3_b\",\n\t\"audio_clkout3_c\",\n};\n\nstatic const char * const avb_groups[] = {\n\t\"avb_link\",\n\t\"avb_magic\",\n\t\"avb_phy_int\",\n\t\"avb_mii\",\n\t\"avb_avtp_pps\",\n\t\"avb_avtp_match\",\n\t\"avb_avtp_capture\",\n};\n\nstatic const char * const can0_groups[] = {\n\t\"can0_data\",\n};\n\nstatic const char * const can1_groups[] = {\n\t\"can1_data\",\n};\n\nstatic const char * const can_clk_groups[] = {\n\t\"can_clk\",\n};\n\nstatic const char * const canfd0_groups[] = {\n\t\"canfd0_data\",\n};\n\nstatic const char * const canfd1_groups[] = {\n\t\"canfd1_data\",\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A77990\nstatic const char * const drif0_groups[] = {\n\t\"drif0_ctrl_a\",\n\t\"drif0_data0_a\",\n\t\"drif0_data1_a\",\n\t\"drif0_ctrl_b\",\n\t\"drif0_data0_b\",\n\t\"drif0_data1_b\",\n};\n\nstatic const char * const drif1_groups[] = {\n\t\"drif1_ctrl\",\n\t\"drif1_data0\",\n\t\"drif1_data1\",\n};\n\nstatic const char * const drif2_groups[] = {\n\t\"drif2_ctrl_a\",\n\t\"drif2_data0_a\",\n\t\"drif2_data1_a\",\n\t\"drif2_ctrl_b\",\n\t\"drif2_data0_b\",\n\t\"drif2_data1_b\",\n};\n\nstatic const char * const drif3_groups[] = {\n\t\"drif3_ctrl_a\",\n\t\"drif3_data0_a\",\n\t\"drif3_data1_a\",\n\t\"drif3_ctrl_b\",\n\t\"drif3_data0_b\",\n\t\"drif3_data1_b\",\n};\n#endif  \n\nstatic const char * const du_groups[] = {\n\t\"du_rgb666\",\n\t\"du_rgb888\",\n\t\"du_clk_in_0\",\n\t\"du_clk_in_1\",\n\t\"du_clk_out_0\",\n\t\"du_sync\",\n\t\"du_disp_cde\",\n\t\"du_cde\",\n\t\"du_disp\",\n};\n\nstatic const char * const hscif0_groups[] = {\n\t\"hscif0_data_a\",\n\t\"hscif0_clk_a\",\n\t\"hscif0_ctrl_a\",\n\t\"hscif0_data_b\",\n\t\"hscif0_clk_b\",\n};\n\nstatic const char * const hscif1_groups[] = {\n\t\"hscif1_data_a\",\n\t\"hscif1_clk_a\",\n\t\"hscif1_data_b\",\n\t\"hscif1_clk_b\",\n\t\"hscif1_ctrl_b\",\n};\n\nstatic const char * const hscif2_groups[] = {\n\t\"hscif2_data_a\",\n\t\"hscif2_clk_a\",\n\t\"hscif2_ctrl_a\",\n\t\"hscif2_data_b\",\n};\n\nstatic const char * const hscif3_groups[] = {\n\t\"hscif3_data_a\",\n\t\"hscif3_data_b\",\n\t\"hscif3_clk_b\",\n\t\"hscif3_data_c\",\n\t\"hscif3_clk_c\",\n\t\"hscif3_ctrl_c\",\n\t\"hscif3_data_d\",\n\t\"hscif3_data_e\",\n\t\"hscif3_ctrl_e\",\n};\n\nstatic const char * const hscif4_groups[] = {\n\t\"hscif4_data_a\",\n\t\"hscif4_clk_a\",\n\t\"hscif4_ctrl_a\",\n\t\"hscif4_data_b\",\n\t\"hscif4_clk_b\",\n\t\"hscif4_data_c\",\n\t\"hscif4_data_d\",\n\t\"hscif4_data_e\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1_a\",\n\t\"i2c1_b\",\n\t\"i2c1_c\",\n\t\"i2c1_d\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2_a\",\n\t\"i2c2_b\",\n\t\"i2c2_c\",\n\t\"i2c2_d\",\n\t\"i2c2_e\",\n};\n\nstatic const char * const i2c4_groups[] = {\n\t\"i2c4\",\n};\n\nstatic const char * const i2c5_groups[] = {\n\t\"i2c5\",\n};\n\nstatic const char * const i2c6_groups[] = {\n\t\"i2c6_a\",\n\t\"i2c6_b\",\n};\n\nstatic const char * const i2c7_groups[] = {\n\t\"i2c7_a\",\n\t\"i2c7_b\",\n};\n\nstatic const char * const intc_ex_groups[] = {\n\t\"intc_ex_irq0\",\n\t\"intc_ex_irq1\",\n\t\"intc_ex_irq2\",\n\t\"intc_ex_irq3\",\n\t\"intc_ex_irq4\",\n\t\"intc_ex_irq5\",\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A77990\nstatic const char * const mlb_3pin_groups[] = {\n\t\"mlb_3pin\",\n};\n#endif  \n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_clk\",\n\t\"msiof0_sync\",\n\t\"msiof0_ss1\",\n\t\"msiof0_ss2\",\n\t\"msiof0_txd\",\n\t\"msiof0_rxd\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_clk\",\n\t\"msiof1_sync\",\n\t\"msiof1_ss1\",\n\t\"msiof1_ss2\",\n\t\"msiof1_txd\",\n\t\"msiof1_rxd\",\n};\n\nstatic const char * const msiof2_groups[] = {\n\t\"msiof2_clk_a\",\n\t\"msiof2_sync_a\",\n\t\"msiof2_ss1_a\",\n\t\"msiof2_ss2_a\",\n\t\"msiof2_txd_a\",\n\t\"msiof2_rxd_a\",\n\t\"msiof2_clk_b\",\n\t\"msiof2_sync_b\",\n\t\"msiof2_ss1_b\",\n\t\"msiof2_ss2_b\",\n\t\"msiof2_txd_b\",\n\t\"msiof2_rxd_b\",\n};\n\nstatic const char * const msiof3_groups[] = {\n\t\"msiof3_clk_a\",\n\t\"msiof3_sync_a\",\n\t\"msiof3_ss1_a\",\n\t\"msiof3_ss2_a\",\n\t\"msiof3_txd_a\",\n\t\"msiof3_rxd_a\",\n\t\"msiof3_clk_b\",\n\t\"msiof3_sync_b\",\n\t\"msiof3_ss1_b\",\n\t\"msiof3_txd_b\",\n\t\"msiof3_rxd_b\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"pwm0_a\",\n\t\"pwm0_b\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"pwm1_a\",\n\t\"pwm1_b\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"pwm2_a\",\n\t\"pwm2_b\",\n\t\"pwm2_c\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"pwm3_a\",\n\t\"pwm3_b\",\n\t\"pwm3_c\",\n};\n\nstatic const char * const pwm4_groups[] = {\n\t\"pwm4_a\",\n\t\"pwm4_b\",\n};\n\nstatic const char * const pwm5_groups[] = {\n\t\"pwm5_a\",\n\t\"pwm5_b\",\n};\n\nstatic const char * const pwm6_groups[] = {\n\t\"pwm6_a\",\n\t\"pwm6_b\",\n};\n\nstatic const char * const qspi0_groups[] = {\n\t\"qspi0_ctrl\",\n\t\"qspi0_data2\",\n\t\"qspi0_data4\",\n};\n\nstatic const char * const qspi1_groups[] = {\n\t\"qspi1_ctrl\",\n\t\"qspi1_data2\",\n\t\"qspi1_data4\",\n};\n\nstatic const char * const rpc_groups[] = {\n\t\"rpc_clk1\",\n\t\"rpc_clk2\",\n\t\"rpc_ctrl\",\n\t\"rpc_data\",\n\t\"rpc_reset\",\n\t\"rpc_int\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data_a\",\n\t\"scif0_clk_a\",\n\t\"scif0_ctrl_a\",\n\t\"scif0_data_b\",\n\t\"scif0_clk_b\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data\",\n\t\"scif1_clk\",\n\t\"scif1_ctrl\",\n};\n\nstatic const char * const scif2_groups[] = {\n\t\"scif2_data_a\",\n\t\"scif2_clk_a\",\n\t\"scif2_data_b\",\n};\n\nstatic const char * const scif3_groups[] = {\n\t\"scif3_data_a\",\n\t\"scif3_clk_a\",\n\t\"scif3_ctrl_a\",\n\t\"scif3_data_b\",\n\t\"scif3_data_c\",\n\t\"scif3_clk_c\",\n};\n\nstatic const char * const scif4_groups[] = {\n\t\"scif4_data_a\",\n\t\"scif4_clk_a\",\n\t\"scif4_ctrl_a\",\n\t\"scif4_data_b\",\n\t\"scif4_clk_b\",\n\t\"scif4_data_c\",\n\t\"scif4_ctrl_c\",\n};\n\nstatic const char * const scif5_groups[] = {\n\t\"scif5_data_a\",\n\t\"scif5_clk_a\",\n\t\"scif5_data_b\",\n\t\"scif5_data_c\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk_a\",\n\t\"scif_clk_b\",\n};\n\nstatic const char * const sdhi0_groups[] = {\n\t\"sdhi0_data1\",\n\t\"sdhi0_data4\",\n\t\"sdhi0_ctrl\",\n\t\"sdhi0_cd\",\n\t\"sdhi0_wp\",\n};\n\nstatic const char * const sdhi1_groups[] = {\n\t\"sdhi1_data1\",\n\t\"sdhi1_data4\",\n\t\"sdhi1_ctrl\",\n\t\"sdhi1_cd\",\n\t\"sdhi1_wp\",\n};\n\nstatic const char * const sdhi3_groups[] = {\n\t\"sdhi3_data1\",\n\t\"sdhi3_data4\",\n\t\"sdhi3_data8\",\n\t\"sdhi3_ctrl\",\n\t\"sdhi3_cd\",\n\t\"sdhi3_wp\",\n\t\"sdhi3_ds\",\n};\n\nstatic const char * const ssi_groups[] = {\n\t\"ssi0_data\",\n\t\"ssi01239_ctrl\",\n\t\"ssi1_data\",\n\t\"ssi1_ctrl\",\n\t\"ssi2_data\",\n\t\"ssi2_ctrl_a\",\n\t\"ssi2_ctrl_b\",\n\t\"ssi3_data\",\n\t\"ssi349_ctrl\",\n\t\"ssi4_data\",\n\t\"ssi4_ctrl\",\n\t\"ssi5_data\",\n\t\"ssi5_ctrl\",\n\t\"ssi6_data\",\n\t\"ssi6_ctrl\",\n\t\"ssi7_data\",\n\t\"ssi78_ctrl\",\n\t\"ssi8_data\",\n\t\"ssi9_data\",\n\t\"ssi9_ctrl_a\",\n\t\"ssi9_ctrl_b\",\n};\n\nstatic const char * const tmu_groups[] = {\n\t\"tmu_tclk1_a\",\n\t\"tmu_tclk1_b\",\n\t\"tmu_tclk2_a\",\n\t\"tmu_tclk2_b\",\n};\n\nstatic const char * const usb0_groups[] = {\n\t\"usb0_a\",\n\t\"usb0_b\",\n\t\"usb0_id\",\n};\n\nstatic const char * const usb30_groups[] = {\n\t\"usb30\",\n\t\"usb30_id\",\n};\n\nstatic const char * const vin4_groups[] = {\n\t\"vin4_data8_a\",\n\t\"vin4_data10_a\",\n\t\"vin4_data12_a\",\n\t\"vin4_data16_a\",\n\t\"vin4_data18_a\",\n\t\"vin4_data20_a\",\n\t\"vin4_data24_a\",\n\t\"vin4_data8_b\",\n\t\"vin4_data10_b\",\n\t\"vin4_data12_b\",\n\t\"vin4_data16_b\",\n\t\"vin4_data18_b\",\n\t\"vin4_data20_b\",\n\t\"vin4_data24_b\",\n\t\"vin4_g8\",\n\t\"vin4_sync\",\n\t\"vin4_field\",\n\t\"vin4_clkenb\",\n\t\"vin4_clk\",\n};\n\nstatic const char * const vin5_groups[] = {\n\t\"vin5_data8_a\",\n\t\"vin5_data10_a\",\n\t\"vin5_data12_a\",\n\t\"vin5_data16_a\",\n\t\"vin5_data8_b\",\n\t\"vin5_high8\",\n\t\"vin5_sync_a\",\n\t\"vin5_field_a\",\n\t\"vin5_clkenb_a\",\n\t\"vin5_clk_a\",\n\t\"vin5_clk_b\",\n};\n\nstatic const struct {\n\tstruct sh_pfc_function common[50];\n#ifdef CONFIG_PINCTRL_PFC_R8A77990\n\tstruct sh_pfc_function automotive[5];\n#endif\n} pinmux_functions = {\n\t.common = {\n\t\tSH_PFC_FUNCTION(audio_clk),\n\t\tSH_PFC_FUNCTION(avb),\n\t\tSH_PFC_FUNCTION(can0),\n\t\tSH_PFC_FUNCTION(can1),\n\t\tSH_PFC_FUNCTION(can_clk),\n\t\tSH_PFC_FUNCTION(canfd0),\n\t\tSH_PFC_FUNCTION(canfd1),\n\t\tSH_PFC_FUNCTION(du),\n\t\tSH_PFC_FUNCTION(hscif0),\n\t\tSH_PFC_FUNCTION(hscif1),\n\t\tSH_PFC_FUNCTION(hscif2),\n\t\tSH_PFC_FUNCTION(hscif3),\n\t\tSH_PFC_FUNCTION(hscif4),\n\t\tSH_PFC_FUNCTION(i2c1),\n\t\tSH_PFC_FUNCTION(i2c2),\n\t\tSH_PFC_FUNCTION(i2c4),\n\t\tSH_PFC_FUNCTION(i2c5),\n\t\tSH_PFC_FUNCTION(i2c6),\n\t\tSH_PFC_FUNCTION(i2c7),\n\t\tSH_PFC_FUNCTION(intc_ex),\n\t\tSH_PFC_FUNCTION(msiof0),\n\t\tSH_PFC_FUNCTION(msiof1),\n\t\tSH_PFC_FUNCTION(msiof2),\n\t\tSH_PFC_FUNCTION(msiof3),\n\t\tSH_PFC_FUNCTION(pwm0),\n\t\tSH_PFC_FUNCTION(pwm1),\n\t\tSH_PFC_FUNCTION(pwm2),\n\t\tSH_PFC_FUNCTION(pwm3),\n\t\tSH_PFC_FUNCTION(pwm4),\n\t\tSH_PFC_FUNCTION(pwm5),\n\t\tSH_PFC_FUNCTION(pwm6),\n\t\tSH_PFC_FUNCTION(qspi0),\n\t\tSH_PFC_FUNCTION(qspi1),\n\t\tSH_PFC_FUNCTION(rpc),\n\t\tSH_PFC_FUNCTION(scif0),\n\t\tSH_PFC_FUNCTION(scif1),\n\t\tSH_PFC_FUNCTION(scif2),\n\t\tSH_PFC_FUNCTION(scif3),\n\t\tSH_PFC_FUNCTION(scif4),\n\t\tSH_PFC_FUNCTION(scif5),\n\t\tSH_PFC_FUNCTION(scif_clk),\n\t\tSH_PFC_FUNCTION(sdhi0),\n\t\tSH_PFC_FUNCTION(sdhi1),\n\t\tSH_PFC_FUNCTION(sdhi3),\n\t\tSH_PFC_FUNCTION(ssi),\n\t\tSH_PFC_FUNCTION(tmu),\n\t\tSH_PFC_FUNCTION(usb0),\n\t\tSH_PFC_FUNCTION(usb30),\n\t\tSH_PFC_FUNCTION(vin4),\n\t\tSH_PFC_FUNCTION(vin5),\n\t},\n#ifdef CONFIG_PINCTRL_PFC_R8A77990\n\t.automotive = {\n\t\tSH_PFC_FUNCTION(drif0),\n\t\tSH_PFC_FUNCTION(drif1),\n\t\tSH_PFC_FUNCTION(drif2),\n\t\tSH_PFC_FUNCTION(drif3),\n\t\tSH_PFC_FUNCTION(mlb_3pin),\n\t}\n#endif  \n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n#define F_(x, y)\tFN_##y\n#define FM(x)\t\tFN_##x\n\t{ PINMUX_CFG_REG_VAR(\"GPSR0\", 0xe6060100, 32,\n\t\t\t     GROUP(-14, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_0_17_FN,\tGPSR0_17,\n\t\tGP_0_16_FN,\tGPSR0_16,\n\t\tGP_0_15_FN,\tGPSR0_15,\n\t\tGP_0_14_FN,\tGPSR0_14,\n\t\tGP_0_13_FN,\tGPSR0_13,\n\t\tGP_0_12_FN,\tGPSR0_12,\n\t\tGP_0_11_FN,\tGPSR0_11,\n\t\tGP_0_10_FN,\tGPSR0_10,\n\t\tGP_0_9_FN,\tGPSR0_9,\n\t\tGP_0_8_FN,\tGPSR0_8,\n\t\tGP_0_7_FN,\tGPSR0_7,\n\t\tGP_0_6_FN,\tGPSR0_6,\n\t\tGP_0_5_FN,\tGPSR0_5,\n\t\tGP_0_4_FN,\tGPSR0_4,\n\t\tGP_0_3_FN,\tGPSR0_3,\n\t\tGP_0_2_FN,\tGPSR0_2,\n\t\tGP_0_1_FN,\tGPSR0_1,\n\t\tGP_0_0_FN,\tGPSR0_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR1\", 0xe6060104, 32,\n\t\t\t     GROUP(-9, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_1_22_FN,\tGPSR1_22,\n\t\tGP_1_21_FN,\tGPSR1_21,\n\t\tGP_1_20_FN,\tGPSR1_20,\n\t\tGP_1_19_FN,\tGPSR1_19,\n\t\tGP_1_18_FN,\tGPSR1_18,\n\t\tGP_1_17_FN,\tGPSR1_17,\n\t\tGP_1_16_FN,\tGPSR1_16,\n\t\tGP_1_15_FN,\tGPSR1_15,\n\t\tGP_1_14_FN,\tGPSR1_14,\n\t\tGP_1_13_FN,\tGPSR1_13,\n\t\tGP_1_12_FN,\tGPSR1_12,\n\t\tGP_1_11_FN,\tGPSR1_11,\n\t\tGP_1_10_FN,\tGPSR1_10,\n\t\tGP_1_9_FN,\tGPSR1_9,\n\t\tGP_1_8_FN,\tGPSR1_8,\n\t\tGP_1_7_FN,\tGPSR1_7,\n\t\tGP_1_6_FN,\tGPSR1_6,\n\t\tGP_1_5_FN,\tGPSR1_5,\n\t\tGP_1_4_FN,\tGPSR1_4,\n\t\tGP_1_3_FN,\tGPSR1_3,\n\t\tGP_1_2_FN,\tGPSR1_2,\n\t\tGP_1_1_FN,\tGPSR1_1,\n\t\tGP_1_0_FN,\tGPSR1_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR2\", 0xe6060108, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_2_25_FN,\tGPSR2_25,\n\t\tGP_2_24_FN,\tGPSR2_24,\n\t\tGP_2_23_FN,\tGPSR2_23,\n\t\tGP_2_22_FN,\tGPSR2_22,\n\t\tGP_2_21_FN,\tGPSR2_21,\n\t\tGP_2_20_FN,\tGPSR2_20,\n\t\tGP_2_19_FN,\tGPSR2_19,\n\t\tGP_2_18_FN,\tGPSR2_18,\n\t\tGP_2_17_FN,\tGPSR2_17,\n\t\tGP_2_16_FN,\tGPSR2_16,\n\t\tGP_2_15_FN,\tGPSR2_15,\n\t\tGP_2_14_FN,\tGPSR2_14,\n\t\tGP_2_13_FN,\tGPSR2_13,\n\t\tGP_2_12_FN,\tGPSR2_12,\n\t\tGP_2_11_FN,\tGPSR2_11,\n\t\tGP_2_10_FN,\tGPSR2_10,\n\t\tGP_2_9_FN,\tGPSR2_9,\n\t\tGP_2_8_FN,\tGPSR2_8,\n\t\tGP_2_7_FN,\tGPSR2_7,\n\t\tGP_2_6_FN,\tGPSR2_6,\n\t\tGP_2_5_FN,\tGPSR2_5,\n\t\tGP_2_4_FN,\tGPSR2_4,\n\t\tGP_2_3_FN,\tGPSR2_3,\n\t\tGP_2_2_FN,\tGPSR2_2,\n\t\tGP_2_1_FN,\tGPSR2_1,\n\t\tGP_2_0_FN,\tGPSR2_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR3\", 0xe606010c, 32,\n\t\t\t     GROUP(-16, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_3_15_FN,\tGPSR3_15,\n\t\tGP_3_14_FN,\tGPSR3_14,\n\t\tGP_3_13_FN,\tGPSR3_13,\n\t\tGP_3_12_FN,\tGPSR3_12,\n\t\tGP_3_11_FN,\tGPSR3_11,\n\t\tGP_3_10_FN,\tGPSR3_10,\n\t\tGP_3_9_FN,\tGPSR3_9,\n\t\tGP_3_8_FN,\tGPSR3_8,\n\t\tGP_3_7_FN,\tGPSR3_7,\n\t\tGP_3_6_FN,\tGPSR3_6,\n\t\tGP_3_5_FN,\tGPSR3_5,\n\t\tGP_3_4_FN,\tGPSR3_4,\n\t\tGP_3_3_FN,\tGPSR3_3,\n\t\tGP_3_2_FN,\tGPSR3_2,\n\t\tGP_3_1_FN,\tGPSR3_1,\n\t\tGP_3_0_FN,\tGPSR3_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR4\", 0xe6060110, 32,\n\t\t\t     GROUP(-21, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_4_10_FN,\tGPSR4_10,\n\t\tGP_4_9_FN,\tGPSR4_9,\n\t\tGP_4_8_FN,\tGPSR4_8,\n\t\tGP_4_7_FN,\tGPSR4_7,\n\t\tGP_4_6_FN,\tGPSR4_6,\n\t\tGP_4_5_FN,\tGPSR4_5,\n\t\tGP_4_4_FN,\tGPSR4_4,\n\t\tGP_4_3_FN,\tGPSR4_3,\n\t\tGP_4_2_FN,\tGPSR4_2,\n\t\tGP_4_1_FN,\tGPSR4_1,\n\t\tGP_4_0_FN,\tGPSR4_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR5\", 0xe6060114, 32,\n\t\t\t     GROUP(-12, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_5_19_FN,\tGPSR5_19,\n\t\tGP_5_18_FN,\tGPSR5_18,\n\t\tGP_5_17_FN,\tGPSR5_17,\n\t\tGP_5_16_FN,\tGPSR5_16,\n\t\tGP_5_15_FN,\tGPSR5_15,\n\t\tGP_5_14_FN,\tGPSR5_14,\n\t\tGP_5_13_FN,\tGPSR5_13,\n\t\tGP_5_12_FN,\tGPSR5_12,\n\t\tGP_5_11_FN,\tGPSR5_11,\n\t\tGP_5_10_FN,\tGPSR5_10,\n\t\tGP_5_9_FN,\tGPSR5_9,\n\t\tGP_5_8_FN,\tGPSR5_8,\n\t\tGP_5_7_FN,\tGPSR5_7,\n\t\tGP_5_6_FN,\tGPSR5_6,\n\t\tGP_5_5_FN,\tGPSR5_5,\n\t\tGP_5_4_FN,\tGPSR5_4,\n\t\tGP_5_3_FN,\tGPSR5_3,\n\t\tGP_5_2_FN,\tGPSR5_2,\n\t\tGP_5_1_FN,\tGPSR5_1,\n\t\tGP_5_0_FN,\tGPSR5_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR6\", 0xe6060118, 32,\n\t\t\t     GROUP(-14, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_6_17_FN,\tGPSR6_17,\n\t\tGP_6_16_FN,\tGPSR6_16,\n\t\tGP_6_15_FN,\tGPSR6_15,\n\t\tGP_6_14_FN,\tGPSR6_14,\n\t\tGP_6_13_FN,\tGPSR6_13,\n\t\tGP_6_12_FN,\tGPSR6_12,\n\t\tGP_6_11_FN,\tGPSR6_11,\n\t\tGP_6_10_FN,\tGPSR6_10,\n\t\tGP_6_9_FN,\tGPSR6_9,\n\t\tGP_6_8_FN,\tGPSR6_8,\n\t\tGP_6_7_FN,\tGPSR6_7,\n\t\tGP_6_6_FN,\tGPSR6_6,\n\t\tGP_6_5_FN,\tGPSR6_5,\n\t\tGP_6_4_FN,\tGPSR6_4,\n\t\tGP_6_3_FN,\tGPSR6_3,\n\t\tGP_6_2_FN,\tGPSR6_2,\n\t\tGP_6_1_FN,\tGPSR6_1,\n\t\tGP_6_0_FN,\tGPSR6_0, ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG(\"IPSR0\", 0xe6060200, 32, 4, GROUP(\n\t\tIP0_31_28\n\t\tIP0_27_24\n\t\tIP0_23_20\n\t\tIP0_19_16\n\t\tIP0_15_12\n\t\tIP0_11_8\n\t\tIP0_7_4\n\t\tIP0_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR1\", 0xe6060204, 32, 4, GROUP(\n\t\tIP1_31_28\n\t\tIP1_27_24\n\t\tIP1_23_20\n\t\tIP1_19_16\n\t\tIP1_15_12\n\t\tIP1_11_8\n\t\tIP1_7_4\n\t\tIP1_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR2\", 0xe6060208, 32, 4, GROUP(\n\t\tIP2_31_28\n\t\tIP2_27_24\n\t\tIP2_23_20\n\t\tIP2_19_16\n\t\tIP2_15_12\n\t\tIP2_11_8\n\t\tIP2_7_4\n\t\tIP2_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR3\", 0xe606020c, 32, 4, GROUP(\n\t\tIP3_31_28\n\t\tIP3_27_24\n\t\tIP3_23_20\n\t\tIP3_19_16\n\t\tIP3_15_12\n\t\tIP3_11_8\n\t\tIP3_7_4\n\t\tIP3_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR4\", 0xe6060210, 32, 4, GROUP(\n\t\tIP4_31_28\n\t\tIP4_27_24\n\t\tIP4_23_20\n\t\tIP4_19_16\n\t\tIP4_15_12\n\t\tIP4_11_8\n\t\tIP4_7_4\n\t\tIP4_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR5\", 0xe6060214, 32, 4, GROUP(\n\t\tIP5_31_28\n\t\tIP5_27_24\n\t\tIP5_23_20\n\t\tIP5_19_16\n\t\tIP5_15_12\n\t\tIP5_11_8\n\t\tIP5_7_4\n\t\tIP5_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR6\", 0xe6060218, 32, 4, GROUP(\n\t\tIP6_31_28\n\t\tIP6_27_24\n\t\tIP6_23_20\n\t\tIP6_19_16\n\t\tIP6_15_12\n\t\tIP6_11_8\n\t\tIP6_7_4\n\t\tIP6_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR7\", 0xe606021c, 32, 4, GROUP(\n\t\tIP7_31_28\n\t\tIP7_27_24\n\t\tIP7_23_20\n\t\tIP7_19_16\n\t\tIP7_15_12\n\t\tIP7_11_8\n\t\tIP7_7_4\n\t\tIP7_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR8\", 0xe6060220, 32, 4, GROUP(\n\t\tIP8_31_28\n\t\tIP8_27_24\n\t\tIP8_23_20\n\t\tIP8_19_16\n\t\tIP8_15_12\n\t\tIP8_11_8\n\t\tIP8_7_4\n\t\tIP8_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR9\", 0xe6060224, 32, 4, GROUP(\n\t\tIP9_31_28\n\t\tIP9_27_24\n\t\tIP9_23_20\n\t\tIP9_19_16\n\t\tIP9_15_12\n\t\tIP9_11_8\n\t\tIP9_7_4\n\t\tIP9_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR10\", 0xe6060228, 32, 4, GROUP(\n\t\tIP10_31_28\n\t\tIP10_27_24\n\t\tIP10_23_20\n\t\tIP10_19_16\n\t\tIP10_15_12\n\t\tIP10_11_8\n\t\tIP10_7_4\n\t\tIP10_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR11\", 0xe606022c, 32, 4, GROUP(\n\t\tIP11_31_28\n\t\tIP11_27_24\n\t\tIP11_23_20\n\t\tIP11_19_16\n\t\tIP11_15_12\n\t\tIP11_11_8\n\t\tIP11_7_4\n\t\tIP11_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR12\", 0xe6060230, 32, 4, GROUP(\n\t\tIP12_31_28\n\t\tIP12_27_24\n\t\tIP12_23_20\n\t\tIP12_19_16\n\t\tIP12_15_12\n\t\tIP12_11_8\n\t\tIP12_7_4\n\t\tIP12_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR13\", 0xe6060234, 32, 4, GROUP(\n\t\tIP13_31_28\n\t\tIP13_27_24\n\t\tIP13_23_20\n\t\tIP13_19_16\n\t\tIP13_15_12\n\t\tIP13_11_8\n\t\tIP13_7_4\n\t\tIP13_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR14\", 0xe6060238, 32, 4, GROUP(\n\t\tIP14_31_28\n\t\tIP14_27_24\n\t\tIP14_23_20\n\t\tIP14_19_16\n\t\tIP14_15_12\n\t\tIP14_11_8\n\t\tIP14_7_4\n\t\tIP14_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR15\", 0xe606023c, 32, 4, GROUP(\n\t\tIP15_31_28\n\t\tIP15_27_24\n\t\tIP15_23_20\n\t\tIP15_19_16\n\t\tIP15_15_12\n\t\tIP15_11_8\n\t\tIP15_7_4\n\t\tIP15_3_0 ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL0\", 0xe6060500, 32,\n\t\t\t     GROUP(-1, 2, 1, 2, 1, 1, 1, 1, 2, 3, 1, 1,\n\t\t\t\t   1, 2, 2, 1, 1, 1, 2, 1, 1, 1, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tMOD_SEL0_30_29\n\t\tMOD_SEL0_28\n\t\tMOD_SEL0_27_26\n\t\tMOD_SEL0_25\n\t\tMOD_SEL0_24\n\t\tMOD_SEL0_23\n\t\tMOD_SEL0_22\n\t\tMOD_SEL0_21_20\n\t\tMOD_SEL0_19_18_17\n\t\tMOD_SEL0_16\n\t\tMOD_SEL0_15\n\t\tMOD_SEL0_14\n\t\tMOD_SEL0_13_12\n\t\tMOD_SEL0_11_10\n\t\tMOD_SEL0_9\n\t\tMOD_SEL0_8\n\t\tMOD_SEL0_7\n\t\tMOD_SEL0_6_5\n\t\tMOD_SEL0_4\n\t\tMOD_SEL0_3\n\t\tMOD_SEL0_2\n\t\tMOD_SEL0_1_0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL1\", 0xe6060504, 32,\n\t\t\t     GROUP(1, 1, 1, 1, -1, 1, 1, 3, 3, 1, 1, 1,\n\t\t\t\t   1, 2, 2, 2, 1, 1, 2, 1, -4),\n\t\t\t     GROUP(\n\t\tMOD_SEL1_31\n\t\tMOD_SEL1_30\n\t\tMOD_SEL1_29\n\t\tMOD_SEL1_28\n\t\t \n\t\tMOD_SEL1_26\n\t\tMOD_SEL1_25\n\t\tMOD_SEL1_24_23_22\n\t\tMOD_SEL1_21_20_19\n\t\tMOD_SEL1_18\n\t\tMOD_SEL1_17\n\t\tMOD_SEL1_16\n\t\tMOD_SEL1_15\n\t\tMOD_SEL1_14_13\n\t\tMOD_SEL1_12_11\n\t\tMOD_SEL1_10_9\n\t\tMOD_SEL1_8\n\t\tMOD_SEL1_7\n\t\tMOD_SEL1_6_5\n\t\tMOD_SEL1_4\n\t\t  ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_drive_reg pinmux_drive_regs[] = {\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL8\", 0xe6060320) {\n\t\t{ RCAR_GP_PIN(3,  0), 18, 2 },\t \n\t\t{ RCAR_GP_PIN(3,  1), 15, 2 },\t \n\t\t{ RCAR_GP_PIN(3,  2), 12, 2 },\t \n\t\t{ RCAR_GP_PIN(3,  3),  9, 2 },\t \n\t\t{ RCAR_GP_PIN(3,  4),  6, 2 },\t \n\t\t{ RCAR_GP_PIN(3,  5),  3, 2 },\t \n\t\t{ RCAR_GP_PIN(3,  6),  0, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL9\", 0xe6060324) {\n\t\t{ RCAR_GP_PIN(3,  7), 29, 2 },\t \n\t\t{ RCAR_GP_PIN(3,  8), 26, 2 },\t \n\t\t{ RCAR_GP_PIN(3,  9), 23, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 10), 20, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 11), 17, 2 },\t \n\t\t{ RCAR_GP_PIN(4,  0), 14, 2 },\t \n\t\t{ RCAR_GP_PIN(4,  1), 11, 2 },\t \n\t\t{ RCAR_GP_PIN(4,  2),  8, 2 },\t \n\t\t{ RCAR_GP_PIN(4,  3),  5, 2 },\t \n\t\t{ RCAR_GP_PIN(4,  4),  2, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRVCTRL10\", 0xe6060328) {\n\t\t{ RCAR_GP_PIN(4,  5), 29, 2 },\t \n\t\t{ RCAR_GP_PIN(4,  6), 26, 2 },\t \n\t\t{ RCAR_GP_PIN(4,  7), 23, 2 },\t \n\t\t{ RCAR_GP_PIN(4,  8), 20, 2 },\t \n\t\t{ RCAR_GP_PIN(4,  9), 17, 2 },\t \n\t\t{ RCAR_GP_PIN(4, 10), 14, 2 },\t \n\t} },\n\t{   }\n};\n\nenum ioctrl_regs {\n\tPOCCTRL0,\n\tPOCCTRL2,\n\tTDSELCTRL,\n};\n\nstatic const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {\n\t[POCCTRL0] = { 0xe6060380, },\n\t[POCCTRL2] = { 0xe6060388, },\n\t[TDSELCTRL] = { 0xe60603c0, },\n\t{   }\n};\n\nstatic int r8a77990_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)\n{\n\tswitch (pin) {\n\tcase RCAR_GP_PIN(3, 0) ... RCAR_GP_PIN(3, 11):\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL0].reg;\n\t\treturn pin & 0x1f;\n\n\tcase RCAR_GP_PIN(4, 0) ... RCAR_GP_PIN(4, 10):\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL0].reg;\n\t\treturn (pin & 0x1f) + 19;\n\n\tcase PIN_VDDQ_AVB0:\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL2].reg;\n\t\treturn 0;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUEN0\", 0xe6060400, \"PUD0\", 0xe6060440) {\n\t\t [0] = RCAR_GP_PIN(2, 23),\t \n\t\t [1] = RCAR_GP_PIN(2, 22),\t \n\t\t [2] = RCAR_GP_PIN(2, 21),\t \n\t\t [3] = PIN_AVB_MDC,\t\t \n\t\t [4] = PIN_AVB_MDIO,\t\t \n\t\t [5] = RCAR_GP_PIN(2, 20),\t \n\t\t [6] = PIN_AVB_TD3,\t\t \n\t\t [7] = PIN_AVB_TD2,\t\t \n\t\t [8] = PIN_AVB_TD1,\t\t \n\t\t [9] = PIN_AVB_TD0,\t\t \n\t\t[10] = PIN_AVB_TXC,\t\t \n\t\t[11] = PIN_AVB_TX_CTL,\t\t \n\t\t[12] = RCAR_GP_PIN(2, 19),\t \n\t\t[13] = RCAR_GP_PIN(2, 18),\t \n\t\t[14] = RCAR_GP_PIN(2, 17),\t \n\t\t[15] = RCAR_GP_PIN(2, 16),\t \n\t\t[16] = RCAR_GP_PIN(2, 15),\t \n\t\t[17] = RCAR_GP_PIN(2, 14),\t \n\t\t[18] = RCAR_GP_PIN(2, 13),\t \n\t\t[19] = RCAR_GP_PIN(2, 12),\t \n\t\t[20] = RCAR_GP_PIN(2, 11),\t \n\t\t[21] = RCAR_GP_PIN(2, 10),\t \n\t\t[22] = RCAR_GP_PIN(2,  9),\t \n\t\t[23] = RCAR_GP_PIN(2,  8),\t \n\t\t[24] = RCAR_GP_PIN(2,  7),\t \n\t\t[25] = RCAR_GP_PIN(2,  6),\t \n\t\t[26] = RCAR_GP_PIN(2,  5),\t \n\t\t[27] = RCAR_GP_PIN(2,  4),\t \n\t\t[28] = RCAR_GP_PIN(2,  3),\t \n\t\t[29] = RCAR_GP_PIN(2,  2),\t \n\t\t[30] = RCAR_GP_PIN(2,  1),\t \n\t\t[31] = RCAR_GP_PIN(2,  0),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN1\", 0xe6060404, \"PUD1\", 0xe6060444) {\n\t\t [0] = RCAR_GP_PIN(0,  4),\t \n\t\t [1] = RCAR_GP_PIN(0,  3),\t \n\t\t [2] = RCAR_GP_PIN(0,  2),\t \n\t\t [3] = RCAR_GP_PIN(0,  1),\t \n\t\t [4] = RCAR_GP_PIN(0,  0),\t \n\t\t [5] = RCAR_GP_PIN(1, 22),\t \n\t\t [6] = RCAR_GP_PIN(1, 21),\t \n\t\t [7] = RCAR_GP_PIN(1, 20),\t \n\t\t [8] = RCAR_GP_PIN(1, 19),\t \n\t\t [9] = RCAR_GP_PIN(1, 18),\t \n\t\t[10] = RCAR_GP_PIN(1, 17),\t \n\t\t[11] = RCAR_GP_PIN(1, 16),\t \n\t\t[12] = RCAR_GP_PIN(1, 15),\t \n\t\t[13] = RCAR_GP_PIN(1, 14),\t \n\t\t[14] = RCAR_GP_PIN(1, 13),\t \n\t\t[15] = RCAR_GP_PIN(1, 12),\t \n\t\t[16] = RCAR_GP_PIN(1, 11),\t \n\t\t[17] = RCAR_GP_PIN(1, 10),\t \n\t\t[18] = RCAR_GP_PIN(1,  9),\t \n\t\t[19] = RCAR_GP_PIN(1,  8),\t \n\t\t[20] = RCAR_GP_PIN(1,  7),\t \n\t\t[21] = RCAR_GP_PIN(1,  6),\t \n\t\t[22] = RCAR_GP_PIN(1,  5),\t \n\t\t[23] = RCAR_GP_PIN(1,  4),\t \n\t\t[24] = RCAR_GP_PIN(1,  3),\t \n\t\t[25] = RCAR_GP_PIN(1,  2),\t \n\t\t[26] = RCAR_GP_PIN(1,  1),\t \n\t\t[27] = RCAR_GP_PIN(1,  0),\t \n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = RCAR_GP_PIN(2, 25),\t \n\t\t[31] = RCAR_GP_PIN(2, 24),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN2\", 0xe6060408, \"PUD2\", 0xe6060448) {\n\t\t [0] = RCAR_GP_PIN(3,  1),\t \n\t\t [1] = RCAR_GP_PIN(3,  0),\t \n\t\t [2] = PIN_ASEBRK,\t\t \n\t\t [3] = SH_PFC_PIN_NONE,\n\t\t [4] = PIN_TDI,\t\t\t \n\t\t [5] = PIN_TMS,\t\t\t \n\t\t [6] = PIN_TCK,\t\t\t \n\t\t [7] = PIN_TRST_N,\t\t \n\t\t [8] = SH_PFC_PIN_NONE,\n\t\t [9] = SH_PFC_PIN_NONE,\n\t\t[10] = SH_PFC_PIN_NONE,\n\t\t[11] = SH_PFC_PIN_NONE,\n\t\t[12] = SH_PFC_PIN_NONE,\n\t\t[13] = SH_PFC_PIN_NONE,\n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = PIN_FSCLKST_N,\t\t \n\t\t[16] = RCAR_GP_PIN(0, 17),\t \n\t\t[17] = RCAR_GP_PIN(0, 16),\t \n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = PIN_PRESETOUT_N,\t\t \n\t\t[21] = RCAR_GP_PIN(0, 15),\t \n\t\t[22] = RCAR_GP_PIN(0, 14),\t \n\t\t[23] = RCAR_GP_PIN(0, 13),\t \n\t\t[24] = RCAR_GP_PIN(0, 12),\t \n\t\t[25] = RCAR_GP_PIN(0, 11),\t \n\t\t[26] = RCAR_GP_PIN(0, 10),\t \n\t\t[27] = RCAR_GP_PIN(0,  9),\t \n\t\t[28] = RCAR_GP_PIN(0,  8),\t \n\t\t[29] = RCAR_GP_PIN(0,  7),\t \n\t\t[30] = RCAR_GP_PIN(0,  6),\t \n\t\t[31] = RCAR_GP_PIN(0,  5),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN3\", 0xe606040c, \"PUD3\", 0xe606044c) {\n\t\t [0] = RCAR_GP_PIN(5,  0),\t \n\t\t [1] = RCAR_GP_PIN(5,  4),\t \n\t\t [2] = RCAR_GP_PIN(5,  3),\t \n\t\t [3] = RCAR_GP_PIN(5,  2),\t \n\t\t [4] = RCAR_GP_PIN(5,  1),\t \n\t\t [5] = SH_PFC_PIN_NONE,\n\t\t [6] = SH_PFC_PIN_NONE,\n\t\t [7] = RCAR_GP_PIN(3, 15),\t \n\t\t [8] = RCAR_GP_PIN(3, 14),\t \n\t\t [9] = RCAR_GP_PIN(3, 13),\t \n\t\t[10] = RCAR_GP_PIN(3, 12),\t \n\t\t[11] = RCAR_GP_PIN(4, 10),\t \n\t\t[12] = RCAR_GP_PIN(4,  9),\t \n\t\t[13] = RCAR_GP_PIN(4,  8),\t \n\t\t[14] = RCAR_GP_PIN(4,  7),\t \n\t\t[15] = RCAR_GP_PIN(4,  6),\t \n\t\t[16] = RCAR_GP_PIN(4,  5),\t \n\t\t[17] = RCAR_GP_PIN(4,  4),\t \n\t\t[18] = RCAR_GP_PIN(4,  3),\t \n\t\t[19] = RCAR_GP_PIN(4,  2),\t \n\t\t[20] = RCAR_GP_PIN(4,  1),\t \n\t\t[21] = RCAR_GP_PIN(4,  0),\t \n\t\t[22] = RCAR_GP_PIN(3, 11),\t \n\t\t[23] = RCAR_GP_PIN(3, 10),\t \n\t\t[24] = RCAR_GP_PIN(3,  9),\t \n\t\t[25] = RCAR_GP_PIN(3,  8),\t \n\t\t[26] = RCAR_GP_PIN(3,  7),\t \n\t\t[27] = RCAR_GP_PIN(3,  6),\t \n\t\t[28] = RCAR_GP_PIN(3,  5),\t \n\t\t[29] = RCAR_GP_PIN(3,  4),\t \n\t\t[30] = RCAR_GP_PIN(3,  3),\t \n\t\t[31] = RCAR_GP_PIN(3,  2),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN4\", 0xe6060410, \"PUD4\", 0xe6060450) {\n\t\t [0] = RCAR_GP_PIN(6,  8),\t \n\t\t [1] = RCAR_GP_PIN(6, 16),\t \n\t\t [2] = RCAR_GP_PIN(6, 15),\t \n\t\t [3] = RCAR_GP_PIN(6, 14),\t \n\t\t [4] = RCAR_GP_PIN(6, 13),\t \n\t\t [5] = RCAR_GP_PIN(6, 12),\t \n\t\t [6] = RCAR_GP_PIN(6, 11),\t \n\t\t [7] = RCAR_GP_PIN(6, 10),\t \n\t\t [8] = RCAR_GP_PIN(6,  7),\t \n\t\t [9] = RCAR_GP_PIN(6,  6),\t \n\t\t[10] = RCAR_GP_PIN(6,  5),\t \n\t\t[11] = RCAR_GP_PIN(6,  4),\t \n\t\t[12] = RCAR_GP_PIN(6,  3),\t \n\t\t[13] = RCAR_GP_PIN(6,  2),\t \n\t\t[14] = RCAR_GP_PIN(6,  1),\t \n\t\t[15] = RCAR_GP_PIN(6,  0),\t \n\t\t[16] = PIN_MLB_REF,\t\t \n\t\t[17] = RCAR_GP_PIN(5, 19),\t \n\t\t[18] = RCAR_GP_PIN(5, 18),\t \n\t\t[19] = RCAR_GP_PIN(5, 17),\t \n\t\t[20] = RCAR_GP_PIN(5, 16),\t \n\t\t[21] = RCAR_GP_PIN(5, 15),\t \n\t\t[22] = RCAR_GP_PIN(5, 14),\t \n\t\t[23] = RCAR_GP_PIN(5, 13),\t \n\t\t[24] = RCAR_GP_PIN(5, 12),\t \n\t\t[25] = RCAR_GP_PIN(5, 11),\t \n\t\t[26] = RCAR_GP_PIN(5, 10),\t \n\t\t[27] = RCAR_GP_PIN(5,  9),\t \n\t\t[28] = RCAR_GP_PIN(5,  8),\t \n\t\t[29] = RCAR_GP_PIN(5,  7),\t \n\t\t[30] = RCAR_GP_PIN(5,  6),\t \n\t\t[31] = RCAR_GP_PIN(5,  5),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN5\", 0xe6060414, \"PUD5\", 0xe6060454) {\n\t\t [0] = SH_PFC_PIN_NONE,\n\t\t [1] = SH_PFC_PIN_NONE,\n\t\t [2] = SH_PFC_PIN_NONE,\n\t\t [3] = SH_PFC_PIN_NONE,\n\t\t [4] = SH_PFC_PIN_NONE,\n\t\t [5] = SH_PFC_PIN_NONE,\n\t\t [6] = SH_PFC_PIN_NONE,\n\t\t [7] = SH_PFC_PIN_NONE,\n\t\t [8] = SH_PFC_PIN_NONE,\n\t\t [9] = SH_PFC_PIN_NONE,\n\t\t[10] = SH_PFC_PIN_NONE,\n\t\t[11] = SH_PFC_PIN_NONE,\n\t\t[12] = SH_PFC_PIN_NONE,\n\t\t[13] = SH_PFC_PIN_NONE,\n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = RCAR_GP_PIN(6,  9),\t \n\t\t[31] = RCAR_GP_PIN(6, 17),\t \n\t} },\n\t{   }\n};\n\nstatic const struct sh_pfc_soc_operations r8a77990_pfc_ops = {\n\t.pin_to_pocctrl = r8a77990_pin_to_pocctrl,\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A774C0\nconst struct sh_pfc_soc_info r8a774c0_pinmux_info = {\n\t.name = \"r8a774c0_pfc\",\n\t.ops = &r8a77990_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups.common,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups.common),\n\t.functions = pinmux_functions.common,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions.common),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.drive_regs = pinmux_drive_regs,\n\t.bias_regs = pinmux_bias_regs,\n\t.ioctrl_regs = pinmux_ioctrl_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n\n#ifdef CONFIG_PINCTRL_PFC_R8A77990\nconst struct sh_pfc_soc_info r8a77990_pinmux_info = {\n\t.name = \"r8a77990_pfc\",\n\t.ops = &r8a77990_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups.common,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups.common) +\n\t\tARRAY_SIZE(pinmux_groups.automotive),\n\t.functions = pinmux_functions.common,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions.common) +\n\t\tARRAY_SIZE(pinmux_functions.automotive),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.drive_regs = pinmux_drive_regs,\n\t.bias_regs = pinmux_bias_regs,\n\t.ioctrl_regs = pinmux_ioctrl_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}