//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Aug 31 08:30:38 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  ff_border_detect_14,
  n1177_9,
  w_status_border_detect,
  w_sprite_collision,
  ff_color_latched,
  n127_3,
  w_pre_vram_refresh,
  ff_vram_refresh,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  ff_half_count,
  w_screen_pos_y,
  ff_bus_write,
  ff_port1,
  ff_bus_valid,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1639_4,
  n1649_4,
  n1673_4,
  n1679_4,
  n962_37,
  n1057_13,
  ff_vram_valid_12,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input ff_border_detect_14;
input n1177_9;
input w_status_border_detect;
input w_sprite_collision;
input ff_color_latched;
input n127_3;
input w_pre_vram_refresh;
input ff_vram_refresh;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [12:0] ff_half_count;
input [9:0] w_screen_pos_y;
output ff_bus_write;
output ff_port1;
output ff_bus_valid;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1639_4;
output n1649_4;
output n1673_4;
output n1679_4;
output n962_37;
output n1057_13;
output ff_vram_valid_12;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3_0;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n879_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1514_4;
wire n1534_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1054_8;
wire n1057_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1054_10;
wire n1057_10;
wire n1012_6;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n388_4;
wire n1629_4;
wire n391_4;
wire n393_4;
wire n1632_4;
wire n1646_4;
wire n1714_4;
wire n1738_4;
wire n920_4;
wire n1004_4;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n960_37;
wire n961_39;
wire n962_36;
wire n962_38;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n965_43;
wire n966_42;
wire n966_43;
wire ff_vram_address_16_7;
wire ff_vram_address_13_7;
wire n1054_11;
wire n1054_12;
wire n1057_11;
wire n1057_12;
wire n391_5;
wire n959_40;
wire n959_41;
wire n960_38;
wire n960_39;
wire n961_42;
wire n962_39;
wire n964_37;
wire n965_44;
wire n1054_13;
wire n1054_14;
wire n1054_15;
wire n1054_16;
wire n1054_17;
wire n1057_14;
wire n1057_15;
wire n1057_16;
wire n1057_17;
wire n959_42;
wire n387_6;
wire n392_6;
wire n919_6;
wire n1788_5;
wire n961_44;
wire ff_vram_write_8;
wire ff_vram_valid_14;
wire n961_46;
wire n1657_6;
wire n202_6;
wire n201_6;
wire n959_44;
wire n1702_5;
wire n1665_6;
wire ff_vram_address_16_10;
wire n1673_6;
wire n1730_5;
wire n1710_5;
wire n1679_6;
wire n879_6;
wire n1687_5;
wire n1629_7;
wire n962_41;
wire ff_vram_valid_16;
wire n1004_7;
wire n96_6;
wire n881_5;
wire n219_5;
wire n1508_7;
wire n1738_6;
wire n1690_5;
wire n1632_6;
wire n1743_5;
wire n1714_6;
wire n1646_6;
wire n1639_6;
wire n1749_5;
wire n1722_5;
wire n1663_5;
wire n1649_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_port0;
wire ff_port2;
wire ff_port3;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s31 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT3 n966_s32 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s32.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1508_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1508_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1508_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1508_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1508_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3_0),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1508_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1508_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n377_4),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT3 n379_s0 (
    .F(n379_3),
    .I0(n379_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n379_s0.INIT=8'hAC;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hCA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(n387_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'hAC;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n388_4),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n391_4),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'hF088;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n392_6),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n879_6) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(w_palette_num[3]),
    .I2(n919_6),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n920_4),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1514_s1 (
    .F(n1514_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1508_7) 
);
defparam n1514_s1.INIT=8'h3A;
  LUT3 n1534_s0 (
    .F(n1534_3),
    .I0(n96_6),
    .I1(n1632_4),
    .I2(n1714_4) 
);
defparam n1534_s0.INIT=8'h40;
  LUT3 n959_s23 (
    .F(n959_37),
    .I0(n959_44),
    .I1(w_status_border_position[7]),
    .I2(n959_39) 
);
defparam n959_s23.INIT=8'h0D;
  LUT3 n960_s22 (
    .F(n960_36),
    .I0(n959_44),
    .I1(w_status_border_position[6]),
    .I2(n960_37) 
);
defparam n960_s22.INIT=8'h0D;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(n959_44),
    .I1(w_status_border_position[5]),
    .I2(n961_39),
    .I3(n961_44) 
);
defparam n961_s22.INIT=16'h000D;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(n959_44),
    .I1(w_status_border_position[3]),
    .I2(n963_40),
    .I3(n963_41) 
);
defparam n963_s23.INIT=16'h000D;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(n965_42),
    .I1(n965_43),
    .I2(w_status_border_position[1]),
    .I3(n959_44) 
);
defparam n965_s23.INIT=16'hB0BB;
  LUT3 n966_s34 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s34.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(n966_42),
    .I1(n966_43),
    .I2(n966_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=16'h77F0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1508_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1508_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1534_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_10),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_10),
    .I1(n1508_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1054_s3 (
    .F(n1054_8),
    .I0(ff_border_detect_14),
    .I1(n1054_11),
    .I2(n1054_12),
    .I3(n1054_10) 
);
defparam n1054_s3.INIT=16'h40FF;
  LUT3 n1057_s3 (
    .F(n1057_8),
    .I0(n1057_11),
    .I1(n1057_12),
    .I2(n1057_10) 
);
defparam n1057_s3.INIT=8'h8F;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s33 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s33.INIT=4'h8;
  LUT3 n1054_s4 (
    .F(n1054_10),
    .I0(ff_border_detect_14),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_9) 
);
defparam n1054_s4.INIT=8'hE0;
  LUT4 n1057_s4 (
    .F(n1057_10),
    .I0(n966_43),
    .I1(n1057_13),
    .I2(ff_line_interrupt_enable),
    .I3(ff_border_detect_14) 
);
defparam n1057_s4.INIT=16'h77F0;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[12]),
    .I3(n380_4) 
);
defparam n377_s1.INIT=16'h8000;
  LUT4 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n380_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=16'h7F80;
  LUT3 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n380_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n379_s1.INIT=8'h78;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n383_4) 
);
defparam n380_s1.INIT=16'h8000;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n383_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s1.INIT=16'h7F80;
  LUT3 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n382_s1.INIT=8'h78;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n385_s1.INIT=8'h78;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1629_s1 (
    .F(n1629_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1629_s1.INIT=16'h0100;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n377_4),
    .I2(n391_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n391_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1632_s1 (
    .F(n1632_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1632_s1.INIT=8'h10;
  LUT3 n1639_s1 (
    .F(n1639_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1639_s1.INIT=8'h10;
  LUT4 n1646_s1 (
    .F(n1646_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1646_s1.INIT=16'h1000;
  LUT3 n1649_s1 (
    .F(n1649_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1649_s1.INIT=8'h40;
  LUT3 n1673_s1 (
    .F(n1673_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1673_s1.INIT=8'h40;
  LUT3 n1679_s1 (
    .F(n1679_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1679_s1.INIT=8'h80;
  LUT4 n1714_s1 (
    .F(n1714_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1714_s1.INIT=16'h1000;
  LUT4 n1738_s1 (
    .F(n1738_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1738_s1.INIT=16'h4000;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(n959_40),
    .I1(n959_41),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n959_s25.INIT=16'h0C0A;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(n960_38),
    .I1(n960_39),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n960_s23.INIT=16'h0C0A;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[1]),
    .I3(n961_46) 
);
defparam n961_s23.INIT=16'h3500;
  LUT4 n962_s22 (
    .F(n962_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s22.INIT=16'hCA00;
  LUT2 n962_s23 (
    .F(n962_37),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n962_s23.INIT=4'h1;
  LUT4 n962_s24 (
    .F(n962_38),
    .I0(n962_39),
    .I1(n961_46),
    .I2(w_status_border_position[4]),
    .I3(n959_44) 
);
defparam n962_s24.INIT=16'h7077;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(n961_46) 
);
defparam n963_s24.INIT=16'h3500;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n962_37) 
);
defparam n963_s25.INIT=16'h4F00;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s23.INIT=16'h0F77;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(n961_42) 
);
defparam n965_s24.INIT=16'hCA00;
  LUT4 n965_s25 (
    .F(n965_43),
    .I0(ff_status_register_pointer[1]),
    .I1(n965_44),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n965_s25.INIT=16'h00EF;
  LUT3 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s27.INIT=8'h35;
  LUT2 n966_s28 (
    .F(n966_43),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n966_s28.INIT=4'h1;
  LUT2 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=4'h1;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1054_s5 (
    .F(n1054_11),
    .I0(n1054_13),
    .I1(n1054_14),
    .I2(n1054_15),
    .I3(n1054_16) 
);
defparam n1054_s5.INIT=16'h8000;
  LUT4 n1054_s6 (
    .F(n1054_12),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[11]),
    .I3(n1054_17) 
);
defparam n1054_s6.INIT=16'h0100;
  LUT3 n1057_s5 (
    .F(n1057_11),
    .I0(n1057_14),
    .I1(n1057_15),
    .I2(n1057_16) 
);
defparam n1057_s5.INIT=8'h80;
  LUT4 n1057_s6 (
    .F(n1057_12),
    .I0(ff_border_detect_14),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[3]),
    .I3(n1057_17) 
);
defparam n1057_s6.INIT=16'h4100;
  LUT2 n1057_s7 (
    .F(n1057_13),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n1057_s7.INIT=4'h4;
  LUT2 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n391_s2.INIT=4'h8;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_frame_interrupt),
    .I2(n959_42),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s26.INIT=16'hF0BB;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s27.INIT=16'h3500;
  LUT4 n960_s24 (
    .F(n960_38),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s24.INIT=16'h3FF5;
  LUT4 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s25.INIT=16'h3500;
  LUT2 n961_s26 (
    .F(n961_42),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n961_s26.INIT=4'h8;
  LUT3 n962_s25 (
    .F(n962_39),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n962_s25.INIT=8'h35;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT2 n965_s26 (
    .F(n965_44),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n965_s26.INIT=4'h4;
  LUT4 n1054_s7 (
    .F(n1054_13),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_half_count[3]) 
);
defparam n1054_s7.INIT=16'h4000;
  LUT4 n1054_s8 (
    .F(n1054_14),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n1054_s8.INIT=16'h0001;
  LUT4 n1054_s9 (
    .F(n1054_15),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1054_s9.INIT=16'h1000;
  LUT4 n1054_s10 (
    .F(n1054_16),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1054_s10.INIT=16'h0100;
  LUT4 n1054_s11 (
    .F(n1054_17),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[12]),
    .I3(ff_half_count[6]) 
);
defparam n1054_s11.INIT=16'h0100;
  LUT4 n1057_s8 (
    .F(n1057_14),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1057_s8.INIT=16'h9009;
  LUT4 n1057_s9 (
    .F(n1057_15),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1057_s9.INIT=16'h9009;
  LUT4 n1057_s10 (
    .F(n1057_16),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1057_s10.INIT=16'h1001;
  LUT4 n1057_s11 (
    .F(n1057_17),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1057_s11.INIT=16'h9009;
  LUT3 n959_s28 (
    .F(n959_42),
    .I0(ff_color_latched),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n959_s28.INIT=8'h3A;
  LUT3 ff_vram_valid_s8 (
    .F(ff_vram_valid_12),
    .I0(n127_3),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_valid_s8.INIT=8'h02;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s2.INIT=16'h7F80;
  LUT4 n392_s2 (
    .F(n392_6),
    .I0(n377_4),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s2.INIT=16'h7F80;
  LUT3 n919_s2 (
    .F(n919_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]) 
);
defparam n919_s2.INIT=8'h80;
  LUT4 n1788_s1 (
    .F(n1788_5),
    .I0(ff_reset_n2_1),
    .I1(n881_5),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1788_s1.INIT=16'h0008;
  LUT4 n961_s27 (
    .F(n961_44),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(w_sprite_collision_x[5]),
    .I3(n962_37) 
);
defparam n961_s27.INIT=16'h7F00;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_16),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_14),
    .I0(ff_vram_valid_16),
    .I1(ff_vram_valid_12),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s9.INIT=16'h000E;
  LUT3 n961_s28 (
    .F(n961_46),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n961_s28.INIT=8'h20;
  LUT4 n1657_s2 (
    .F(n1657_6),
    .I0(n1629_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1657_s2.INIT=16'h0200;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n959_s29 (
    .F(n959_44),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n959_s29.INIT=16'h0004;
  LUT4 n1702_s1 (
    .F(n1702_5),
    .I0(n1646_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1702_s1.INIT=16'h2000;
  LUT4 n1665_s2 (
    .F(n1665_6),
    .I0(n1629_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1665_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s6 (
    .F(ff_vram_address_16_10),
    .I0(n1646_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s6.INIT=16'h2000;
  LUT4 n1673_s2 (
    .F(n1673_6),
    .I0(n1629_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1673_s2.INIT=16'h2000;
  LUT4 n1730_s1 (
    .F(n1730_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1714_4) 
);
defparam n1730_s1.INIT=16'h8000;
  LUT4 n1710_s1 (
    .F(n1710_5),
    .I0(n1646_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1710_s1.INIT=16'h8000;
  LUT4 n1679_s2 (
    .F(n1679_6),
    .I0(n1629_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1679_s2.INIT=16'h8000;
  LUT4 n879_s2 (
    .F(n879_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1714_4) 
);
defparam n879_s2.INIT=16'h0100;
  LUT4 n1687_s1 (
    .F(n1687_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1646_4) 
);
defparam n1687_s1.INIT=16'h0100;
  LUT4 n1629_s3 (
    .F(n1629_7),
    .I0(n1629_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1629_s3.INIT=16'h0002;
  LUT4 n962_s26 (
    .F(n962_41),
    .I0(n962_36),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(n962_38) 
);
defparam n962_s26.INIT=16'hFE00;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_16),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s10.INIT=16'h0400;
  LUT3 n1004_s3 (
    .F(n1004_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1004_s3.INIT=8'h10;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n881_s1 (
    .F(n881_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n881_s1.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1508_s3 (
    .F(n1508_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1508_s3.INIT=16'h0800;
  LUT4 n1738_s2 (
    .F(n1738_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1738_4) 
);
defparam n1738_s2.INIT=16'h1000;
  LUT4 n1690_s1 (
    .F(n1690_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1646_4) 
);
defparam n1690_s1.INIT=16'h1000;
  LUT4 n1632_s2 (
    .F(n1632_6),
    .I0(n1629_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1632_s2.INIT=16'h0200;
  LUT4 n1743_s1 (
    .F(n1743_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1738_4) 
);
defparam n1743_s1.INIT=16'h1000;
  LUT4 n1714_s2 (
    .F(n1714_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1714_4) 
);
defparam n1714_s2.INIT=16'h1000;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1646_4) 
);
defparam n1646_s2.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1629_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT4 n1749_s1 (
    .F(n1749_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1738_4) 
);
defparam n1749_s1.INIT=16'h4000;
  LUT4 n1722_s1 (
    .F(n1722_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1714_4) 
);
defparam n1722_s1.INIT=16'h4000;
  LUT4 n1663_s1 (
    .F(n1663_5),
    .I0(n1646_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1663_s1.INIT=16'h2000;
  LUT4 n1649_s2 (
    .F(n1649_6),
    .I0(n1629_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1649_s2.INIT=16'h2000;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_16),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_12),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(n879_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1514_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1514_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1514_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1514_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1514_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1514_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1514_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1514_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3_0),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1629_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1629_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1629_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1632_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1632_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1629_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1632_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1632_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1632_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1632_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1649_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1649_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1649_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1649_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1649_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1649_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1649_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1649_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1657_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1657_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1657_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1657_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1657_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1657_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1663_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1663_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1665_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1665_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1665_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1665_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1665_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1665_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1665_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1665_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1673_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1673_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1673_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1673_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1673_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1673_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1687_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1687_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1687_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1690_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1690_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1690_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1690_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1702_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1702_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1702_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1702_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1702_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1702_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1702_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1702_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1710_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1710_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1710_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1710_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1714_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1714_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1714_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1714_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1714_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1714_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1714_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1714_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1722_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1722_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1722_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1722_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1722_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1722_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1722_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1722_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1730_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1730_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1730_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1730_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1730_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1730_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1730_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1730_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1738_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1738_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1743_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1743_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1743_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1743_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1743_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1743_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1788_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1788_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1788_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1788_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1788_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1788_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1508_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1054_10),
    .CLK(clk85m),
    .CE(n1054_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1057_10),
    .CLK(clk85m),
    .CE(n1057_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s30 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s29 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  ff_vs_7,
  n62_8,
  n103_10,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input ff_vs_7;
input n62_8;
input n103_10;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [9:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n99_7;
wire n96_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_4;
wire n138_5;
wire n380_4;
wire n264_4;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_9;
wire n429_8;
wire n429_9;
wire n428_8;
wire n428_9;
wire n427_8;
wire n427_9;
wire n159_8;
wire n157_8;
wire n103_8;
wire n100_8;
wire n98_8;
wire n97_8;
wire n93_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n380_5;
wire n380_6;
wire n264_5;
wire n264_6;
wire ff_v_active_7;
wire ff_v_active_8;
wire ff_v_active_9;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n380_7;
wire n380_8;
wire n380_9;
wire n430_11;
wire n101_10;
wire n103_10_1;
wire n156_10;
wire n157_10;
wire n95_10;
wire n97_10;
wire n160_10;
wire n162_10;
wire ff_interleaving_page_12;
wire ff_blink_counter_3_14;
wire n54_10;
wire n58_10;
wire n59_9;
wire n452_8;
wire n95_12;
wire n98_10;
wire n100_10;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n393_9;
wire ff_blink_base_3_12;
wire n159_10;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_4),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[8]),
    .I2(w_screen_pos_y[9]),
    .I3(n264_4) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n380_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT3 n390_s1 (
    .F(n390_6),
    .I0(ff_blink_counter_3_9),
    .I1(n390_7),
    .I2(reg_interleaving_mode) 
);
defparam n390_s1.INIT=8'h40;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(n430_11),
    .I1(n430_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0D00;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(n430_11),
    .I1(n429_8),
    .I2(n429_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'hD000;
  LUT4 n428_s2 (
    .F(n428_7),
    .I0(n430_11),
    .I1(n428_8),
    .I2(n428_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=16'hD000;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h2C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_10) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_10),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(ff_half_count[5]),
    .I1(n100_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_10),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(n95_10),
    .I1(n93_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s10.INIT=8'h40;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s11.INIT=8'h80;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[0]),
    .I3(w_h_count[4]) 
);
defparam n138_s1.INIT=16'h1000;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[8]) 
);
defparam n138_s2.INIT=16'h0001;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(n380_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n380_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_5),
    .I3(n264_6) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(ff_v_active_8),
    .I2(reg_212lines_mode),
    .I3(ff_v_active_9) 
);
defparam ff_v_active_s3.INIT=16'hCA00;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT3 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=8'h70;
  LUT3 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(n430_11),
    .I2(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=8'h40;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h7F80;
  LUT3 n430_s4 (
    .F(n430_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s4.INIT=8'hCA;
  LUT3 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n429_s3.INIT=8'hCA;
  LUT2 n429_s4 (
    .F(n429_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n429_s4.INIT=4'h9;
  LUT3 n428_s3 (
    .F(n428_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n428_s3.INIT=8'hCA;
  LUT3 n428_s4 (
    .F(n428_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n428_s4.INIT=8'hE1;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'hAC;
  LUT3 n427_s4 (
    .F(n427_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n427_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT2 n157_s3 (
    .F(n157_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]) 
);
defparam n157_s3.INIT=4'h8;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n100_s3 (
    .F(n100_8),
    .I0(ff_half_count[4]),
    .I1(n101_10) 
);
defparam n100_s3.INIT=4'h8;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_10) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]) 
);
defparam n93_s3.INIT=4'h8;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(reg_50hz_mode),
    .I1(n380_7),
    .I2(ff_vs_7),
    .I3(n62_8) 
);
defparam n380_s2.INIT=16'h1000;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(n380_8),
    .I1(n103_10),
    .I2(n157_8),
    .I3(n380_9) 
);
defparam n380_s3.INIT=16'h4000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[5]) 
);
defparam n264_s3.INIT=4'h8;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s4.INIT=16'h4000;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s5.INIT=16'h0100;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[8]),
    .I1(w_screen_pos_y[9]),
    .I2(w_screen_pos_y[4]),
    .I3(n264_5) 
);
defparam ff_v_active_s6.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(n430_9),
    .I1(n427_8),
    .I2(n428_8),
    .I3(n429_8) 
);
defparam ff_interleaving_page_s5.INIT=16'h0001;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s4.INIT=16'hEFF7;
  LUT3 n380_s5 (
    .F(n380_8),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n380_s5.INIT=8'h07;
  LUT3 n380_s6 (
    .F(n380_9),
    .I0(w_v_count[1]),
    .I1(w_v_count[7]),
    .I2(w_v_count[4]) 
);
defparam n380_s6.INIT=8'h10;
  LUT4 n430_s5 (
    .F(n430_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n430_s5.INIT=16'h0001;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10_1),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n156_s4 (
    .F(n156_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n159_8) 
);
defparam n156_s4.INIT=16'h8000;
  LUT4 n157_s4 (
    .F(n157_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s4.INIT=16'h7F80;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s6.INIT=16'h80FF;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n380_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'h80FF;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n452_s2 (
    .F(n452_8),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam n452_s2.INIT=16'hD5FF;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_10) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n100_s4 (
    .F(n100_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[5]),
    .I3(n100_8) 
);
defparam n100_s4.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10_1),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_8),
    .CLK(clk85m),
    .CE(ff_interleaving_page_12),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_next_0_9,
  w_4colors_mode,
  n440_8,
  n1449_11,
  n317_10,
  w_screen_v_active,
  n6_8,
  reg_display_on,
  n1705_105,
  n354_13,
  n1245_6,
  n1245_5,
  reg_left_mask,
  w_4colors_mode_5,
  ff_interleaving_page,
  ff_field,
  reg_interleaving_mode,
  w_next_0_7,
  w_sprite_mode2_4,
  w_next_0_6,
  n1709_105,
  reg_scroll_planes,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_state_1_7,
  n1627_7,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_next_0_9;
input w_4colors_mode;
input n440_8;
input n1449_11;
input n317_10;
input w_screen_v_active;
input n6_8;
input reg_display_on;
input n1705_105;
input n354_13;
input n1245_6;
input n1245_5;
input reg_left_mask;
input w_4colors_mode_5;
input ff_interleaving_page;
input ff_field;
input reg_interleaving_mode;
input w_next_0_7;
input w_sprite_mode2_4;
input w_next_0_6;
input n1709_105;
input reg_scroll_planes;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_state_1_7;
output n1627_7;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n748_6;
wire n748_7;
wire n749_6;
wire n749_7;
wire n750_6;
wire n750_7;
wire n751_6;
wire n751_7;
wire n752_6;
wire n752_7;
wire n753_6;
wire n753_7;
wire n754_6;
wire n754_7;
wire n755_6;
wire n755_7;
wire n768_4;
wire n769_4;
wire n770_4;
wire n771_4;
wire n1345_4;
wire n1346_4;
wire n1347_4;
wire n1348_4;
wire n1349_4;
wire n1350_4;
wire n1351_4;
wire n1352_4;
wire n1353_4;
wire n1354_4;
wire n1355_4;
wire n1356_4;
wire n1357_4;
wire n1358_4;
wire n1359_4;
wire n1360_4;
wire n1361_4;
wire n1362_4;
wire n1363_4;
wire n1364_4;
wire n1365_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1374_4;
wire n1375_4;
wire n1376_4;
wire n1377_4;
wire n1378_4;
wire n1379_4;
wire n1380_4;
wire n1381_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1386_4;
wire n1387_4;
wire n1388_4;
wire n1389_4;
wire n1393_4;
wire n1394_4;
wire n1395_4;
wire n1396_4;
wire n1397_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1627_3;
wire n772_29;
wire n773_29;
wire n774_29;
wire n775_29;
wire n804_25;
wire n805_25;
wire n806_25;
wire n807_25;
wire n808_27;
wire n809_24;
wire n810_24;
wire n811_24;
wire n967_16;
wire n968_16;
wire n969_16;
wire n970_16;
wire n971_17;
wire n972_17;
wire n973_17;
wire n974_17;
wire n975_13;
wire n976_13;
wire n977_13;
wire n978_13;
wire n979_14;
wire n980_14;
wire n981_14;
wire n982_14;
wire n983_14;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_15;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_16;
wire n992_15;
wire n993_15;
wire n994_15;
wire n999_13;
wire n1000_13;
wire n1001_13;
wire n1002_13;
wire n1003_13;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1337_33;
wire n1338_33;
wire n1339_33;
wire n1340_33;
wire n1341_25;
wire n1342_25;
wire n1343_25;
wire n1344_25;
wire ff_next_vram3_7_7;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n1662_7;
wire n1661_7;
wire n1660_7;
wire n1659_7;
wire n706_6;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n511_6;
wire n137_7;
wire n136_7;
wire n256_9;
wire n995_16;
wire n998_17;
wire n996_16;
wire n997_16;
wire n998_16;
wire n1345_5;
wire n1345_8;
wire n1346_5;
wire n1346_7;
wire n1347_5;
wire n1347_7;
wire n1348_5;
wire n1348_7;
wire n1349_7;
wire n1350_6;
wire n1351_6;
wire n1352_6;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1369_6;
wire n1370_5;
wire n1370_6;
wire n1371_5;
wire n1371_6;
wire n1372_5;
wire n1372_6;
wire n1373_5;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1390_6;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire w_pattern0_3_4;
wire n1627_5;
wire n772_30;
wire n772_31;
wire n773_30;
wire n773_31;
wire n774_30;
wire n774_31;
wire n775_30;
wire n775_31;
wire n776_24;
wire n777_23;
wire n778_23;
wire n779_23;
wire n967_17;
wire n968_17;
wire n969_17;
wire n970_17;
wire n971_18;
wire n972_18;
wire n973_18;
wire n974_18;
wire n975_14;
wire n975_15;
wire n976_14;
wire n976_15;
wire n977_14;
wire n977_15;
wire n978_14;
wire n978_15;
wire n979_15;
wire n979_16;
wire n980_15;
wire n980_16;
wire n981_15;
wire n981_16;
wire n982_15;
wire n982_16;
wire n983_15;
wire n984_15;
wire n985_15;
wire n986_15;
wire n987_16;
wire n988_16;
wire n989_16;
wire n990_16;
wire n991_17;
wire n992_16;
wire n993_16;
wire n994_16;
wire n1337_34;
wire n1338_34;
wire n1339_34;
wire n1340_34;
wire n1341_26;
wire n1342_26;
wire n1343_26;
wire n1343_27;
wire n1344_26;
wire n1344_27;
wire ff_pos_x_5_9;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_9;
wire ff_next_vram4_3_7;
wire ff_next_vram4_3_8;
wire ff_screen_h_in_active_10;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram6_7_9;
wire ff_next_vram5_7_10;
wire n182_8;
wire n179_8;
wire n706_7;
wire n706_8;
wire n705_7;
wire n705_8;
wire n704_7;
wire n704_8;
wire n703_7;
wire n703_8;
wire n702_7;
wire n702_8;
wire n701_7;
wire n700_7;
wire n700_8;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n692_7;
wire n692_8;
wire n691_7;
wire n691_8;
wire n691_9;
wire n690_7;
wire n690_8;
wire n511_7;
wire n511_8;
wire n138_9;
wire n256_10;
wire n256_11;
wire n1345_9;
wire n1345_10;
wire n1346_8;
wire n1347_8;
wire n1348_8;
wire n1349_8;
wire n1349_9;
wire n1350_7;
wire n1350_8;
wire n1351_7;
wire n1351_8;
wire n1352_7;
wire n1352_8;
wire n1353_6;
wire n1354_6;
wire n1355_6;
wire n1356_6;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1358_7;
wire n1359_6;
wire n1359_7;
wire n1360_6;
wire n1360_7;
wire n1365_6;
wire n1369_7;
wire n1370_7;
wire n1371_7;
wire n1372_7;
wire n1373_6;
wire n1373_7;
wire n1374_6;
wire n1374_7;
wire n1375_6;
wire n1375_7;
wire n1376_6;
wire n1376_7;
wire n1377_6;
wire n1378_6;
wire n1379_6;
wire n1380_6;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1382_7;
wire n1383_6;
wire n1383_7;
wire n1384_6;
wire n1384_7;
wire n1385_6;
wire n1386_6;
wire n1387_6;
wire n1388_6;
wire n1389_7;
wire n1390_7;
wire n1390_8;
wire n1391_6;
wire n1391_7;
wire n1392_6;
wire n1392_7;
wire n1393_6;
wire n1394_6;
wire n1395_6;
wire n1396_6;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1398_7;
wire n1399_6;
wire n1399_7;
wire n1400_6;
wire n1400_7;
wire w_pattern0_3_5;
wire n772_33;
wire n772_35;
wire n772_36;
wire n773_32;
wire n774_32;
wire n775_32;
wire n776_25;
wire n776_26;
wire n776_27;
wire n777_24;
wire n778_24;
wire n778_25;
wire n779_24;
wire n779_25;
wire n804_27;
wire n804_28;
wire n975_16;
wire n976_16;
wire n977_16;
wire n978_16;
wire n979_17;
wire n980_17;
wire n981_17;
wire n982_17;
wire n991_18;
wire n991_19;
wire n992_17;
wire n993_17;
wire n994_17;
wire n1337_35;
wire n1338_35;
wire n1339_35;
wire n1340_35;
wire n1341_28;
wire n1342_28;
wire n1343_28;
wire n1343_29;
wire n1344_28;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n706_9;
wire n706_10;
wire n706_11;
wire n706_12;
wire n706_14;
wire n705_10;
wire n705_11;
wire n704_9;
wire n704_10;
wire n704_11;
wire n704_12;
wire n703_9;
wire n703_10;
wire n703_11;
wire n703_12;
wire n702_9;
wire n702_10;
wire n701_8;
wire n701_9;
wire n700_9;
wire n700_10;
wire n699_11;
wire n698_11;
wire n697_11;
wire n696_10;
wire n695_10;
wire n695_11;
wire n695_12;
wire n695_13;
wire n694_10;
wire n694_12;
wire n694_13;
wire n693_9;
wire n693_10;
wire n692_9;
wire n691_10;
wire n691_11;
wire n691_12;
wire n690_9;
wire n690_10;
wire n690_11;
wire n511_10;
wire n511_11;
wire n1357_8;
wire n1358_8;
wire n1359_8;
wire n1360_8;
wire n1361_7;
wire n1362_7;
wire n1363_7;
wire n1364_7;
wire n1365_7;
wire n1373_8;
wire n1374_8;
wire n1375_8;
wire n1376_8;
wire n1386_7;
wire n1389_8;
wire n1389_9;
wire n1390_9;
wire n1391_8;
wire n1392_8;
wire n1394_7;
wire n1395_7;
wire n776_28;
wire n776_29;
wire n777_25;
wire n1341_29;
wire n1342_29;
wire n706_15;
wire n705_12;
wire n705_13;
wire n704_13;
wire n703_13;
wire n703_14;
wire n702_12;
wire n701_10;
wire n701_11;
wire n700_12;
wire n700_13;
wire n699_12;
wire n698_12;
wire n697_13;
wire n696_13;
wire n695_14;
wire n694_14;
wire n694_15;
wire n693_11;
wire n692_11;
wire n692_12;
wire n691_14;
wire n691_15;
wire n776_30;
wire n695_15;
wire n693_12;
wire n692_13;
wire n702_16;
wire ff_next_vram3_3_11;
wire ff_next_vram4_3_10;
wire n1361_9;
wire n1362_9;
wire n1363_9;
wire n1364_9;
wire n178_10;
wire n691_17;
wire n692_16;
wire n772_38;
wire ff_pattern7_7_7;
wire n1342_31;
wire n1341_31;
wire n1389_11;
wire n779_27;
wire n778_27;
wire n777_27;
wire n776_32;
wire n694_17;
wire n1349_11;
wire n1345_12;
wire n692_18;
wire n693_15;
wire n695_18;
wire n704_16;
wire n696_15;
wire ff_next_vram3_7_11;
wire n772_40;
wire n804_30;
wire n703_17;
wire n697_15;
wire n702_18;
wire n511_13;
wire n1352_10;
wire n1351_10;
wire n1350_10;
wire n1349_13;
wire n1348_10;
wire n1347_10;
wire n1346_10;
wire n1345_14;
wire n1392_10;
wire n1391_10;
wire n1390_11;
wire n690_15;
wire n706_18;
wire ff_next_vram0_7_9;
wire n700_15;
wire n706_20;
wire n696_17;
wire n697_17;
wire n698_14;
wire n699_14;
wire n705_15;
wire n182_11;
wire ff_pos_x_5_14;
wire n690_17;
wire n690_18;
wire n138_11;
wire ff_screen_h_in_active_15;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire n748_9;
wire n749_9;
wire n750_9;
wire n751_9;
wire n752_9;
wire n753_9;
wire n754_9;
wire n755_9;
wire n995_14;
wire n996_14;
wire n997_14;
wire n998_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [7:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n748_s6 (
    .F(n748_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s6.INIT=8'hCA;
  LUT3 n748_s7 (
    .F(n748_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s7.INIT=8'hCA;
  LUT3 n749_s6 (
    .F(n749_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s6.INIT=8'hCA;
  LUT3 n749_s7 (
    .F(n749_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s7.INIT=8'hCA;
  LUT3 n750_s6 (
    .F(n750_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s6.INIT=8'hCA;
  LUT3 n750_s7 (
    .F(n750_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s7.INIT=8'hCA;
  LUT3 n751_s6 (
    .F(n751_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s6.INIT=8'hCA;
  LUT3 n751_s7 (
    .F(n751_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s7.INIT=8'hCA;
  LUT3 n752_s6 (
    .F(n752_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s6.INIT=8'hCA;
  LUT3 n752_s7 (
    .F(n752_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s7.INIT=8'hCA;
  LUT3 n753_s6 (
    .F(n753_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s6.INIT=8'hCA;
  LUT3 n753_s7 (
    .F(n753_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s7.INIT=8'hCA;
  LUT3 n754_s6 (
    .F(n754_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s6.INIT=8'hCA;
  LUT3 n754_s7 (
    .F(n754_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s7.INIT=8'hCA;
  LUT3 n755_s6 (
    .F(n755_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s6.INIT=8'hCA;
  LUT3 n755_s7 (
    .F(n755_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s7.INIT=8'hCA;
  LUT4 w_vram_interleave_s (
    .F(w_vram_interleave),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT3 n995_s15 (
    .F(n768_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n995_s15.INIT=8'hCA;
  LUT3 n996_s14 (
    .F(n769_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'hCA;
  LUT3 n997_s14 (
    .F(n770_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s14.INIT=8'hCA;
  LUT3 n998_s14 (
    .F(n771_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s14.INIT=8'hCA;
  LUT4 n1345_s1 (
    .F(n1345_4),
    .I0(n1345_5),
    .I1(n1345_12),
    .I2(n1345_14),
    .I3(n1345_8) 
);
defparam n1345_s1.INIT=16'hFFF4;
  LUT4 n1346_s1 (
    .F(n1346_4),
    .I0(n1346_5),
    .I1(n1345_12),
    .I2(n1346_10),
    .I3(n1346_7) 
);
defparam n1346_s1.INIT=16'hFFF4;
  LUT4 n1347_s1 (
    .F(n1347_4),
    .I0(n1347_5),
    .I1(n1345_12),
    .I2(n1347_10),
    .I3(n1347_7) 
);
defparam n1347_s1.INIT=16'hFFF4;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(n1348_5),
    .I1(n1345_12),
    .I2(n1348_10),
    .I3(n1348_7) 
);
defparam n1348_s1.INIT=16'hFFF4;
  LUT4 n1349_s1 (
    .F(n1349_4),
    .I0(n1349_11),
    .I1(ff_pattern1[3]),
    .I2(n1349_13),
    .I3(n1349_7) 
);
defparam n1349_s1.INIT=16'hFFF8;
  LUT4 n1350_s1 (
    .F(n1350_4),
    .I0(n1349_11),
    .I1(ff_pattern1[2]),
    .I2(n1350_10),
    .I3(n1350_6) 
);
defparam n1350_s1.INIT=16'hFFF8;
  LUT4 n1351_s1 (
    .F(n1351_4),
    .I0(n1349_11),
    .I1(ff_pattern1[1]),
    .I2(n1351_10),
    .I3(n1351_6) 
);
defparam n1351_s1.INIT=16'hFFF8;
  LUT4 n1352_s1 (
    .F(n1352_4),
    .I0(n1349_11),
    .I1(ff_pattern1[0]),
    .I2(n1352_10),
    .I3(n1352_6) 
);
defparam n1352_s1.INIT=16'hFFF8;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(n1349_11),
    .I1(ff_pattern2[7]),
    .I2(n1345_14),
    .I3(n1353_5) 
);
defparam n1353_s1.INIT=16'hFFF8;
  LUT4 n1354_s1 (
    .F(n1354_4),
    .I0(n1349_11),
    .I1(ff_pattern2[6]),
    .I2(n1346_10),
    .I3(n1354_5) 
);
defparam n1354_s1.INIT=16'hFFF8;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(n1349_11),
    .I1(ff_pattern2[5]),
    .I2(n1347_10),
    .I3(n1355_5) 
);
defparam n1355_s1.INIT=16'hFFF8;
  LUT4 n1356_s1 (
    .F(n1356_4),
    .I0(n1349_11),
    .I1(ff_pattern2[4]),
    .I2(n1348_10),
    .I3(n1356_5) 
);
defparam n1356_s1.INIT=16'hFFF8;
  LUT4 n1357_s1 (
    .F(n1357_4),
    .I0(n1349_11),
    .I1(ff_pattern2[3]),
    .I2(n1349_13),
    .I3(n1357_5) 
);
defparam n1357_s1.INIT=16'hFFF8;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(n1349_11),
    .I1(ff_pattern2[2]),
    .I2(n1350_10),
    .I3(n1358_5) 
);
defparam n1358_s1.INIT=16'hFFF8;
  LUT4 n1359_s1 (
    .F(n1359_4),
    .I0(n1349_11),
    .I1(ff_pattern2[1]),
    .I2(n1351_10),
    .I3(n1359_5) 
);
defparam n1359_s1.INIT=16'hFFF8;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(n1349_11),
    .I1(ff_pattern2[0]),
    .I2(n1352_10),
    .I3(n1360_5) 
);
defparam n1360_s1.INIT=16'hFFF8;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(n1349_11),
    .I1(ff_pattern3[7]),
    .I2(n1345_14),
    .I3(n1361_5) 
);
defparam n1361_s1.INIT=16'hFFF8;
  LUT4 n1362_s1 (
    .F(n1362_4),
    .I0(n1349_11),
    .I1(ff_pattern3[6]),
    .I2(n1346_10),
    .I3(n1362_5) 
);
defparam n1362_s1.INIT=16'hFFF8;
  LUT4 n1363_s1 (
    .F(n1363_4),
    .I0(n1349_11),
    .I1(ff_pattern3[5]),
    .I2(n1347_10),
    .I3(n1363_5) 
);
defparam n1363_s1.INIT=16'hFFF8;
  LUT4 n1364_s1 (
    .F(n1364_4),
    .I0(n1349_11),
    .I1(ff_pattern3[4]),
    .I2(n1348_10),
    .I3(n1364_5) 
);
defparam n1364_s1.INIT=16'hFFF8;
  LUT4 n1365_s1 (
    .F(n1365_4),
    .I0(n1349_11),
    .I1(ff_pattern3[3]),
    .I2(n1349_13),
    .I3(n1365_5) 
);
defparam n1365_s1.INIT=16'hFFF8;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1349_11),
    .I1(ff_pattern3[2]),
    .I2(n1350_10),
    .I3(n1366_5) 
);
defparam n1366_s1.INIT=16'hFFF8;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1349_11),
    .I1(ff_pattern3[1]),
    .I2(n1351_10),
    .I3(n1367_5) 
);
defparam n1367_s1.INIT=16'hFFF8;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1349_11),
    .I1(ff_pattern3[0]),
    .I2(n1352_10),
    .I3(n1368_5) 
);
defparam n1368_s1.INIT=16'hFFF8;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1369_5),
    .I1(n1345_12),
    .I2(n1345_14),
    .I3(n1369_6) 
);
defparam n1369_s1.INIT=16'hFFF4;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1370_5),
    .I1(n1345_12),
    .I2(n1346_10),
    .I3(n1370_6) 
);
defparam n1370_s1.INIT=16'hFFF4;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1371_5),
    .I1(n1345_12),
    .I2(n1347_10),
    .I3(n1371_6) 
);
defparam n1371_s1.INIT=16'hFFF4;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_5),
    .I1(n1345_12),
    .I2(n1348_10),
    .I3(n1372_6) 
);
defparam n1372_s1.INIT=16'hFFF4;
  LUT4 n1373_s1 (
    .F(n1373_4),
    .I0(n1349_11),
    .I1(ff_pattern4[3]),
    .I2(n1349_13),
    .I3(n1373_5) 
);
defparam n1373_s1.INIT=16'hFFF8;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(n1349_11),
    .I1(ff_pattern4[2]),
    .I2(n1350_10),
    .I3(n1374_5) 
);
defparam n1374_s1.INIT=16'hFFF8;
  LUT4 n1375_s1 (
    .F(n1375_4),
    .I0(n1349_11),
    .I1(ff_pattern4[1]),
    .I2(n1351_10),
    .I3(n1375_5) 
);
defparam n1375_s1.INIT=16'hFFF8;
  LUT4 n1376_s1 (
    .F(n1376_4),
    .I0(n1349_11),
    .I1(ff_pattern4[0]),
    .I2(n1352_10),
    .I3(n1376_5) 
);
defparam n1376_s1.INIT=16'hFFF8;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(n1349_11),
    .I1(ff_pattern5[7]),
    .I2(n1345_14),
    .I3(n1377_5) 
);
defparam n1377_s1.INIT=16'hFFF8;
  LUT4 n1378_s1 (
    .F(n1378_4),
    .I0(n1349_11),
    .I1(ff_pattern5[6]),
    .I2(n1346_10),
    .I3(n1378_5) 
);
defparam n1378_s1.INIT=16'hFFF8;
  LUT4 n1379_s1 (
    .F(n1379_4),
    .I0(n1349_11),
    .I1(ff_pattern5[5]),
    .I2(n1347_10),
    .I3(n1379_5) 
);
defparam n1379_s1.INIT=16'hFFF8;
  LUT4 n1380_s1 (
    .F(n1380_4),
    .I0(n1349_11),
    .I1(ff_pattern5[4]),
    .I2(n1348_10),
    .I3(n1380_5) 
);
defparam n1380_s1.INIT=16'hFFF8;
  LUT4 n1381_s1 (
    .F(n1381_4),
    .I0(n1349_11),
    .I1(ff_pattern5[3]),
    .I2(n1349_13),
    .I3(n1381_5) 
);
defparam n1381_s1.INIT=16'hFFF8;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(n1349_11),
    .I1(ff_pattern5[2]),
    .I2(n1350_10),
    .I3(n1382_5) 
);
defparam n1382_s1.INIT=16'hFFF8;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(n1349_11),
    .I1(ff_pattern5[1]),
    .I2(n1351_10),
    .I3(n1383_5) 
);
defparam n1383_s1.INIT=16'hFFF8;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(n1349_11),
    .I1(ff_pattern5[0]),
    .I2(n1352_10),
    .I3(n1384_5) 
);
defparam n1384_s1.INIT=16'hFFF8;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(n1349_11),
    .I1(ff_pattern6[7]),
    .I2(n1345_14),
    .I3(n1385_5) 
);
defparam n1385_s1.INIT=16'hFFF8;
  LUT2 n1386_s1 (
    .F(n1386_4),
    .I0(n1346_10),
    .I1(n1386_5) 
);
defparam n1386_s1.INIT=4'hE;
  LUT4 n1387_s1 (
    .F(n1387_4),
    .I0(n1349_11),
    .I1(ff_pattern6[5]),
    .I2(n1347_10),
    .I3(n1387_5) 
);
defparam n1387_s1.INIT=16'hFFF8;
  LUT4 n1388_s1 (
    .F(n1388_4),
    .I0(n1349_11),
    .I1(ff_pattern6[4]),
    .I2(n1348_10),
    .I3(n1388_5) 
);
defparam n1388_s1.INIT=16'hFFF8;
  LUT4 n1389_s1 (
    .F(n1389_4),
    .I0(n1349_11),
    .I1(ff_pattern6[3]),
    .I2(n1349_13),
    .I3(n1389_5) 
);
defparam n1389_s1.INIT=16'hFFF8;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(n1349_11),
    .I1(ff_pattern7[7]),
    .I2(n1345_14),
    .I3(n1393_5) 
);
defparam n1393_s1.INIT=16'hFFF8;
  LUT2 n1394_s1 (
    .F(n1394_4),
    .I0(n1346_10),
    .I1(n1394_5) 
);
defparam n1394_s1.INIT=4'hE;
  LUT2 n1395_s1 (
    .F(n1395_4),
    .I0(n1347_10),
    .I1(n1395_5) 
);
defparam n1395_s1.INIT=4'hE;
  LUT4 n1396_s1 (
    .F(n1396_4),
    .I0(n1349_11),
    .I1(ff_pattern7[4]),
    .I2(n1348_10),
    .I3(n1396_5) 
);
defparam n1396_s1.INIT=16'hFFF8;
  LUT4 n1397_s1 (
    .F(n1397_4),
    .I0(n1349_11),
    .I1(ff_pattern7[3]),
    .I2(n1349_13),
    .I3(n1397_5) 
);
defparam n1397_s1.INIT=16'hFFF8;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(n1349_11),
    .I1(ff_pattern7[2]),
    .I2(n1350_10),
    .I3(n1398_5) 
);
defparam n1398_s1.INIT=16'hFFF8;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(n1349_11),
    .I1(ff_pattern7[1]),
    .I2(n1351_10),
    .I3(n1399_5) 
);
defparam n1399_s1.INIT=16'hFFF8;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(n1349_11),
    .I1(ff_pattern7[0]),
    .I2(n1352_10),
    .I3(n1400_5) 
);
defparam n1400_s1.INIT=16'hFFF8;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hCA;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hCA;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hAC;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hAC;
  LUT4 n1627_s0 (
    .F(n1627_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1627_7),
    .I2(n1627_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n1627_s0.INIT=16'h9000;
  LUT3 n772_s21 (
    .F(n772_29),
    .I0(n772_30),
    .I1(n772_31),
    .I2(n772_40) 
);
defparam n772_s21.INIT=8'h3A;
  LUT3 n773_s21 (
    .F(n773_29),
    .I0(n773_30),
    .I1(n773_31),
    .I2(n772_40) 
);
defparam n773_s21.INIT=8'h3A;
  LUT3 n774_s21 (
    .F(n774_29),
    .I0(n774_30),
    .I1(n774_31),
    .I2(n772_40) 
);
defparam n774_s21.INIT=8'h3A;
  LUT3 n775_s21 (
    .F(n775_29),
    .I0(n775_30),
    .I1(n775_31),
    .I2(n772_40) 
);
defparam n775_s21.INIT=8'h3A;
  LUT4 n804_s19 (
    .F(n804_25),
    .I0(ff_next_vram3[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_interleave) 
);
defparam n804_s19.INIT=16'hF888;
  LUT4 n805_s19 (
    .F(n805_25),
    .I0(ff_next_vram3[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_interleave) 
);
defparam n805_s19.INIT=16'hF888;
  LUT4 n806_s19 (
    .F(n806_25),
    .I0(ff_next_vram3[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_interleave) 
);
defparam n806_s19.INIT=16'hF888;
  LUT4 n807_s19 (
    .F(n807_25),
    .I0(ff_next_vram3[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_interleave) 
);
defparam n807_s19.INIT=16'hF888;
  LUT3 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_interleave) 
);
defparam n808_s23.INIT=8'hAC;
  LUT3 n809_s20 (
    .F(n809_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_interleave) 
);
defparam n809_s20.INIT=8'hAC;
  LUT3 n810_s20 (
    .F(n810_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_interleave) 
);
defparam n810_s20.INIT=8'hAC;
  LUT3 n811_s20 (
    .F(n811_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_interleave) 
);
defparam n811_s20.INIT=8'hAC;
  LUT3 n967_s12 (
    .F(n967_16),
    .I0(n967_17),
    .I1(n748_9),
    .I2(ff_phase[2]) 
);
defparam n967_s12.INIT=8'hC5;
  LUT3 n968_s12 (
    .F(n968_16),
    .I0(n968_17),
    .I1(n749_9),
    .I2(ff_phase[2]) 
);
defparam n968_s12.INIT=8'hC5;
  LUT3 n969_s12 (
    .F(n969_16),
    .I0(n969_17),
    .I1(n750_9),
    .I2(ff_phase[2]) 
);
defparam n969_s12.INIT=8'hC5;
  LUT3 n970_s12 (
    .F(n970_16),
    .I0(n970_17),
    .I1(n751_9),
    .I2(ff_phase[2]) 
);
defparam n970_s12.INIT=8'hC5;
  LUT3 n971_s13 (
    .F(n971_17),
    .I0(n971_18),
    .I1(n752_9),
    .I2(ff_phase[2]) 
);
defparam n971_s13.INIT=8'hCA;
  LUT3 n972_s13 (
    .F(n972_17),
    .I0(n972_18),
    .I1(n753_9),
    .I2(ff_phase[2]) 
);
defparam n972_s13.INIT=8'hCA;
  LUT3 n973_s13 (
    .F(n973_17),
    .I0(n973_18),
    .I1(n754_9),
    .I2(ff_phase[2]) 
);
defparam n973_s13.INIT=8'hCA;
  LUT3 n974_s13 (
    .F(n974_17),
    .I0(n974_18),
    .I1(n755_9),
    .I2(ff_phase[2]) 
);
defparam n974_s13.INIT=8'hCA;
  LUT3 n975_s9 (
    .F(n975_13),
    .I0(n975_14),
    .I1(n975_15),
    .I2(ff_phase[1]) 
);
defparam n975_s9.INIT=8'h35;
  LUT3 n976_s9 (
    .F(n976_13),
    .I0(n976_14),
    .I1(n976_15),
    .I2(ff_phase[1]) 
);
defparam n976_s9.INIT=8'h35;
  LUT3 n977_s9 (
    .F(n977_13),
    .I0(n977_14),
    .I1(n977_15),
    .I2(ff_phase[1]) 
);
defparam n977_s9.INIT=8'h35;
  LUT3 n978_s9 (
    .F(n978_13),
    .I0(n978_14),
    .I1(n978_15),
    .I2(ff_phase[1]) 
);
defparam n978_s9.INIT=8'h35;
  LUT3 n979_s10 (
    .F(n979_14),
    .I0(n979_15),
    .I1(n979_16),
    .I2(ff_phase[1]) 
);
defparam n979_s10.INIT=8'h3A;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(n980_15),
    .I1(n980_16),
    .I2(ff_phase[1]) 
);
defparam n980_s10.INIT=8'h3A;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(n981_15),
    .I1(n981_16),
    .I2(ff_phase[1]) 
);
defparam n981_s10.INIT=8'h3A;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(n982_15),
    .I1(n982_16),
    .I2(ff_phase[1]) 
);
defparam n982_s10.INIT=8'h3A;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(n983_15),
    .I1(n748_9),
    .I2(ff_phase[1]) 
);
defparam n983_s10.INIT=8'hC5;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n749_9),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'hC5;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n750_9),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'hC5;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n751_9),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'hC5;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(n987_16),
    .I1(n752_9),
    .I2(ff_phase[1]) 
);
defparam n987_s11.INIT=8'hCA;
  LUT3 n988_s11 (
    .F(n988_15),
    .I0(n988_16),
    .I1(n753_9),
    .I2(ff_phase[1]) 
);
defparam n988_s11.INIT=8'hCA;
  LUT3 n989_s11 (
    .F(n989_15),
    .I0(n989_16),
    .I1(n754_9),
    .I2(ff_phase[1]) 
);
defparam n989_s11.INIT=8'hCA;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(n990_16),
    .I1(n755_9),
    .I2(ff_phase[1]) 
);
defparam n990_s11.INIT=8'hCA;
  LUT3 n991_s12 (
    .F(n991_16),
    .I0(n991_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n991_s12.INIT=8'hC5;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n992_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n992_s11.INIT=8'hC5;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n993_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n993_s11.INIT=8'hC5;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n994_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n994_s11.INIT=8'hC5;
  LUT4 n999_s9 (
    .F(n999_13),
    .I0(ff_next_vram6[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n999_s9.INIT=16'hF088;
  LUT4 n1000_s9 (
    .F(n1000_13),
    .I0(ff_next_vram6[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1000_s9.INIT=16'hF088;
  LUT4 n1001_s9 (
    .F(n1001_13),
    .I0(ff_next_vram6[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1001_s9.INIT=16'hF088;
  LUT4 n1002_s9 (
    .F(n1002_13),
    .I0(ff_next_vram6[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1002_s9.INIT=16'hF088;
  LUT3 n1003_s9 (
    .F(n1003_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1003_s9.INIT=8'hCA;
  LUT3 n1004_s9 (
    .F(n1004_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1004_s9.INIT=8'hCA;
  LUT3 n1005_s9 (
    .F(n1005_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1005_s9.INIT=8'hCA;
  LUT3 n1006_s9 (
    .F(n1006_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1006_s9.INIT=8'hCA;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram7[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT4 n1008_s9 (
    .F(n1008_13),
    .I0(ff_next_vram7[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1008_s9.INIT=16'hF088;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(ff_next_vram7[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1009_s9.INIT=16'hF088;
  LUT4 n1010_s9 (
    .F(n1010_13),
    .I0(ff_next_vram7[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1010_s9.INIT=16'hF088;
  LUT4 n1337_s23 (
    .F(n1337_33),
    .I0(w_next_0_9),
    .I1(reg_backdrop_color[7]),
    .I2(n1337_34),
    .I3(n1345_12) 
);
defparam n1337_s23.INIT=16'h0F88;
  LUT4 n1338_s23 (
    .F(n1338_33),
    .I0(w_next_0_9),
    .I1(reg_backdrop_color[6]),
    .I2(n1338_34),
    .I3(n1345_12) 
);
defparam n1338_s23.INIT=16'h0F88;
  LUT4 n1339_s23 (
    .F(n1339_33),
    .I0(w_next_0_9),
    .I1(reg_backdrop_color[5]),
    .I2(n1339_34),
    .I3(n1345_12) 
);
defparam n1339_s23.INIT=16'h0F88;
  LUT4 n1340_s23 (
    .F(n1340_33),
    .I0(w_next_0_9),
    .I1(reg_backdrop_color[4]),
    .I2(n1340_34),
    .I3(n1345_12) 
);
defparam n1340_s23.INIT=16'h0F88;
  LUT4 n1341_s21 (
    .F(n1341_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1341_26),
    .I3(n1345_12) 
);
defparam n1341_s21.INIT=16'hF044;
  LUT4 n1342_s21 (
    .F(n1342_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1342_26),
    .I3(n1345_12) 
);
defparam n1342_s21.INIT=16'hF044;
  LUT4 n1343_s21 (
    .F(n1343_25),
    .I0(n1343_26),
    .I1(n1343_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1345_12) 
);
defparam n1343_s21.INIT=16'hEEF0;
  LUT4 n1344_s21 (
    .F(n1344_25),
    .I0(n1344_26),
    .I1(n1344_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1345_12) 
);
defparam n1344_s21.INIT=16'hEEF0;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_next_vram3_7_11),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s3.INIT=8'h10;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=4'h8;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_7),
    .I2(ff_screen_h_in_active_15),
    .I3(n256_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'hF8FF;
  LUT2 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(n804_30),
    .I1(ff_next_vram6_7_8) 
);
defparam ff_next_vram7_3_s2.INIT=4'h4;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram3_3_11),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_7_9),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_7_s3.INIT=16'h7000;
  LUT4 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(n772_40),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram1_7_9) 
);
defparam ff_next_vram2_7_s3.INIT=16'hC200;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_next_vram6_7_9),
    .I1(w_vram_interleave),
    .I2(ff_phase[0]),
    .I3(ff_next_vram4_3_8) 
);
defparam ff_next_vram6_7_s3.INIT=16'hCA00;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(n804_30),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_7_8) 
);
defparam ff_next_vram1_3_s4.INIT=8'hD0;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(n804_30),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_8) 
);
defparam ff_next_vram2_3_s4.INIT=8'hD0;
  LUT3 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_next_vram0_7_9),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram6_7_8) 
);
defparam ff_next_vram4_7_s4.INIT=8'hF8;
  LUT3 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(n440_8),
    .I1(ff_next_vram5_7_10),
    .I2(ff_next_vram6_7_8) 
);
defparam ff_next_vram5_7_s4.INIT=8'hF8;
  LUT3 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(n804_30),
    .I1(ff_phase[2]),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s4.INIT=8'hD0;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(n182_8),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s2.INIT=8'h14;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[0]),
    .I1(n179_8),
    .I2(n182_8),
    .I3(ff_pos_x[3]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n178_s2 (
    .F(n178_7),
    .I0(n182_8),
    .I1(ff_pos_x[4]),
    .I2(n178_10) 
);
defparam n178_s2.INIT=8'h14;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_10),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n1662_s2 (
    .F(n1662_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1662_s2.INIT=16'hCA00;
  LUT4 n1661_s2 (
    .F(n1661_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1661_s2.INIT=16'hCA00;
  LUT4 n1660_s2 (
    .F(n1660_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1660_s2.INIT=16'hCA00;
  LUT4 n1659_s2 (
    .F(n1659_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1659_s2.INIT=16'hCA00;
  LUT3 n706_s1 (
    .F(n706_6),
    .I0(n706_7),
    .I1(n706_8),
    .I2(n1449_11) 
);
defparam n706_s1.INIT=8'hB0;
  LUT3 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n1449_11) 
);
defparam n705_s1.INIT=8'hB0;
  LUT3 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n1449_11) 
);
defparam n704_s1.INIT=8'hB0;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(ff_next_vram0[0]),
    .I2(n703_8),
    .I3(n1449_11) 
);
defparam n703_s1.INIT=16'h4F00;
  LUT3 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_8),
    .I2(n1449_11) 
);
defparam n702_s1.INIT=8'h70;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n703_7),
    .I1(ff_next_vram0[2]),
    .I2(n701_7),
    .I3(n1449_11) 
);
defparam n701_s1.INIT=16'h4F00;
  LUT3 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n1449_11) 
);
defparam n700_s1.INIT=8'h70;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n1449_11) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n1449_11) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n1449_11) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n1449_11) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n1449_11) 
);
defparam n695_s1.INIT=16'hEF00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n1449_11) 
);
defparam n694_s1.INIT=16'hEF00;
  LUT3 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n1449_11) 
);
defparam n693_s1.INIT=8'h70;
  LUT3 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n692_8),
    .I2(n1449_11) 
);
defparam n692_s1.INIT=8'h70;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_8),
    .I2(n691_9),
    .I3(n1449_11) 
);
defparam n691_s1.INIT=16'hEF00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n690_8),
    .I3(n1449_11) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(n511_7),
    .I1(ff_phase[0]),
    .I2(n511_8),
    .I3(n511_13) 
);
defparam n511_s1.INIT=16'h0B00;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9) 
);
defparam n137_s2.INIT=8'h60;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n138_9) 
);
defparam n136_s2.INIT=16'h7800;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n317_10),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n256_10),
    .I3(n256_11) 
);
defparam n256_s4.INIT=16'hF2FF;
  LUT3 n995_s14 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n995_s14.INIT=8'hCA;
  LUT2 n995_s13 (
    .F(n998_17),
    .I0(ff_phase[0]),
    .I1(n772_40) 
);
defparam n995_s13.INIT=4'h1;
  LUT3 n996_s13 (
    .F(n996_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n996_s13.INIT=8'hCA;
  LUT3 n997_s13 (
    .F(n997_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n997_s13.INIT=8'hCA;
  LUT3 n998_s13 (
    .F(n998_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n998_s13.INIT=8'hCA;
  LUT4 n1345_s2 (
    .F(n1345_5),
    .I0(n1345_9),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1345_s2.INIT=16'h0777;
  LUT2 n1345_s5 (
    .F(n1345_8),
    .I0(ff_pattern1[7]),
    .I1(n1349_11) 
);
defparam n1345_s5.INIT=4'h8;
  LUT4 n1346_s2 (
    .F(n1346_5),
    .I0(n1346_8),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1346_s2.INIT=16'h0777;
  LUT2 n1346_s4 (
    .F(n1346_7),
    .I0(ff_pattern1[6]),
    .I1(n1349_11) 
);
defparam n1346_s4.INIT=4'h8;
  LUT4 n1347_s2 (
    .F(n1347_5),
    .I0(n1347_8),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1347_s2.INIT=16'h0777;
  LUT2 n1347_s4 (
    .F(n1347_7),
    .I0(ff_pattern1[5]),
    .I1(n1349_11) 
);
defparam n1347_s4.INIT=4'h8;
  LUT4 n1348_s2 (
    .F(n1348_5),
    .I0(n1348_8),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1348_s2.INIT=16'h0777;
  LUT2 n1348_s4 (
    .F(n1348_7),
    .I0(ff_pattern1[4]),
    .I1(n1349_11) 
);
defparam n1348_s4.INIT=4'h8;
  LUT4 n1349_s4 (
    .F(n1349_7),
    .I0(n1349_8),
    .I1(n1349_9),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1349_s4.INIT=16'h3A00;
  LUT4 n1350_s3 (
    .F(n1350_6),
    .I0(n1350_7),
    .I1(n1350_8),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1350_s3.INIT=16'h3A00;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(n1351_7),
    .I1(n1351_8),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1351_s3.INIT=16'h3A00;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(n1352_7),
    .I1(n1352_8),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1352_s3.INIT=16'h3A00;
  LUT4 n1353_s2 (
    .F(n1353_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram1[7]),
    .I2(n1353_6),
    .I3(n1345_12) 
);
defparam n1353_s2.INIT=16'hF800;
  LUT4 n1354_s2 (
    .F(n1354_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram1[6]),
    .I2(n1354_6),
    .I3(n1345_12) 
);
defparam n1354_s2.INIT=16'hF800;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram1[5]),
    .I2(n1355_6),
    .I3(n1345_12) 
);
defparam n1355_s2.INIT=16'hF800;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram1[4]),
    .I2(n1356_6),
    .I3(n1345_12) 
);
defparam n1356_s2.INIT=16'hF800;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1357_s2.INIT=16'hCA00;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(n1358_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1358_s2.INIT=16'hCA00;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(n1359_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1359_s2.INIT=16'hCA00;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(n1360_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1360_s2.INIT=16'hCA00;
  LUT4 n1361_s2 (
    .F(n1361_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram2[7]),
    .I2(n1361_9),
    .I3(n1345_12) 
);
defparam n1361_s2.INIT=16'hF800;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram2[6]),
    .I2(n1362_9),
    .I3(n1345_12) 
);
defparam n1362_s2.INIT=16'hF800;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram2[5]),
    .I2(n1363_9),
    .I3(n1345_12) 
);
defparam n1363_s2.INIT=16'hF800;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram2[4]),
    .I2(n1364_9),
    .I3(n1345_12) 
);
defparam n1364_s2.INIT=16'hF800;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1365_6),
    .I3(n1345_12) 
);
defparam n1365_s2.INIT=16'hAC00;
  LUT4 n1366_s2 (
    .F(n1366_5),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1365_6),
    .I3(n1345_12) 
);
defparam n1366_s2.INIT=16'hAC00;
  LUT4 n1367_s2 (
    .F(n1367_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1365_6),
    .I3(n1345_12) 
);
defparam n1367_s2.INIT=16'hAC00;
  LUT4 n1368_s2 (
    .F(n1368_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1365_6),
    .I3(n1345_12) 
);
defparam n1368_s2.INIT=16'hAC00;
  LUT4 n1369_s2 (
    .F(n1369_5),
    .I0(n1369_7),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1369_s2.INIT=16'h0777;
  LUT2 n1369_s3 (
    .F(n1369_6),
    .I0(ff_pattern4[7]),
    .I1(n1349_11) 
);
defparam n1369_s3.INIT=4'h8;
  LUT4 n1370_s2 (
    .F(n1370_5),
    .I0(n1370_7),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1370_s2.INIT=16'h0777;
  LUT2 n1370_s3 (
    .F(n1370_6),
    .I0(ff_pattern4[6]),
    .I1(n1349_11) 
);
defparam n1370_s3.INIT=4'h8;
  LUT4 n1371_s2 (
    .F(n1371_5),
    .I0(n1371_7),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1371_s2.INIT=16'h0777;
  LUT2 n1371_s3 (
    .F(n1371_6),
    .I0(ff_pattern4[5]),
    .I1(n1349_11) 
);
defparam n1371_s3.INIT=4'h8;
  LUT4 n1372_s2 (
    .F(n1372_5),
    .I0(n1372_7),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1372_s2.INIT=16'h0777;
  LUT2 n1372_s3 (
    .F(n1372_6),
    .I0(ff_pattern4[4]),
    .I1(n1349_11) 
);
defparam n1372_s3.INIT=4'h8;
  LUT4 n1373_s2 (
    .F(n1373_5),
    .I0(n1373_6),
    .I1(n1373_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1373_s2.INIT=16'hCA00;
  LUT4 n1374_s2 (
    .F(n1374_5),
    .I0(n1374_6),
    .I1(n1374_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1374_s2.INIT=16'hCA00;
  LUT4 n1375_s2 (
    .F(n1375_5),
    .I0(n1375_6),
    .I1(n1375_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1375_s2.INIT=16'hCA00;
  LUT4 n1376_s2 (
    .F(n1376_5),
    .I0(n1376_6),
    .I1(n1376_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1376_s2.INIT=16'hCA00;
  LUT4 n1377_s2 (
    .F(n1377_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram4[7]),
    .I2(n1377_6),
    .I3(n1345_12) 
);
defparam n1377_s2.INIT=16'hF800;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram4[6]),
    .I2(n1378_6),
    .I3(n1345_12) 
);
defparam n1378_s2.INIT=16'hF800;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram4[5]),
    .I2(n1379_6),
    .I3(n1345_12) 
);
defparam n1379_s2.INIT=16'hF800;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram4[4]),
    .I2(n1380_6),
    .I3(n1345_12) 
);
defparam n1380_s2.INIT=16'hF800;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1381_s2.INIT=16'h3A00;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(n1382_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1382_s2.INIT=16'h3A00;
  LUT4 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(n1383_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1383_s2.INIT=16'h3A00;
  LUT4 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(n1384_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1384_s2.INIT=16'h3A00;
  LUT4 n1385_s2 (
    .F(n1385_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram5[7]),
    .I2(n1385_6),
    .I3(n1345_12) 
);
defparam n1385_s2.INIT=16'hF800;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(ff_pattern6[6]),
    .I2(n1345_10),
    .I3(n1390_6) 
);
defparam n1386_s2.INIT=16'h5C00;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram5[5]),
    .I2(n1387_6),
    .I3(n1345_12) 
);
defparam n1387_s2.INIT=16'hF800;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram5[4]),
    .I2(n1388_6),
    .I3(n1345_12) 
);
defparam n1388_s2.INIT=16'hF800;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_11),
    .I1(n1389_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1389_s2.INIT=16'hCA00;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_7),
    .I1(n1390_8),
    .I2(ff_pattern6[2]),
    .I3(n1345_10) 
);
defparam n1390_s2.INIT=16'hEEF0;
  LUT2 n1390_s3 (
    .F(n1390_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1390_s3.INIT=4'h8;
  LUT4 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(n1391_7),
    .I2(ff_pattern6[1]),
    .I3(n1345_10) 
);
defparam n1391_s2.INIT=16'hEEF0;
  LUT4 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(n1392_7),
    .I2(ff_pattern6[0]),
    .I3(n1345_10) 
);
defparam n1392_s2.INIT=16'hEEF0;
  LUT4 n1393_s2 (
    .F(n1393_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram6[7]),
    .I2(n1393_6),
    .I3(n1345_12) 
);
defparam n1393_s2.INIT=16'hF800;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(ff_pattern7[6]),
    .I2(n1345_10),
    .I3(n1390_6) 
);
defparam n1394_s2.INIT=16'h5C00;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(ff_pattern7[5]),
    .I2(n1345_10),
    .I3(n1390_6) 
);
defparam n1395_s2.INIT=16'h5C00;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram6[4]),
    .I2(n1396_6),
    .I3(n1345_12) 
);
defparam n1396_s2.INIT=16'hF800;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1397_s2.INIT=16'h3A00;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(n1398_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1398_s2.INIT=16'h3A00;
  LUT4 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(n1399_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1399_s2.INIT=16'h3A00;
  LUT4 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(n1400_7),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1400_s2.INIT=16'h3A00;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(n6_8),
    .I2(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=8'hD0;
  LUT2 n1627_s2 (
    .F(n1627_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n1627_s2.INIT=4'h8;
  LUT3 n772_s22 (
    .F(n772_30),
    .I0(n772_33),
    .I1(n748_9),
    .I2(n772_38) 
);
defparam n772_s22.INIT=8'hAC;
  LUT4 n772_s23 (
    .F(n772_31),
    .I0(ff_next_vram3_3_11),
    .I1(n748_9),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_vram_interleave) 
);
defparam n772_s23.INIT=16'h0BBB;
  LUT3 n773_s22 (
    .F(n773_30),
    .I0(n773_32),
    .I1(n749_9),
    .I2(n772_38) 
);
defparam n773_s22.INIT=8'hAC;
  LUT4 n773_s23 (
    .F(n773_31),
    .I0(ff_next_vram3_3_11),
    .I1(n749_9),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_vram_interleave) 
);
defparam n773_s23.INIT=16'h0BBB;
  LUT3 n774_s22 (
    .F(n774_30),
    .I0(n774_32),
    .I1(n750_9),
    .I2(n772_38) 
);
defparam n774_s22.INIT=8'hAC;
  LUT4 n774_s23 (
    .F(n774_31),
    .I0(ff_next_vram3_3_11),
    .I1(n750_9),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_vram_interleave) 
);
defparam n774_s23.INIT=16'h0BBB;
  LUT3 n775_s22 (
    .F(n775_30),
    .I0(n775_32),
    .I1(n751_9),
    .I2(n772_38) 
);
defparam n775_s22.INIT=8'hAC;
  LUT4 n775_s23 (
    .F(n775_31),
    .I0(ff_next_vram3_3_11),
    .I1(n751_9),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(w_vram_interleave) 
);
defparam n775_s23.INIT=16'h0BBB;
  LUT3 n776_s20 (
    .F(n776_24),
    .I0(n1705_105),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n776_27) 
);
defparam n776_s20.INIT=8'hD0;
  LUT3 n777_s19 (
    .F(n777_23),
    .I0(n1705_105),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n777_24) 
);
defparam n777_s19.INIT=8'hD0;
  LUT4 n778_s19 (
    .F(n778_23),
    .I0(n1705_105),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n778_24),
    .I3(n778_25) 
);
defparam n778_s19.INIT=16'h000D;
  LUT4 n779_s19 (
    .F(n779_23),
    .I0(n1705_105),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n779_24),
    .I3(n779_25) 
);
defparam n779_s19.INIT=16'h000D;
  LUT4 n967_s13 (
    .F(n967_17),
    .I0(ff_next_vram5[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n967_s13.INIT=16'h0F77;
  LUT4 n968_s13 (
    .F(n968_17),
    .I0(ff_next_vram5[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n968_s13.INIT=16'h0F77;
  LUT4 n969_s13 (
    .F(n969_17),
    .I0(ff_next_vram5[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n969_s13.INIT=16'h0F77;
  LUT4 n970_s13 (
    .F(n970_17),
    .I0(ff_next_vram5[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n970_s13.INIT=16'h0F77;
  LUT3 n971_s14 (
    .F(n971_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n971_s14.INIT=8'hCA;
  LUT3 n972_s14 (
    .F(n972_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n972_s14.INIT=8'hCA;
  LUT3 n973_s14 (
    .F(n973_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n973_s14.INIT=8'hCA;
  LUT3 n974_s14 (
    .F(n974_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n974_s14.INIT=8'hCA;
  LUT4 n975_s10 (
    .F(n975_14),
    .I0(ff_next_vram2[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_interleave) 
);
defparam n975_s10.INIT=16'h0777;
  LUT3 n975_s11 (
    .F(n975_15),
    .I0(n776_26),
    .I1(n748_9),
    .I2(n975_16) 
);
defparam n975_s11.INIT=8'h70;
  LUT4 n976_s10 (
    .F(n976_14),
    .I0(ff_next_vram2[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_interleave) 
);
defparam n976_s10.INIT=16'h0777;
  LUT3 n976_s11 (
    .F(n976_15),
    .I0(n776_26),
    .I1(n749_9),
    .I2(n976_16) 
);
defparam n976_s11.INIT=8'h70;
  LUT4 n977_s10 (
    .F(n977_14),
    .I0(ff_next_vram2[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_interleave) 
);
defparam n977_s10.INIT=16'h0777;
  LUT3 n977_s11 (
    .F(n977_15),
    .I0(n776_26),
    .I1(n750_9),
    .I2(n977_16) 
);
defparam n977_s11.INIT=8'h70;
  LUT4 n978_s10 (
    .F(n978_14),
    .I0(ff_next_vram2[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_interleave) 
);
defparam n978_s10.INIT=16'h0777;
  LUT3 n978_s11 (
    .F(n978_15),
    .I0(n776_26),
    .I1(n751_9),
    .I2(n978_16) 
);
defparam n978_s11.INIT=8'h70;
  LUT3 n979_s11 (
    .F(n979_15),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_interleave) 
);
defparam n979_s11.INIT=8'hCA;
  LUT3 n979_s12 (
    .F(n979_16),
    .I0(n776_26),
    .I1(n752_9),
    .I2(n979_17) 
);
defparam n979_s12.INIT=8'h70;
  LUT3 n980_s11 (
    .F(n980_15),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_interleave) 
);
defparam n980_s11.INIT=8'hCA;
  LUT3 n980_s12 (
    .F(n980_16),
    .I0(n776_26),
    .I1(n753_9),
    .I2(n980_17) 
);
defparam n980_s12.INIT=8'h70;
  LUT3 n981_s11 (
    .F(n981_15),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_interleave) 
);
defparam n981_s11.INIT=8'hCA;
  LUT3 n981_s12 (
    .F(n981_16),
    .I0(n776_26),
    .I1(n754_9),
    .I2(n981_17) 
);
defparam n981_s12.INIT=8'h70;
  LUT3 n982_s11 (
    .F(n982_15),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_interleave) 
);
defparam n982_s11.INIT=8'hCA;
  LUT3 n982_s12 (
    .F(n982_16),
    .I0(n776_26),
    .I1(n755_9),
    .I2(n982_17) 
);
defparam n982_s12.INIT=8'h70;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram1[7]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_interleave) 
);
defparam n983_s11.INIT=16'h0777;
  LUT4 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram1[6]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_interleave) 
);
defparam n984_s11.INIT=16'h0777;
  LUT4 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram1[5]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_interleave) 
);
defparam n985_s11.INIT=16'h0777;
  LUT4 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram1[4]),
    .I1(n804_30),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_interleave) 
);
defparam n986_s11.INIT=16'h0777;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_vram_interleave) 
);
defparam n987_s12.INIT=8'hAC;
  LUT3 n988_s12 (
    .F(n988_16),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_vram_interleave) 
);
defparam n988_s12.INIT=8'hAC;
  LUT3 n989_s12 (
    .F(n989_16),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_vram_interleave) 
);
defparam n989_s12.INIT=8'hAC;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(w_vram_interleave) 
);
defparam n990_s12.INIT=8'hAC;
  LUT3 n991_s13 (
    .F(n991_17),
    .I0(n991_18),
    .I1(ff_next_vram4[7]),
    .I2(n991_19) 
);
defparam n991_s13.INIT=8'h07;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(n991_18),
    .I1(ff_next_vram4[6]),
    .I2(n992_17) 
);
defparam n992_s12.INIT=8'h07;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(n991_18),
    .I1(ff_next_vram4[5]),
    .I2(n993_17) 
);
defparam n993_s12.INIT=8'h07;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(n991_18),
    .I1(ff_next_vram4[4]),
    .I2(n994_17) 
);
defparam n994_s12.INIT=8'h07;
  LUT4 n1337_s24 (
    .F(n1337_34),
    .I0(n1337_35),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram7[7]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1337_s24.INIT=16'h0777;
  LUT4 n1338_s24 (
    .F(n1338_34),
    .I0(n1338_35),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram7[6]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1338_s24.INIT=16'h0777;
  LUT4 n1339_s24 (
    .F(n1339_34),
    .I0(n1339_35),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram7[5]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1339_s24.INIT=16'h0777;
  LUT4 n1340_s24 (
    .F(n1340_34),
    .I0(n1340_35),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram7[4]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1340_s24.INIT=16'h0777;
  LUT3 n1341_s22 (
    .F(n1341_26),
    .I0(n1341_31),
    .I1(n1341_28),
    .I2(n772_40) 
);
defparam n1341_s22.INIT=8'hCA;
  LUT3 n1342_s22 (
    .F(n1342_26),
    .I0(n1342_31),
    .I1(n1342_28),
    .I2(n772_40) 
);
defparam n1342_s22.INIT=8'hCA;
  LUT4 n1343_s22 (
    .F(n1343_26),
    .I0(n1343_28),
    .I1(ff_next_vram7[1]),
    .I2(ff_next_vram3_3_11),
    .I3(n772_40) 
);
defparam n1343_s22.INIT=16'hCA00;
  LUT4 n1343_s23 (
    .F(n1343_27),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_40),
    .I3(n1343_29) 
);
defparam n1343_s23.INIT=16'h0A0C;
  LUT4 n1344_s22 (
    .F(n1344_26),
    .I0(n1344_28),
    .I1(ff_next_vram7[0]),
    .I2(ff_next_vram3_3_11),
    .I3(n772_40) 
);
defparam n1344_s22.INIT=16'hCA00;
  LUT4 n1344_s23 (
    .F(n1344_27),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_40),
    .I3(n1343_29) 
);
defparam n1344_s23.INIT=16'h0A0C;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(n1345_10) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram3_7_s5.INIT=16'h0110;
  LUT4 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(ff_next_vram3_7_11),
    .I1(n1705_105),
    .I2(w_vram_interleave),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram4_3_s3.INIT=16'hF0EE;
  LUT3 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n440_8) 
);
defparam ff_next_vram4_3_s4.INIT=8'h10;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(n317_10),
    .I1(ff_pos_x_5_10),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h4000;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(n776_25),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n440_8) 
);
defparam ff_next_vram1_7_s4.INIT=16'h0D00;
  LUT2 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_phase[0]),
    .I1(n772_40) 
);
defparam ff_next_vram1_7_s5.INIT=4'h4;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(n772_35),
    .I1(n354_13),
    .I2(w_vram_interleave),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram6_7_s4.INIT=16'h0007;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_11) 
);
defparam ff_next_vram5_7_s5.INIT=16'h1000;
  LUT4 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam n182_s3.INIT=16'h8000;
  LUT2 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n179_s3.INIT=4'h8;
  LUT4 n706_s2 (
    .F(n706_7),
    .I0(n706_9),
    .I1(n706_10),
    .I2(n706_11),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n706_s2.INIT=16'h0D00;
  LUT3 n706_s3 (
    .F(n706_8),
    .I0(n706_12),
    .I1(n706_18),
    .I2(n706_14) 
);
defparam n706_s3.INIT=8'hB0;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(n706_9),
    .I1(n706_10),
    .I2(n706_11),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n705_s2.INIT=16'h0D00;
  LUT4 n705_s3 (
    .F(n705_8),
    .I0(n705_15),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n705_10),
    .I3(n705_11) 
);
defparam n705_s3.INIT=16'h0007;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(n706_9),
    .I1(n706_10),
    .I2(n706_11),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n704_s2.INIT=16'h0D00;
  LUT4 n704_s3 (
    .F(n704_8),
    .I0(n704_9),
    .I1(n704_10),
    .I2(n704_11),
    .I3(n704_12) 
);
defparam n704_s3.INIT=16'h0100;
  LUT4 n703_s2 (
    .F(n703_7),
    .I0(n991_18),
    .I1(n317_10),
    .I2(n703_9),
    .I3(n703_10) 
);
defparam n703_s2.INIT=16'h001F;
  LUT3 n703_s3 (
    .F(n703_8),
    .I0(n703_11),
    .I1(ff_next_vram0_7_7),
    .I2(n703_12) 
);
defparam n703_s3.INIT=8'hB0;
  LUT4 n702_s2 (
    .F(n702_7),
    .I0(n702_9),
    .I1(ff_next_vram0_7_7),
    .I2(n703_7),
    .I3(ff_next_vram0[1]) 
);
defparam n702_s2.INIT=16'hB0BB;
  LUT4 n702_s3 (
    .F(n702_8),
    .I0(n706_9),
    .I1(n702_10),
    .I2(ff_next_vram0[7]),
    .I3(n702_18) 
);
defparam n702_s3.INIT=16'h007F;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(n701_8),
    .I1(ff_next_vram0_7_7),
    .I2(w_pos_x[5]),
    .I3(n701_9) 
);
defparam n701_s2.INIT=16'h0BBB;
  LUT3 n700_s2 (
    .F(n700_7),
    .I0(n690_7),
    .I1(ff_next_vram0[3]),
    .I2(n700_9) 
);
defparam n700_s2.INIT=8'h0B;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n700_10),
    .I1(ff_next_vram0_7_7),
    .I2(w_pos_x[6]),
    .I3(n701_9) 
);
defparam n700_s3.INIT=16'h0BBB;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n706_10),
    .I1(ff_next_vram0[4]),
    .I2(n702_10),
    .I3(n699_14) 
);
defparam n699_s2.INIT=16'hF800;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(n776_26),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n699_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n699_s3.INIT=16'h8F00;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(w_pos_x[7]),
    .I1(n701_9),
    .I2(n690_7),
    .I3(ff_next_vram0[4]) 
);
defparam n699_s4.INIT=16'h7077;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n706_10),
    .I1(ff_next_vram0[5]),
    .I2(n702_10),
    .I3(n698_14) 
);
defparam n698_s2.INIT=16'hF800;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(n776_26),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n698_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n698_s3.INIT=16'h8F00;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n701_9),
    .I2(n690_7),
    .I3(ff_next_vram0[5]) 
);
defparam n698_s4.INIT=16'h7077;
  LUT4 n697_s2 (
    .F(n697_7),
    .I0(n706_10),
    .I1(n697_17),
    .I2(n690_7),
    .I3(ff_next_vram0[6]) 
);
defparam n697_s2.INIT=16'h8F00;
  LUT3 n697_s3 (
    .F(n697_8),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n776_26),
    .I2(ff_next_vram0_7_7) 
);
defparam n697_s3.INIT=8'h80;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(n697_17),
    .I1(n702_10),
    .I2(n697_11),
    .I3(n697_15) 
);
defparam n697_s4.INIT=16'h0007;
  LUT4 n696_s2 (
    .F(n696_7),
    .I0(n776_26),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n696_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n696_s2.INIT=16'h8F00;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(n706_10),
    .I1(n696_17),
    .I2(n690_7),
    .I3(ff_next_vram0[7]) 
);
defparam n696_s3.INIT=16'h8F00;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(n702_10),
    .I1(n696_17),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n701_9) 
);
defparam n696_s4.INIT=16'h0777;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n695_10),
    .I1(n702_10),
    .I2(reg_color_table_base[11]),
    .I3(n706_9) 
);
defparam n695_s2.INIT=16'hE000;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(n695_11),
    .I1(n695_10),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n703_9) 
);
defparam n695_s3.INIT=16'hD000;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(n705_15),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(n695_12),
    .I3(n695_13) 
);
defparam n695_s4.INIT=16'h0007;
  LUT4 n694_s2 (
    .F(n694_7),
    .I0(n776_26),
    .I1(reg_pattern_name_table_base[12]),
    .I2(n694_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n694_s2.INIT=16'h8F00;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(n706_10),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n695_11),
    .I3(n694_17) 
);
defparam n694_s3.INIT=16'h8F00;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_12),
    .I1(n706_9),
    .I2(reg_color_table_base[12]),
    .I3(n694_13) 
);
defparam n694_s4.INIT=16'hBF00;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n693_9) 
);
defparam n693_s2.INIT=8'h0B;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(n991_18),
    .I1(n706_9),
    .I2(reg_color_table_base[13]),
    .I3(n693_10) 
);
defparam n693_s3.INIT=16'h007F;
  LUT3 n692_s2 (
    .F(n692_7),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n692_9) 
);
defparam n692_s2.INIT=8'h0B;
  LUT4 n692_s3 (
    .F(n692_8),
    .I0(n991_18),
    .I1(n706_9),
    .I2(reg_color_table_base[14]),
    .I3(n692_16) 
);
defparam n692_s3.INIT=16'h007F;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(n691_10),
    .I1(n691_11),
    .I2(n772_40),
    .I3(n691_12) 
);
defparam n691_s2.INIT=16'h3A00;
  LUT2 n691_s3 (
    .F(n691_8),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[15]) 
);
defparam n691_s3.INIT=4'h4;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(n991_18),
    .I1(n706_9),
    .I2(reg_color_table_base[15]),
    .I3(n691_17) 
);
defparam n691_s4.INIT=16'h007F;
  LUT4 n690_s2 (
    .F(n690_7),
    .I0(n991_18),
    .I1(n317_10),
    .I2(n703_9),
    .I3(n705_15) 
);
defparam n690_s2.INIT=16'h001F;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(n690_9),
    .I1(n701_9),
    .I2(n690_10),
    .I3(n690_11) 
);
defparam n690_s3.INIT=16'h0007;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(ff_phase[1]),
    .I1(w_vram_interleave),
    .I2(ff_next_vram3_7_11),
    .I3(reg_screen_mode[0]) 
);
defparam n511_s2.INIT=16'hF0EE;
  LUT4 n511_s3 (
    .F(n511_8),
    .I0(n772_36),
    .I1(n511_10),
    .I2(n511_11),
    .I3(ff_next_vram5_7_10) 
);
defparam n511_s3.INIT=16'h004F;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_9),
    .I1(n317_10),
    .I2(ff_screen_h_in_active_10) 
);
defparam n138_s4.INIT=8'h0B;
  LUT4 n256_s5 (
    .F(n256_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(n317_10),
    .I3(n1245_6) 
);
defparam n256_s5.INIT=16'h00BF;
  LUT4 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(n1245_5) 
);
defparam n256_s6.INIT=16'h1000;
  LUT3 n1345_s6 (
    .F(n1345_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1345_s6.INIT=8'hAC;
  LUT3 n1345_s7 (
    .F(n1345_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1345_s7.INIT=8'h40;
  LUT3 n1346_s5 (
    .F(n1346_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1346_s5.INIT=8'hCA;
  LUT3 n1347_s5 (
    .F(n1347_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1347_s5.INIT=8'hCA;
  LUT3 n1348_s5 (
    .F(n1348_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1348_s5.INIT=8'hCA;
  LUT4 n1349_s5 (
    .F(n1349_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]),
    .I3(n772_38) 
);
defparam n1349_s5.INIT=16'hCACC;
  LUT3 n1349_s6 (
    .F(n1349_9),
    .I0(n1345_9),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1349_s6.INIT=8'h35;
  LUT4 n1350_s4 (
    .F(n1350_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]),
    .I3(n772_38) 
);
defparam n1350_s4.INIT=16'hCACC;
  LUT3 n1350_s5 (
    .F(n1350_8),
    .I0(n1346_8),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1350_s5.INIT=8'h35;
  LUT4 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[6]),
    .I3(n772_38) 
);
defparam n1351_s4.INIT=16'hCACC;
  LUT3 n1351_s5 (
    .F(n1351_8),
    .I0(n1347_8),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1351_s5.INIT=8'h35;
  LUT4 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[6]),
    .I3(n772_38) 
);
defparam n1352_s4.INIT=16'hCACC;
  LUT3 n1352_s5 (
    .F(n1352_8),
    .I0(n1348_8),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1352_s5.INIT=8'h35;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1353_s3.INIT=16'hAC00;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1354_s3.INIT=16'hAC00;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1355_s3.INIT=16'hAC00;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1356_s3.INIT=16'hAC00;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]),
    .I3(n772_38) 
);
defparam n1357_s3.INIT=16'hCACC;
  LUT3 n1357_s4 (
    .F(n1357_7),
    .I0(n1357_8),
    .I1(ff_next_vram1[3]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1357_s4.INIT=8'hCA;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]),
    .I3(n772_38) 
);
defparam n1358_s3.INIT=16'hCACC;
  LUT3 n1358_s4 (
    .F(n1358_7),
    .I0(n1358_8),
    .I1(ff_next_vram1[2]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1358_s4.INIT=8'hCA;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[4]),
    .I3(n772_38) 
);
defparam n1359_s3.INIT=16'hCACC;
  LUT3 n1359_s4 (
    .F(n1359_7),
    .I0(n1359_8),
    .I1(ff_next_vram1[1]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1359_s4.INIT=8'hCA;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[4]),
    .I3(n772_38) 
);
defparam n1360_s3.INIT=16'hCACC;
  LUT3 n1360_s4 (
    .F(n1360_7),
    .I0(n1360_8),
    .I1(ff_next_vram1[0]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1360_s4.INIT=8'hCA;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram1[2]),
    .I1(n772_38),
    .I2(n1365_7),
    .I3(n772_40) 
);
defparam n1365_s3.INIT=16'hF0BB;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1369_s4.INIT=8'hAC;
  LUT3 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1370_s4.INIT=8'hAC;
  LUT3 n1371_s4 (
    .F(n1371_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1371_s4.INIT=8'hAC;
  LUT3 n1372_s4 (
    .F(n1372_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1372_s4.INIT=8'hAC;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]),
    .I3(n772_38) 
);
defparam n1373_s3.INIT=16'hCACC;
  LUT3 n1373_s4 (
    .F(n1373_7),
    .I0(n1373_8),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1373_s4.INIT=8'hCA;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]),
    .I3(n772_38) 
);
defparam n1374_s3.INIT=16'hCACC;
  LUT3 n1374_s4 (
    .F(n1374_7),
    .I0(n1374_8),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1374_s4.INIT=8'hCA;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[0]),
    .I3(n772_38) 
);
defparam n1375_s3.INIT=16'hCACC;
  LUT3 n1375_s4 (
    .F(n1375_7),
    .I0(n1375_8),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1375_s4.INIT=8'hCA;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[0]),
    .I3(n772_38) 
);
defparam n1376_s3.INIT=16'hCACC;
  LUT3 n1376_s4 (
    .F(n1376_7),
    .I0(n1376_8),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1376_s4.INIT=8'hCA;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1377_s3.INIT=16'hAC00;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1378_s3.INIT=16'hAC00;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1379_s3.INIT=16'hAC00;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1380_s3.INIT=16'hAC00;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[6]),
    .I3(n772_38) 
);
defparam n1381_s3.INIT=16'hACCC;
  LUT3 n1381_s4 (
    .F(n1381_7),
    .I0(n1361_7),
    .I1(ff_next_vram4[3]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1381_s4.INIT=8'h35;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[6]),
    .I3(n772_38) 
);
defparam n1382_s3.INIT=16'hACCC;
  LUT3 n1382_s4 (
    .F(n1382_7),
    .I0(n1362_7),
    .I1(ff_next_vram4[2]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1382_s4.INIT=8'h35;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[6]),
    .I3(n772_38) 
);
defparam n1383_s3.INIT=16'hACCC;
  LUT3 n1383_s4 (
    .F(n1383_7),
    .I0(n1363_7),
    .I1(ff_next_vram4[1]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1383_s4.INIT=8'h35;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[6]),
    .I3(n772_38) 
);
defparam n1384_s3.INIT=16'hACCC;
  LUT3 n1384_s4 (
    .F(n1384_7),
    .I0(n1364_7),
    .I1(ff_next_vram4[0]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1384_s4.INIT=8'h35;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1385_s3.INIT=16'hAC00;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(n1386_7),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram5[6]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1386_s3.INIT=16'h0777;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1387_s3.INIT=16'hAC00;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1388_s3.INIT=16'hAC00;
  LUT3 n1389_s4 (
    .F(n1389_7),
    .I0(n1389_9),
    .I1(ff_next_vram5[3]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1389_s4.INIT=8'hCA;
  LUT4 n1390_s4 (
    .F(n1390_7),
    .I0(n1390_9),
    .I1(ff_next_vram5[2]),
    .I2(ff_next_vram3_3_11),
    .I3(n772_40) 
);
defparam n1390_s4.INIT=16'hCA00;
  LUT4 n1390_s5 (
    .F(n1390_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n772_40),
    .I3(n1389_8) 
);
defparam n1390_s5.INIT=16'h0A0C;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(n1391_8),
    .I1(ff_next_vram5[1]),
    .I2(ff_next_vram3_3_11),
    .I3(n772_40) 
);
defparam n1391_s3.INIT=16'hCA00;
  LUT4 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_40),
    .I3(n1389_8) 
);
defparam n1391_s4.INIT=16'h0A0C;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(n1392_8),
    .I1(ff_next_vram5[0]),
    .I2(ff_next_vram3_3_11),
    .I3(n772_40) 
);
defparam n1392_s3.INIT=16'hCA00;
  LUT4 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_40),
    .I3(n1389_8) 
);
defparam n1392_s4.INIT=16'h0A0C;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1393_s3.INIT=16'hAC00;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(n1394_7),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram6[6]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1394_s3.INIT=16'h0777;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(n1395_7),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram6[5]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1395_s3.INIT=16'h0777;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1396_s3.INIT=16'hAC00;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[2]),
    .I3(n772_38) 
);
defparam n1397_s3.INIT=16'hACCC;
  LUT3 n1397_s4 (
    .F(n1397_7),
    .I0(n1369_7),
    .I1(ff_next_vram6[3]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1397_s4.INIT=8'h35;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[2]),
    .I3(n772_38) 
);
defparam n1398_s3.INIT=16'hACCC;
  LUT3 n1398_s4 (
    .F(n1398_7),
    .I0(n1370_7),
    .I1(ff_next_vram6[2]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1398_s4.INIT=8'h35;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[2]),
    .I3(n772_38) 
);
defparam n1399_s3.INIT=16'hACCC;
  LUT3 n1399_s4 (
    .F(n1399_7),
    .I0(n1371_7),
    .I1(ff_next_vram6[1]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1399_s4.INIT=8'h35;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[2]),
    .I3(n772_38) 
);
defparam n1400_s3.INIT=16'hACCC;
  LUT3 n1400_s4 (
    .F(n1400_7),
    .I0(n1372_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1400_s4.INIT=8'h35;
  LUT3 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask) 
);
defparam w_pattern0_3_s2.INIT=8'h10;
  LUT3 n772_s25 (
    .F(n772_33),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n772_s25.INIT=8'hAC;
  LUT2 n772_s27 (
    .F(n772_35),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n772_s27.INIT=4'h4;
  LUT4 n772_s28 (
    .F(n772_36),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n772_s28.INIT=16'h0100;
  LUT3 n773_s24 (
    .F(n773_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n773_s24.INIT=8'hCA;
  LUT3 n774_s24 (
    .F(n774_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n774_s24.INIT=8'hCA;
  LUT3 n775_s24 (
    .F(n775_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n775_s24.INIT=8'hCA;
  LUT4 n776_s21 (
    .F(n776_25),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n776_s21.INIT=16'h0100;
  LUT4 n776_s22 (
    .F(n776_26),
    .I0(n776_28),
    .I1(n772_40),
    .I2(n772_38),
    .I3(n804_28) 
);
defparam n776_s22.INIT=16'hCA00;
  LUT4 n776_s23 (
    .F(n776_27),
    .I0(n776_29),
    .I1(ff_next_vram3_7_11),
    .I2(w_screen_mode_vram_rdata[3]),
    .I3(w_vram_interleave) 
);
defparam n776_s23.INIT=16'h7077;
  LUT4 n777_s20 (
    .F(n777_24),
    .I0(n777_25),
    .I1(ff_next_vram3_7_11),
    .I2(w_screen_mode_vram_rdata[2]),
    .I3(w_vram_interleave) 
);
defparam n777_s20.INIT=16'h7077;
  LUT3 n778_s20 (
    .F(n778_24),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(ff_next_vram3_7_11) 
);
defparam n778_s20.INIT=8'h40;
  LUT4 n778_s21 (
    .F(n778_25),
    .I0(w_screen_mode_vram_address[1]),
    .I1(ff_next_vram3_7_11),
    .I2(w_vram_interleave),
    .I3(w_screen_mode_vram_rdata[1]) 
);
defparam n778_s21.INIT=16'h00F4;
  LUT3 n779_s20 (
    .F(n779_24),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(ff_next_vram3_7_11) 
);
defparam n779_s20.INIT=8'h40;
  LUT4 n779_s21 (
    .F(n779_25),
    .I0(w_screen_mode_vram_address[1]),
    .I1(ff_next_vram3_7_11),
    .I2(w_vram_interleave),
    .I3(w_screen_mode_vram_rdata[0]) 
);
defparam n779_s21.INIT=16'h00F4;
  LUT2 n804_s21 (
    .F(n804_27),
    .I0(n772_38),
    .I1(n776_28) 
);
defparam n804_s21.INIT=4'h1;
  LUT3 n804_s22 (
    .F(n804_28),
    .I0(w_vram_interleave),
    .I1(w_4colors_mode_5),
    .I2(n776_25) 
);
defparam n804_s22.INIT=8'h01;
  LUT4 n975_s12 (
    .F(n975_16),
    .I0(reg_backdrop_color[7]),
    .I1(n317_10),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram3_3_11) 
);
defparam n975_s12.INIT=16'h0777;
  LUT4 n976_s12 (
    .F(n976_16),
    .I0(reg_backdrop_color[6]),
    .I1(n317_10),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram3_3_11) 
);
defparam n976_s12.INIT=16'h0777;
  LUT4 n977_s12 (
    .F(n977_16),
    .I0(reg_backdrop_color[5]),
    .I1(n317_10),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram3_3_11) 
);
defparam n977_s12.INIT=16'h0777;
  LUT4 n978_s12 (
    .F(n978_16),
    .I0(reg_backdrop_color[4]),
    .I1(n317_10),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram3_3_11) 
);
defparam n978_s12.INIT=16'h0777;
  LUT4 n979_s13 (
    .F(n979_17),
    .I0(reg_backdrop_color[3]),
    .I1(n317_10),
    .I2(ff_next_vram2[3]),
    .I3(ff_next_vram3_3_11) 
);
defparam n979_s13.INIT=16'h0777;
  LUT4 n980_s13 (
    .F(n980_17),
    .I0(reg_backdrop_color[2]),
    .I1(n317_10),
    .I2(ff_next_vram2[2]),
    .I3(ff_next_vram3_3_11) 
);
defparam n980_s13.INIT=16'h0777;
  LUT4 n981_s13 (
    .F(n981_17),
    .I0(reg_backdrop_color[1]),
    .I1(n317_10),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram3_3_11) 
);
defparam n981_s13.INIT=16'h0777;
  LUT4 n982_s13 (
    .F(n982_17),
    .I0(reg_backdrop_color[0]),
    .I1(n317_10),
    .I2(ff_next_vram2[0]),
    .I3(ff_next_vram3_3_11) 
);
defparam n982_s13.INIT=16'h0777;
  LUT4 n991_s14 (
    .F(n991_18),
    .I0(n776_28),
    .I1(n772_38),
    .I2(n772_40),
    .I3(n804_28) 
);
defparam n991_s14.INIT=16'hE000;
  LUT4 n991_s15 (
    .F(n991_19),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n772_40),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n991_s15.INIT=16'h0C0A;
  LUT4 n992_s13 (
    .F(n992_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n772_40),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n992_s13.INIT=16'h0C0A;
  LUT4 n993_s13 (
    .F(n993_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n772_40),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n993_s13.INIT=16'h0C0A;
  LUT4 n994_s13 (
    .F(n994_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n772_40),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n994_s13.INIT=16'h0C0A;
  LUT3 n1337_s25 (
    .F(n1337_35),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1337_s25.INIT=8'hAC;
  LUT3 n1338_s25 (
    .F(n1338_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1338_s25.INIT=8'hAC;
  LUT3 n1339_s25 (
    .F(n1339_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1339_s25.INIT=8'hAC;
  LUT3 n1340_s25 (
    .F(n1340_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1340_s25.INIT=8'hAC;
  LUT3 n1341_s24 (
    .F(n1341_28),
    .I0(n1341_29),
    .I1(ff_next_vram7[3]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1341_s24.INIT=8'hCA;
  LUT3 n1342_s24 (
    .F(n1342_28),
    .I0(n1342_29),
    .I1(ff_next_vram7[2]),
    .I2(ff_next_vram3_3_11) 
);
defparam n1342_s24.INIT=8'hCA;
  LUT3 n1343_s24 (
    .F(n1343_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1343_s24.INIT=8'hAC;
  LUT2 n1343_s25 (
    .F(n1343_29),
    .I0(ff_next_vram5[0]),
    .I1(n772_38) 
);
defparam n1343_s25.INIT=4'h8;
  LUT3 n1344_s24 (
    .F(n1344_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1344_s24.INIT=8'hAC;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=8'h01;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=8'h80;
  LUT3 n706_s4 (
    .F(n706_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n706_s4.INIT=8'h40;
  LUT4 n706_s5 (
    .F(n706_10),
    .I0(n772_38),
    .I1(n776_28),
    .I2(n772_40),
    .I3(n804_28) 
);
defparam n706_s5.INIT=16'h6000;
  LUT4 n706_s6 (
    .F(n706_11),
    .I0(n991_18),
    .I1(n317_10),
    .I2(n703_9),
    .I3(n706_9) 
);
defparam n706_s6.INIT=16'h001F;
  LUT4 n706_s7 (
    .F(n706_12),
    .I0(ff_next_vram3_7_11),
    .I1(w_pos_x[3]),
    .I2(n706_15),
    .I3(n804_28) 
);
defparam n706_s7.INIT=16'hBB0F;
  LUT4 n706_s9 (
    .F(n706_14),
    .I0(n702_10),
    .I1(n706_20),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n705_15) 
);
defparam n706_s9.INIT=16'h0777;
  LUT4 n705_s5 (
    .F(n705_10),
    .I0(n705_12),
    .I1(n705_13),
    .I2(n772_40),
    .I3(n706_18) 
);
defparam n705_s5.INIT=16'h3A00;
  LUT3 n705_s6 (
    .F(n705_11),
    .I0(ff_next_vram0[4]),
    .I1(n706_9),
    .I2(n702_10) 
);
defparam n705_s6.INIT=8'h80;
  LUT4 n704_s4 (
    .F(n704_9),
    .I0(n1705_105),
    .I1(w_pos_x[3]),
    .I2(n704_13),
    .I3(ff_next_vram0_7_7) 
);
defparam n704_s4.INIT=16'h8F00;
  LUT3 n704_s5 (
    .F(n704_10),
    .I0(ff_next_vram0[5]),
    .I1(n706_9),
    .I2(n702_10) 
);
defparam n704_s5.INIT=8'h80;
  LUT3 n704_s6 (
    .F(n704_11),
    .I0(w_pos_x[5]),
    .I1(n776_26),
    .I2(ff_next_vram0_7_7) 
);
defparam n704_s6.INIT=8'h80;
  LUT4 n704_s7 (
    .F(n704_12),
    .I0(w_pos_x[2]),
    .I1(n701_9),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n705_15) 
);
defparam n704_s7.INIT=16'h0777;
  LUT3 n703_s4 (
    .F(n703_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n703_s4.INIT=8'h10;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(n772_38),
    .I1(n776_28),
    .I2(n804_28),
    .I3(n706_9) 
);
defparam n703_s5.INIT=16'h6000;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(n776_26),
    .I1(w_pos_x[6]),
    .I2(n703_13),
    .I3(n703_14) 
);
defparam n703_s6.INIT=16'h0700;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(n706_9),
    .I1(n702_10),
    .I2(ff_next_vram0[6]),
    .I3(n703_17) 
);
defparam n703_s7.INIT=16'h007F;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(n776_26),
    .I1(w_pos_x[7]),
    .I2(n702_12),
    .I3(n702_16) 
);
defparam n702_s4.INIT=16'h0700;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(n772_38),
    .I1(n772_40),
    .I2(n776_28),
    .I3(n804_28) 
);
defparam n702_s5.INIT=16'h8000;
  LUT4 n701_s3 (
    .F(n701_8),
    .I0(n776_26),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n701_10),
    .I3(n701_11) 
);
defparam n701_s3.INIT=16'h0700;
  LUT3 n701_s4 (
    .F(n701_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_vram_interleave) 
);
defparam n701_s4.INIT=8'h10;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(n706_10),
    .I1(ff_next_vram0[3]),
    .I2(n702_10),
    .I3(n700_15) 
);
defparam n700_s4.INIT=16'hF800;
  LUT4 n700_s5 (
    .F(n700_10),
    .I0(n776_26),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n700_12),
    .I3(n700_13) 
);
defparam n700_s5.INIT=16'h0700;
  LUT3 n699_s6 (
    .F(n699_11),
    .I0(n1705_105),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n699_12) 
);
defparam n699_s6.INIT=8'h70;
  LUT3 n698_s6 (
    .F(n698_11),
    .I0(n1705_105),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n698_12) 
);
defparam n698_s6.INIT=8'h70;
  LUT4 n697_s6 (
    .F(n697_11),
    .I0(n1705_105),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n697_13),
    .I3(ff_next_vram0_7_7) 
);
defparam n697_s6.INIT=16'h8F00;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(n776_25),
    .I1(w_pattern_name_t1[10]),
    .I2(n696_15),
    .I3(n696_13) 
);
defparam n696_s5.INIT=16'h0007;
  LUT2 n695_s5 (
    .F(n695_10),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n706_10) 
);
defparam n695_s5.INIT=4'h8;
  LUT3 n695_s6 (
    .F(n695_11),
    .I0(n772_38),
    .I1(n776_28),
    .I2(n804_28) 
);
defparam n695_s6.INIT=8'h7E;
  LUT3 n695_s7 (
    .F(n695_12),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n701_9) 
);
defparam n695_s7.INIT=8'h80;
  LUT4 n695_s8 (
    .F(n695_13),
    .I0(n776_26),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n695_14),
    .I3(ff_next_vram0_7_7) 
);
defparam n695_s8.INIT=16'h8F00;
  LUT4 n694_s5 (
    .F(n694_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_next_vram6_7_9),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n694_14) 
);
defparam n694_s5.INIT=16'h7F00;
  LUT3 n694_s7 (
    .F(n694_12),
    .I0(n706_10),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n702_10) 
);
defparam n694_s7.INIT=8'h07;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(n701_9),
    .I1(n694_15),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(n705_15) 
);
defparam n694_s8.INIT=16'h0777;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(n776_26),
    .I1(reg_pattern_name_table_base[13]),
    .I2(n693_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n693_s4.INIT=16'h8F00;
  LUT3 n693_s5 (
    .F(n693_10),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n701_9) 
);
defparam n693_s5.INIT=8'h80;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(n776_26),
    .I1(reg_pattern_name_table_base[14]),
    .I2(n692_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n692_s4.INIT=16'h8F00;
  LUT3 n691_s5 (
    .F(n691_10),
    .I0(w_pattern_name_t2[15]),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n772_38) 
);
defparam n691_s5.INIT=8'hAC;
  LUT4 n691_s6 (
    .F(n691_11),
    .I0(n804_27),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n690_9),
    .I3(n804_28) 
);
defparam n691_s6.INIT=16'h0B00;
  LUT3 n691_s7 (
    .F(n691_12),
    .I0(n691_14),
    .I1(n804_28),
    .I2(ff_next_vram0_7_7) 
);
defparam n691_s7.INIT=8'hD0;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(ff_interleaving_page),
    .I1(ff_field),
    .I2(reg_interleaving_mode),
    .I3(n690_17) 
);
defparam n690_s4.INIT=16'h8F00;
  LUT3 n690_s5 (
    .F(n690_10),
    .I0(reg_color_table_base[16]),
    .I1(n991_18),
    .I2(n706_9) 
);
defparam n690_s5.INIT=8'h80;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(ff_next_vram3_7_11),
    .I1(n804_28),
    .I2(w_4colors_mode),
    .I3(n690_15) 
);
defparam n690_s6.INIT=16'hF400;
  LUT4 n511_s5 (
    .F(n511_10),
    .I0(reg_screen_mode[2]),
    .I1(w_next_0_7),
    .I2(w_sprite_mode2_4),
    .I3(n317_10) 
);
defparam n511_s5.INIT=16'h004F;
  LUT3 n511_s6 (
    .F(n511_11),
    .I0(ff_next_vram3_3_11),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n511_s6.INIT=8'h07;
  LUT3 n1357_s5 (
    .F(n1357_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1357_s5.INIT=8'hAC;
  LUT3 n1358_s5 (
    .F(n1358_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1358_s5.INIT=8'hAC;
  LUT3 n1359_s5 (
    .F(n1359_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1359_s5.INIT=8'hAC;
  LUT3 n1360_s5 (
    .F(n1360_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1360_s5.INIT=8'hAC;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1361_s4.INIT=8'hAC;
  LUT3 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1362_s4.INIT=8'hAC;
  LUT3 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1363_s4.INIT=8'hAC;
  LUT3 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1364_s4.INIT=8'hAC;
  LUT2 n1365_s4 (
    .F(n1365_7),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram1[5]) 
);
defparam n1365_s4.INIT=4'h4;
  LUT3 n1373_s5 (
    .F(n1373_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1373_s5.INIT=8'hAC;
  LUT3 n1374_s5 (
    .F(n1374_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1374_s5.INIT=8'hAC;
  LUT3 n1375_s5 (
    .F(n1375_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1375_s5.INIT=8'hAC;
  LUT3 n1376_s5 (
    .F(n1376_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1376_s5.INIT=8'hAC;
  LUT3 n1386_s4 (
    .F(n1386_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1386_s4.INIT=8'hAC;
  LUT2 n1389_s5 (
    .F(n1389_8),
    .I0(ff_next_vram5[4]),
    .I1(n772_38) 
);
defparam n1389_s5.INIT=4'h8;
  LUT3 n1389_s6 (
    .F(n1389_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1389_s6.INIT=8'hAC;
  LUT3 n1390_s6 (
    .F(n1390_9),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1390_s6.INIT=8'hAC;
  LUT3 n1391_s5 (
    .F(n1391_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1391_s5.INIT=8'hAC;
  LUT3 n1392_s5 (
    .F(n1392_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1392_s5.INIT=8'hAC;
  LUT3 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1394_s4.INIT=8'hAC;
  LUT3 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1395_s4.INIT=8'hAC;
  LUT4 n776_s24 (
    .F(n776_28),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[0]),
    .I2(n776_30),
    .I3(reg_screen_mode[3]) 
);
defparam n776_s24.INIT=16'h453F;
  LUT3 n776_s25 (
    .F(n776_29),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n776_s25.INIT=8'h35;
  LUT3 n777_s21 (
    .F(n777_25),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n777_s21.INIT=8'h35;
  LUT3 n1341_s25 (
    .F(n1341_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1341_s25.INIT=8'hAC;
  LUT3 n1342_s25 (
    .F(n1342_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1342_s25.INIT=8'hAC;
  LUT2 n706_s10 (
    .F(n706_15),
    .I0(n772_38),
    .I1(ff_pos_x[0]) 
);
defparam n706_s10.INIT=4'h4;
  LUT3 n705_s7 (
    .F(n705_12),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n772_38) 
);
defparam n705_s7.INIT=8'hAC;
  LUT4 n705_s8 (
    .F(n705_13),
    .I0(n772_38),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n804_28) 
);
defparam n705_s8.INIT=16'h0FBB;
  LUT3 n704_s8 (
    .F(n704_13),
    .I0(n776_25),
    .I1(ff_pos_x[2]),
    .I2(n704_16) 
);
defparam n704_s8.INIT=8'h07;
  LUT2 n703_s8 (
    .F(n703_13),
    .I0(w_pos_x[4]),
    .I1(n1705_105) 
);
defparam n703_s8.INIT=4'h8;
  LUT4 n703_s9 (
    .F(n703_14),
    .I0(ff_next_vram3_7_11),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(n776_25) 
);
defparam n703_s9.INIT=16'h0777;
  LUT2 n702_s7 (
    .F(n702_12),
    .I0(w_pos_x[5]),
    .I1(n1705_105) 
);
defparam n702_s7.INIT=4'h8;
  LUT2 n701_s5 (
    .F(n701_10),
    .I0(w_pos_x[6]),
    .I1(n1705_105) 
);
defparam n701_s5.INIT=4'h8;
  LUT4 n701_s6 (
    .F(n701_11),
    .I0(ff_next_vram3_7_11),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(n776_25) 
);
defparam n701_s6.INIT=16'h0777;
  LUT2 n700_s7 (
    .F(n700_12),
    .I0(w_pos_x[7]),
    .I1(n1705_105) 
);
defparam n700_s7.INIT=4'h8;
  LUT4 n700_s8 (
    .F(n700_13),
    .I0(ff_next_vram3_7_11),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(n776_25) 
);
defparam n700_s8.INIT=16'h0777;
  LUT4 n699_s7 (
    .F(n699_12),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(n776_25),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram3_7_11) 
);
defparam n699_s7.INIT=16'h0777;
  LUT4 n698_s7 (
    .F(n698_12),
    .I0(w_pattern_name_t1[8]),
    .I1(n776_25),
    .I2(w_pattern_name_t2[8]),
    .I3(ff_next_vram3_7_11) 
);
defparam n698_s7.INIT=16'h0777;
  LUT4 n697_s8 (
    .F(n697_13),
    .I0(w_pattern_name_t1[9]),
    .I1(n776_25),
    .I2(w_pattern_name_t2[9]),
    .I3(ff_next_vram3_7_11) 
);
defparam n697_s8.INIT=16'h0777;
  LUT3 n696_s8 (
    .F(n696_13),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(ff_next_vram6_7_9) 
);
defparam n696_s8.INIT=8'h80;
  LUT4 n695_s9 (
    .F(n695_14),
    .I0(n694_15),
    .I1(ff_next_vram6_7_9),
    .I2(n695_15),
    .I3(n695_18) 
);
defparam n695_s9.INIT=16'h0007;
  LUT4 n694_s9 (
    .F(n694_14),
    .I0(w_pattern_name_t1[12]),
    .I1(n776_25),
    .I2(w_pattern_name_t2[12]),
    .I3(ff_next_vram3_7_11) 
);
defparam n694_s9.INIT=16'h0777;
  LUT2 n694_s10 (
    .F(n694_15),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n694_s10.INIT=4'h8;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(n692_12),
    .I1(ff_next_vram6_7_9),
    .I2(n693_12),
    .I3(n693_15) 
);
defparam n693_s6.INIT=16'h0007;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(n691_15),
    .I1(ff_next_vram6_7_9),
    .I2(n692_13),
    .I3(n692_18) 
);
defparam n692_s6.INIT=16'h0007;
  LUT2 n692_s7 (
    .F(n692_12),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n692_s7.INIT=4'h8;
  LUT4 n691_s9 (
    .F(n691_14),
    .I0(n690_9),
    .I1(w_pattern_name_t1[15]),
    .I2(n776_28),
    .I3(n772_38) 
);
defparam n691_s9.INIT=16'h5FF3;
  LUT2 n691_s10 (
    .F(n691_15),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n691_s10.INIT=4'h8;
  LUT2 n776_s26 (
    .F(n776_30),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]) 
);
defparam n776_s26.INIT=4'h1;
  LUT2 n695_s10 (
    .F(n695_15),
    .I0(w_pattern_name_t1[11]),
    .I1(n776_25) 
);
defparam n695_s10.INIT=4'h8;
  LUT2 n693_s7 (
    .F(n693_12),
    .I0(w_pattern_name_t1[13]),
    .I1(n776_25) 
);
defparam n693_s7.INIT=4'h8;
  LUT2 n692_s8 (
    .F(n692_13),
    .I0(w_pattern_name_t1[14]),
    .I1(n776_25) 
);
defparam n692_s8.INIT=4'h8;
  LUT4 n702_s10 (
    .F(n702_16),
    .I0(ff_next_vram3_7_11),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(n776_25) 
);
defparam n702_s10.INIT=16'h0777;
  LUT4 ff_next_vram3_3_s6 (
    .F(ff_next_vram3_3_11),
    .I0(n772_35),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram3_3_s6.INIT=16'h5400;
  LUT4 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_10),
    .I0(ff_next_vram4_3_7),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n440_8) 
);
defparam ff_next_vram4_3_s5.INIT=16'h0200;
  LUT4 n1361_s5 (
    .F(n1361_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1361_s5.INIT=16'hAC00;
  LUT4 n1362_s5 (
    .F(n1362_9),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1362_s5.INIT=16'hAC00;
  LUT4 n1363_s5 (
    .F(n1363_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1363_s5.INIT=16'hAC00;
  LUT4 n1364_s5 (
    .F(n1364_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram3_7_11) 
);
defparam n1364_s5.INIT=16'hAC00;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n178_s4.INIT=16'h8000;
  LUT3 n691_s11 (
    .F(n691_17),
    .I0(n701_9),
    .I1(reg_pattern_name_table_base[14]),
    .I2(w_pixel_pos_y_Z[7]) 
);
defparam n691_s11.INIT=8'h80;
  LUT3 n692_s10 (
    .F(n692_16),
    .I0(n701_9),
    .I1(reg_pattern_name_table_base[13]),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n692_s10.INIT=8'h80;
  LUT4 n772_s29 (
    .F(n772_38),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(ff_next_vram3_7_9) 
);
defparam n772_s29.INIT=16'h008F;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n1342_s26 (
    .F(n1342_31),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[0]),
    .I3(n772_38) 
);
defparam n1342_s26.INIT=16'hACCC;
  LUT4 n1341_s26 (
    .F(n1341_31),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[0]),
    .I3(n772_38) 
);
defparam n1341_s26.INIT=16'hACCC;
  LUT4 n1389_s7 (
    .F(n1389_11),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[4]),
    .I3(n772_38) 
);
defparam n1389_s7.INIT=16'hACCC;
  LUT4 n779_s22 (
    .F(n779_27),
    .I0(n776_25),
    .I1(n776_26),
    .I2(n755_9),
    .I3(n779_23) 
);
defparam n779_s22.INIT=16'hF100;
  LUT4 n778_s22 (
    .F(n778_27),
    .I0(n776_25),
    .I1(n776_26),
    .I2(n754_9),
    .I3(n778_23) 
);
defparam n778_s22.INIT=16'hF100;
  LUT4 n777_s22 (
    .F(n777_27),
    .I0(n776_25),
    .I1(n776_26),
    .I2(n753_9),
    .I3(n777_23) 
);
defparam n777_s22.INIT=16'hF100;
  LUT4 n776_s27 (
    .F(n776_32),
    .I0(n776_25),
    .I1(n776_26),
    .I2(n752_9),
    .I3(n776_24) 
);
defparam n776_s27.INIT=16'hF100;
  LUT4 n694_s11 (
    .F(n694_17),
    .I0(reg_pattern_generator_table_base[12]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n694_s11.INIT=16'h0200;
  LUT4 n1349_s7 (
    .F(n1349_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1390_6) 
);
defparam n1349_s7.INIT=16'hBF00;
  LUT4 n1345_s8 (
    .F(n1345_12),
    .I0(n1390_6),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1345_s8.INIT=16'h2000;
  LUT4 n692_s11 (
    .F(n692_18),
    .I0(w_pattern_name_t2[14]),
    .I1(n354_13),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n692_s11.INIT=16'h0800;
  LUT4 n693_s9 (
    .F(n693_15),
    .I0(w_pattern_name_t2[13]),
    .I1(n354_13),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n693_s9.INIT=16'h0800;
  LUT4 n695_s12 (
    .F(n695_18),
    .I0(w_pattern_name_t2[11]),
    .I1(n354_13),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n695_s12.INIT=16'h0800;
  LUT4 n704_s10 (
    .F(n704_16),
    .I0(ff_pos_x[1]),
    .I1(n354_13),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n704_s10.INIT=16'h0800;
  LUT4 n696_s9 (
    .F(n696_15),
    .I0(w_pattern_name_t2[10]),
    .I1(n354_13),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n696_s9.INIT=16'h0800;
  LUT3 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_11),
    .I0(n354_13),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam ff_next_vram3_7_s6.INIT=8'h20;
  LUT4 n772_s30 (
    .F(n772_40),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n354_13),
    .I3(n772_36) 
);
defparam n772_s30.INIT=16'h00BF;
  LUT4 n804_s23 (
    .F(n804_30),
    .I0(n804_27),
    .I1(w_vram_interleave),
    .I2(w_4colors_mode_5),
    .I3(n776_25) 
);
defparam n804_s23.INIT=16'h0001;
  LUT4 n703_s11 (
    .F(n703_17),
    .I0(w_pos_x[3]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam n703_s11.INIT=16'h0200;
  LUT4 n697_s9 (
    .F(n697_15),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam n697_s9.INIT=16'h0200;
  LUT4 n702_s11 (
    .F(n702_18),
    .I0(w_pos_x[4]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam n702_s11.INIT=16'h0200;
  LUT4 n511_s7 (
    .F(n511_13),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1449_11) 
);
defparam n511_s7.INIT=16'h8000;
  LUT3 n1352_s6 (
    .F(n1352_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[0]) 
);
defparam n1352_s6.INIT=8'h70;
  LUT3 n1351_s6 (
    .F(n1351_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[1]) 
);
defparam n1351_s6.INIT=8'h70;
  LUT4 n1350_s6 (
    .F(n1350_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[2]) 
);
defparam n1350_s6.INIT=16'h0700;
  LUT4 n1349_s8 (
    .F(n1349_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[3]) 
);
defparam n1349_s8.INIT=16'h0700;
  LUT4 n1348_s6 (
    .F(n1348_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[4]),
    .I3(w_next_0_9) 
);
defparam n1348_s6.INIT=16'h7000;
  LUT4 n1347_s6 (
    .F(n1347_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[5]),
    .I3(w_next_0_9) 
);
defparam n1347_s6.INIT=16'h7000;
  LUT4 n1346_s6 (
    .F(n1346_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[6]),
    .I3(w_next_0_9) 
);
defparam n1346_s6.INIT=16'h7000;
  LUT4 n1345_s9 (
    .F(n1345_14),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[7]),
    .I3(w_next_0_9) 
);
defparam n1345_s9.INIT=16'h7000;
  LUT4 n1392_s6 (
    .F(n1392_10),
    .I0(n1392_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1392_s6.INIT=16'hACCC;
  LUT4 n1391_s6 (
    .F(n1391_10),
    .I0(n1391_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1391_s6.INIT=16'hACCC;
  LUT4 n1390_s7 (
    .F(n1390_11),
    .I0(n1390_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1350_10) 
);
defparam n1390_s7.INIT=16'hFF80;
  LUT4 n690_s9 (
    .F(n690_15),
    .I0(reg_pattern_name_table_base[16]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n690_s9.INIT=16'h0002;
  LUT4 n706_s12 (
    .F(n706_18),
    .I0(n1709_105),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n706_s12.INIT=16'h0001;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_8),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n700_s9 (
    .F(n700_15),
    .I0(reg_color_table_base[6]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n700_s9.INIT=16'h2000;
  LUT4 n706_s13 (
    .F(n706_20),
    .I0(ff_next_vram0[3]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n706_s13.INIT=16'h2000;
  LUT4 n696_s10 (
    .F(n696_17),
    .I0(reg_color_table_base[10]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n696_s10.INIT=16'h2000;
  LUT4 n697_s10 (
    .F(n697_17),
    .I0(reg_color_table_base[9]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n697_s10.INIT=16'h2000;
  LUT4 n698_s8 (
    .F(n698_14),
    .I0(reg_color_table_base[8]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n698_s8.INIT=16'h2000;
  LUT4 n699_s8 (
    .F(n699_14),
    .I0(reg_color_table_base[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n699_s8.INIT=16'h2000;
  LUT4 n705_s9 (
    .F(n705_15),
    .I0(n772_36),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n705_s9.INIT=16'h2000;
  LUT4 n182_s5 (
    .F(n182_11),
    .I0(n182_8),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s5.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT2 n690_s10 (
    .F(n690_17),
    .I0(n690_18),
    .I1(reg_pattern_name_table_base[15]) 
);
defparam n690_s10.INIT=4'h4;
  LUT4 n690_s11 (
    .F(n690_18),
    .I0(GND),
    .I1(w_pixel_pos_x_Z[8]),
    .I2(w_pos_x_7_4),
    .I3(reg_scroll_planes) 
);
defparam n690_s11.INIT=16'h9600;
  LUT4 n138_s5 (
    .F(n138_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(n317_10),
    .I3(ff_screen_h_in_active_10) 
);
defparam n138_s5.INIT=16'h0045;
  LUT4 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_15),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n354_13),
    .I3(n182_8) 
);
defparam ff_screen_h_in_active_s9.INIT=16'h7000;
  LUT4 n1627_s3 (
    .F(n1627_7),
    .I0(n354_13),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_4colors_mode_5) 
);
defparam n1627_s3.INIT=16'h00DF;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n511_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n706_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n772_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n773_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n774_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n775_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n776_32),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n777_27),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n778_27),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n779_27),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n983_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n987_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n988_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n989_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n990_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n975_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n976_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n977_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n978_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n979_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n980_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n981_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n982_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n804_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n805_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n806_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n807_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n808_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n809_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n810_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n811_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n991_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n995_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n996_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n997_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n998_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n967_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n968_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n969_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n970_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n971_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n972_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n973_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n974_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n999_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1000_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1001_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1002_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1003_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1345_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1346_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1347_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1348_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1349_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1351_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1352_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1355_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1356_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1357_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1359_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1360_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1362_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1363_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1364_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1365_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1375_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1376_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1379_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1380_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1381_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1387_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1388_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1389_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1390_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1391_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1392_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1394_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1395_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1396_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1397_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1337_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1338_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1339_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1340_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1341_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1342_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1343_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1344_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1659_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1660_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1661_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1662_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  MUX2_LUT5 n748_s5 (
    .O(n748_9),
    .I0(n748_6),
    .I1(n748_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n749_s5 (
    .O(n749_9),
    .I0(n749_6),
    .I1(n749_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n750_s5 (
    .O(n750_9),
    .I0(n750_6),
    .I1(n750_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n751_s5 (
    .O(n751_9),
    .I0(n751_6),
    .I1(n751_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n752_s5 (
    .O(n752_9),
    .I0(n752_6),
    .I1(n752_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n753_s5 (
    .O(n753_9),
    .I0(n753_6),
    .I1(n753_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n754_s5 (
    .O(n754_9),
    .I0(n754_6),
    .I1(n754_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n755_s5 (
    .O(n755_9),
    .I0(n755_6),
    .I1(n755_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n995_s11 (
    .O(n995_14),
    .I0(n995_16),
    .I1(n768_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n996_s11 (
    .O(n996_14),
    .I0(n996_16),
    .I1(n769_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n997_s11 (
    .O(n997_14),
    .I0(n997_16),
    .I1(n770_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n998_s11 (
    .O(n998_14),
    .I0(n998_16),
    .I1(n771_4),
    .S0(n998_17) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n878_17,
  w_screen_v_active,
  ff_screen_h_active,
  reg_212lines_mode,
  n240_4,
  w_sprite_mode2,
  n1449_11,
  n354_13,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_7,
  n88_9,
  n317_10,
  n440_8,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n878_17;
input w_screen_v_active;
input ff_screen_h_active;
input reg_212lines_mode;
input n240_4;
input w_sprite_mode2;
input n1449_11;
input n354_13;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
input [3:2] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_7;
output n88_9;
output n317_10;
output n440_8;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n78_7;
wire n317_7;
wire n440_6;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n320_8;
wire n88_7;
wire n88_8;
wire n79_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire n320_10;
wire n438_7;
wire n77_10;
wire n79_10;
wire ff_selected_count_3_10;
wire n77_12;
wire n80_9;
wire n81_9;
wire n88_11;
wire n322_9;
wire n438_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT3 n440_s1 (
    .F(n440_4),
    .I0(n440_8),
    .I1(ff_vram_valid_9),
    .I2(n440_6) 
);
defparam n440_s1.INIT=8'h80;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_10),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_8),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(w_selected_count[2]),
    .I1(n320_8),
    .I2(w_selected_count[3]),
    .I3(n317_7) 
);
defparam n319_s2.INIT=16'h7800;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_selected_count_3_10),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(ff_current_plane_num[2]),
    .I1(n79_8),
    .I2(n88_7),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=16'h0708;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(n317_10) 
);
defparam n317_s2.INIT=8'h01;
  LUT3 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n440_s3.INIT=8'h40;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_select_finish_10),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h9000;
  LUT3 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n240_4),
    .I1(n88_8),
    .I2(ff_selected_en_8) 
);
defparam ff_selected_en_s4.INIT=8'h80;
  LUT2 n320_s3 (
    .F(n320_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n320_s3.INIT=4'h8;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT2 n79_s3 (
    .F(n79_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]) 
);
defparam n79_s3.INIT=4'h8;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(ff_y[7]),
    .I3(n240_4) 
);
defparam ff_select_finish_s6.INIT=16'h4000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[4]),
    .I1(reg_sprite_magify),
    .I2(ff_selected_en_9),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s5.INIT=16'h0D00;
  LUT4 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s4.INIT=16'h0001;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(reg_sprite_magify),
    .I1(w_offset_y[3]),
    .I2(w_offset_y[4]),
    .I3(reg_sprite_16x16) 
);
defparam ff_selected_en_s6.INIT=16'h00F4;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 n320_s4 (
    .F(n320_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n317_7) 
);
defparam n320_s4.INIT=16'h6A00;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(n1449_11) 
);
defparam n438_s3.INIT=16'h4000;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_current_plane_num[3]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n77_s4.INIT=16'h8000;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(n88_7),
    .I1(ff_current_plane_num[2]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n79_s4.INIT=16'h1444;
  LUT3 n317_s4 (
    .F(n317_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n354_13) 
);
defparam n317_s4.INIT=8'h70;
  LUT4 ff_selected_count_3_s6 (
    .F(ff_selected_count_3_10),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s6.INIT=16'h0004;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n440_s4.INIT=16'h0008;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s5 (
    .F(n77_12),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(ff_current_plane_num[4]),
    .I3(n77_10) 
);
defparam n77_s5.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_9) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n88_s5 (
    .F(n88_11),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(n88_8),
    .I3(n438_7) 
);
defparam n88_s5.INIT=16'hF400;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_17),
    .I3(n317_10) 
);
defparam n322_s3.INIT=16'h0001;
  LUT4 n438_s4 (
    .F(n438_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n438_7) 
);
defparam n438_s4.INIT=16'h8000;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_10),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_12),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  n878_17,
  w_selected_en,
  ff_vram_valid_9,
  reg_sprite_16x16,
  ff_vram_valid_7,
  n538_6,
  n88_9,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_5,
  n1245_6,
  n1245_7,
  n1449_11,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input n878_17;
input w_selected_en;
input ff_vram_valid_9;
input reg_sprite_16x16;
input ff_vram_valid_7;
input n538_6;
input n88_9;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_5;
output n1245_6;
output n1245_7;
output n1449_11;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1449_9;
wire n1448_8;
wire ff_active_12;
wire ff_active_13;
wire ff_active_14;
wire ff_current_plane_2_14;
wire n1473_9;
wire n1280_10;
wire ff_vram_address_16_8;
wire n1427_11;
wire n1424_12;
wire ff_current_plane_2_19;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_3 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_27 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_29 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_3 ),
    .I1(\ff_selected_ram[0]_ER_init_28 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_2 ),
    .I0(\ff_selected_ram[0]_ER_init_29 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_27 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(ff_active),
    .I1(n1449_11),
    .I2(n1449_9) 
);
defparam n1449_s2.INIT=8'h08;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_14) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_14) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(ff_vram_valid_7),
    .I1(n1245_5),
    .I2(n1245_6),
    .I3(n1245_7) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(ff_active_10),
    .I1(ff_active_9),
    .I2(w_selected_en),
    .I3(ff_vram_valid_7) 
);
defparam ff_current_plane_2_s7.INIT=16'h0BBB;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(ff_active),
    .I3(n538_6) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_12),
    .I1(ff_active_13),
    .I2(w_selected_count[3]),
    .I3(n1424_9) 
);
defparam ff_active_s5.INIT=16'h4004;
  LUT2 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_active_14),
    .I1(n1245_4) 
);
defparam ff_active_s6.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h7F80;
  LUT4 n1449_s4 (
    .F(n1449_9),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s4.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n1449_11) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT2 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z_13),
    .I1(ff_state_1_7) 
);
defparam n1245_s2.INIT=4'h4;
  LUT3 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z_7),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_9) 
);
defparam n1245_s3.INIT=8'h40;
  LUT3 n1245_s4 (
    .F(n1245_7),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n1245_s4.INIT=8'h80;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_active_s8.INIT=16'h7887;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s9.INIT=16'h0001;
  LUT3 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_14),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s8.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT4 n1449_s5 (
    .F(n1449_11),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n1449_s5.INIT=16'h0001;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_14) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 n1427_s5 (
    .F(n1427_11),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1427_s5.INIT=16'hC500;
  LUT4 n1424_s6 (
    .F(n1424_12),
    .I0(n1424_9),
    .I1(ff_current_plane[3]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1424_s6.INIT=16'hCA00;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_19),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s10.INIT=16'hBAFF;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_3 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFC ff_current_plane_0_s5 (
    .Q(ff_current_plane[0]),
    .D(n1427_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s5.INIT=1'b0;
  DFFP ff_current_plane_3_s5 (
    .Q(ff_current_plane[3]),
    .D(n1424_12),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s5.INIT=1'b1;
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 ,\ff_selected_ram[0]_ER_26 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_27 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_29 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n6_8,
  n1245_7,
  ff_active_d1,
  n240_4,
  n1057_13,
  ff_border_detect_14,
  reg_sprite_16x16,
  ff_vram_valid_7,
  reg_color0_opaque,
  n962_37,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n878_18,
  n538_6,
  n1177_9,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n6_8;
input n1245_7;
input ff_active_d1;
input n240_4;
input n1057_13;
input ff_border_detect_14;
input reg_sprite_16x16;
input ff_vram_valid_7;
input reg_color0_opaque;
input n962_37;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [2:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n878_18;
output n538_6;
output n1177_9;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire ff_pre_pixel_color_en_8;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1157_7;
wire n1156_7;
wire n1155_7;
wire n1154_7;
wire n1153_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1147_7;
wire n1146_7;
wire n1145_8;
wire n1144_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n891_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1152_8;
wire n1143_8;
wire n890_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire n1009_11;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_12;
wire n1009_13;
wire n1009_14;
wire n538_8;
wire n890_10;
wire n1150_10;
wire n1152_10;
wire n1141_12;
wire n1139_9;
wire n1143_10;
wire n733_7;
wire n538_10;
wire n215_7;
wire n223_8;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n765_6;
wire n570_6;
wire n279_6;
wire n287_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_10;
wire n892_10;
wire ff_current_plane_3_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n878_s14.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'hCA00;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(ff_pixel_color_en_10),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1177_9) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1177_9) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT2 n1157_s2 (
    .F(n1157_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s2.INIT=4'h4;
  LUT2 n1156_s2 (
    .F(n1156_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s2.INIT=4'h4;
  LUT2 n1155_s2 (
    .F(n1155_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s2.INIT=4'h4;
  LUT2 n1154_s2 (
    .F(n1154_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_sprite_collision_7) 
);
defparam n1154_s2.INIT=4'h1;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1151_s2 (
    .F(n1151_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1152_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=16'h0708;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_10) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_10) 
);
defparam n1149_s2.INIT=8'h40;
  LUT2 n1147_s2 (
    .F(n1147_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[4]) 
);
defparam n1147_s2.INIT=4'h4;
  LUT2 n1146_s2 (
    .F(n1146_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[5]) 
);
defparam n1146_s2.INIT=4'h4;
  LUT2 n1145_s3 (
    .F(n1145_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(ff_sprite_collision_7) 
);
defparam n1145_s3.INIT=4'h1;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1144_s2.INIT=8'h41;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(n1143_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s2.INIT=16'h0B04;
  LUT3 n1141_s2 (
    .F(n1141_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[10]),
    .I2(n1141_12) 
);
defparam n1141_s2.INIT=8'h14;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(ff_current_plane[2]),
    .I1(n890_8),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n889_s2.INIT=16'h0708;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n6_8),
    .I3(n1245_7) 
);
defparam n878_s15.INIT=16'h8000;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_8) 
);
defparam n1009_s1.INIT=8'hAC;
  LUT3 n1009_s2 (
    .F(n1009_5),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_8) 
);
defparam n1009_s2.INIT=8'hAC;
  LUT3 n1009_s3 (
    .F(n1009_6),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s3.INIT=8'hCA;
  LUT3 n1009_s4 (
    .F(n1009_7),
    .I0(n1009_9),
    .I1(n1009_10),
    .I2(n1009_11) 
);
defparam n1009_s4.INIT=8'h10;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT4 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(n1057_13),
    .I3(ff_border_detect_14) 
);
defparam ff_sprite_collision_s4.INIT=16'h4000;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(ff_sprite_collision_9),
    .I1(ff_pre_pixel_color[0]),
    .I2(n240_4),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=16'h0D00;
  LUT2 n1152_s3 (
    .F(n1152_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s3.INIT=4'h8;
  LUT2 n1143_s3 (
    .F(n1143_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s3.INIT=4'h1;
  LUT2 n890_s3 (
    .F(n890_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n890_s3.INIT=4'h8;
  LUT3 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s5.INIT=8'hCA;
  LUT4 n1009_s6 (
    .F(n1009_9),
    .I0(n1009_12),
    .I1(n1009_13),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s6.INIT=16'hF53F;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(reg_sprite_magify),
    .I1(w_offset_x[3]),
    .I2(w_offset_x[4]),
    .I3(reg_sprite_16x16) 
);
defparam n1009_s7.INIT=16'h00F4;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(n1009_14),
    .I1(ff_active),
    .I2(ff_vram_valid_7),
    .I3(n923_2) 
);
defparam n1009_s8.INIT=16'h4000;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s6.INIT=16'h0001;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_sprite_collision),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=4'h4;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s9.INIT=16'h0001;
  LUT4 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s10.INIT=16'h8000;
  LUT2 n1009_s11 (
    .F(n1009_14),
    .I0(reg_sprite_magify),
    .I1(w_offset_x[4]) 
);
defparam n1009_s11.INIT=4'h4;
  LUT4 n1177_s3 (
    .F(n1177_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n962_37),
    .I3(ff_border_detect_14) 
);
defparam n1177_s3.INIT=16'hEFFF;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n890_s4 (
    .F(n890_10),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n890_s4.INIT=16'h1444;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT4 n1152_s4 (
    .F(n1152_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s4.INIT=16'h1444;
  LUT4 n1141_s5 (
    .F(n1141_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s5.INIT=16'hE000;
  LUT4 n1139_s3 (
    .F(n1139_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n6_8) 
);
defparam n1139_s3.INIT=16'h5400;
  LUT4 n1143_s4 (
    .F(n1143_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=16'h1114;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n538_s5 (
    .F(n538_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s5.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s4.INIT=16'h8000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n287_s3.INIT=16'h2000;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n240_4) 
);
defparam ff_pixel_color_en_s4.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_8),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_v_active,
  reg_212lines_mode,
  n240_4,
  n354_13,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n6_8,
  n1057_13,
  ff_border_detect_14,
  reg_color0_opaque,
  n962_37,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  ff_vram_valid,
  n317_10,
  n440_8,
  w_ic_vram_valid,
  n1245_5,
  n1245_6,
  n1449_11,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_v_active;
input reg_212lines_mode;
input n240_4;
input n354_13;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n6_8;
input n1057_13;
input ff_border_detect_14;
input reg_color0_opaque;
input n962_37;
input [4:0] reg_screen_mode;
input [13:0] w_screen_pos_x_Z;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [2:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output ff_vram_valid;
output n317_10;
output n440_8;
output w_ic_vram_valid;
output n1245_5;
output n1245_6;
output n1449_11;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_sprite_mode2;
wire n40_7;
wire ff_screen_h_active_10;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire n88_9;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n1245_7;
wire n878_17;
wire n878_18;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT3 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n40_s2.INIT=8'hEF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_10),
    .I0(n878_17),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(n878_18) 
);
defparam ff_screen_h_active_s4.INIT=16'hABAA;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_10),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_17(n878_17),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_4(n240_4),
    .w_sprite_mode2(w_sprite_mode2),
    .n1449_11(n1449_11),
    .n354_13(n354_13),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode(reg_screen_mode[3:2]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n88_9(n88_9),
    .n317_10(n317_10),
    .n440_8(n440_8),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .n878_17(n878_17),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_9(ff_vram_valid_9),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n538_6(n538_6),
    .n88_9(n88_9),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_5(n1245_5),
    .n1245_6(n1245_6),
    .n1245_7(n1245_7),
    .n1449_11(n1449_11),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n6_8(n6_8),
    .n1245_7(n1245_7),
    .ff_active_d1(ff_active_d1),
    .n240_4(n240_4),
    .n1057_13(n1057_13),
    .ff_border_detect_14(ff_border_detect_14),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .reg_color0_opaque(reg_color0_opaque),
    .n962_37(n962_37),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[2:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n878_18(n878_18),
    .n538_6(n538_6),
    .n1177_9(n1177_9),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  ff_vs_7,
  n62_8,
  n103_10,
  reg_interlace_mode,
  w_next_0_9,
  w_4colors_mode,
  n6_8,
  reg_display_on,
  n1705_105,
  n354_13,
  reg_left_mask,
  w_4colors_mode_5,
  w_next_0_7,
  w_next_0_6,
  n1709_105,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n240_4,
  ff_reset_n2_1,
  n1057_13,
  ff_border_detect_14,
  reg_color0_opaque,
  n962_37,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  n1627_7,
  w_sprite_mode2_4,
  ff_vram_valid,
  n317_10,
  w_ic_vram_valid,
  n1449_11,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input ff_vs_7;
input n62_8;
input n103_10;
input reg_interlace_mode;
input w_next_0_9;
input w_4colors_mode;
input n6_8;
input reg_display_on;
input n1705_105;
input n354_13;
input reg_left_mask;
input w_4colors_mode_5;
input w_next_0_7;
input w_next_0_6;
input n1709_105;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n240_4;
input ff_reset_n2_1;
input n1057_13;
input ff_border_detect_14;
input reg_color0_opaque;
input n962_37;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [2:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output n1627_7;
output w_sprite_mode2_4;
output ff_vram_valid;
output n317_10;
output w_ic_vram_valid;
output n1449_11;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [9:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire n440_8;
wire n1245_5;
wire n1245_6;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_vs_7(ff_vs_7),
    .n62_8(n62_8),
    .n103_10(n103_10),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_next_0_9(w_next_0_9),
    .w_4colors_mode(w_4colors_mode),
    .n440_8(n440_8),
    .n1449_11(n1449_11),
    .n317_10(n317_10),
    .w_screen_v_active(w_screen_v_active),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .n1705_105(n1705_105),
    .n354_13(n354_13),
    .n1245_6(n1245_6),
    .n1245_5(n1245_5),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .ff_interleaving_page(ff_interleaving_page),
    .ff_field(ff_field),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_next_0_7(w_next_0_7),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_next_0_6(w_next_0_6),
    .n1709_105(n1709_105),
    .reg_scroll_planes(reg_scroll_planes),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_state_1_7(ff_state_1_7),
    .n1627_7(n1627_7),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_v_active(w_screen_v_active),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_4(n240_4),
    .n354_13(n354_13),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n6_8(n6_8),
    .n1057_13(n1057_13),
    .ff_border_detect_14(ff_border_detect_14),
    .reg_color0_opaque(reg_color0_opaque),
    .n962_37(n962_37),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[2:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n317_10(n317_10),
    .n440_8(n440_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_5(n1245_5),
    .n1245_6(n1245_6),
    .n1449_11(n1449_11),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  w_command_vram_rdata_en,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  n355_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  n5284_7,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_start;
input w_command_vram_rdata_en;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input n355_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output n5284_7;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_address_16_12;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_address_16_14;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5851_12;
wire n5852_10;
wire n5852_11;
wire n5853_10;
wire n5853_11;
wire n5854_10;
wire n5854_11;
wire n5855_10;
wire n5855_11;
wire n5856_10;
wire n5856_11;
wire n5857_10;
wire n5858_10;
wire n5858_11;
wire n5859_10;
wire n5860_10;
wire n5861_10;
wire n5861_11;
wire n5862_10;
wire n5863_10;
wire n5863_11;
wire n5864_10;
wire n5864_11;
wire n5865_10;
wire n5865_11;
wire n5866_5;
wire n5867_5;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5872_5;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5878_5;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5881_5;
wire n5882_5;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5890_5;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5896_5;
wire n5897_5;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_flush_state_2_9;
wire n6693_11;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_12;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_11;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_11;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_11;
wire ff_cache0_data_7_12;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_11;
wire ff_cache1_data_31_12;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_12;
wire ff_cache3_data_31_11;
wire ff_cache3_data_31_12;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6411_10;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6693_14;
wire n6693_15;
wire n5850_11;
wire n5850_12;
wire n5643_9;
wire n5625_9;
wire n5851_13;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5851_17;
wire n5852_12;
wire n5852_13;
wire n5852_14;
wire n5852_15;
wire n5853_12;
wire n5853_13;
wire n5853_14;
wire n5853_15;
wire n5854_12;
wire n5855_12;
wire n5855_13;
wire n5855_14;
wire n5855_15;
wire n5856_12;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5857_11;
wire n5858_12;
wire n5858_13;
wire n5858_14;
wire n5858_15;
wire n5859_11;
wire n5860_11;
wire n5861_12;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5862_11;
wire n5863_12;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5864_12;
wire n5864_13;
wire n5864_14;
wire n5864_15;
wire n5865_12;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5866_7;
wire n5866_9;
wire n5866_10;
wire n5867_6;
wire n5867_7;
wire n5867_8;
wire n5868_7;
wire n5868_8;
wire n5868_10;
wire n5868_11;
wire n5869_7;
wire n5869_8;
wire n5869_10;
wire n5869_11;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5871_8;
wire n5871_9;
wire n5871_10;
wire n5872_7;
wire n5872_8;
wire n5872_9;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5873_12;
wire n5874_7;
wire n5874_8;
wire n5874_9;
wire n5875_8;
wire n5875_9;
wire n5875_10;
wire n5875_11;
wire n5875_12;
wire n5876_7;
wire n5876_8;
wire n5876_10;
wire n5876_11;
wire n5877_6;
wire n5877_7;
wire n5877_8;
wire n5878_6;
wire n5878_7;
wire n5878_8;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5880_6;
wire n5880_7;
wire n5880_8;
wire n5881_7;
wire n5881_8;
wire n5881_9;
wire n5882_7;
wire n5882_8;
wire n5882_9;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5883_12;
wire n5884_7;
wire n5884_8;
wire n5884_9;
wire n5885_8;
wire n5885_9;
wire n5885_10;
wire n5885_11;
wire n5885_12;
wire n5886_7;
wire n5886_8;
wire n5886_10;
wire n5887_7;
wire n5887_8;
wire n5887_9;
wire n5888_8;
wire n5888_9;
wire n5888_10;
wire n5888_11;
wire n5888_12;
wire n5889_7;
wire n5889_8;
wire n5889_9;
wire n5890_6;
wire n5890_7;
wire n5890_8;
wire n5891_7;
wire n5891_8;
wire n5891_10;
wire n5891_11;
wire n5892_8;
wire n5892_9;
wire n5892_10;
wire n5892_11;
wire n5892_12;
wire n5893_8;
wire n5893_9;
wire n5893_10;
wire n5894_8;
wire n5894_9;
wire n5894_10;
wire n5894_11;
wire n5894_12;
wire n5895_8;
wire n5896_7;
wire n5896_8;
wire n5896_9;
wire n5897_7;
wire n5897_8;
wire n5897_9;
wire n5898_13;
wire n5898_14;
wire n5898_15;
wire n5898_16;
wire n5899_13;
wire n5899_14;
wire n5900_13;
wire n5900_14;
wire n5901_13;
wire n5901_14;
wire ff_cache0_already_read_14;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache2_already_read_14;
wire ff_cache_vram_rdata_en_11;
wire n6693_16;
wire ff_vram_wdata_31_10;
wire ff_vram_wdata_31_11;
wire ff_cache0_address_15_14;
wire ff_cache1_address_16_12;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_12;
wire ff_cache2_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache3_address_16_13;
wire ff_cache3_address_16_15;
wire ff_cache3_data_31_13;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_16;
wire ff_cache3_data_mask_3_14;
wire ff_cache3_data_mask_3_15;
wire ff_vram_valid_11;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_17;
wire n6695_13;
wire n6695_14;
wire n5850_13;
wire n5850_14;
wire n5850_15;
wire n5850_16;
wire n5851_18;
wire n5851_19;
wire n5851_20;
wire n5852_16;
wire n5853_16;
wire n5854_13;
wire n5854_14;
wire n5854_15;
wire n5854_16;
wire n5855_16;
wire n5856_16;
wire n5857_12;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5858_16;
wire n5859_12;
wire n5859_13;
wire n5859_14;
wire n5859_15;
wire n5860_12;
wire n5860_13;
wire n5860_14;
wire n5860_15;
wire n5861_16;
wire n5862_12;
wire n5862_13;
wire n5862_14;
wire n5862_15;
wire n5863_16;
wire n5864_16;
wire n5865_16;
wire n5866_11;
wire n5866_13;
wire n5866_14;
wire n5866_15;
wire n5866_16;
wire n5867_9;
wire n5867_11;
wire n5867_12;
wire n5867_13;
wire n5867_14;
wire n5871_11;
wire n5871_12;
wire n5871_13;
wire n5871_14;
wire n5871_15;
wire n5871_16;
wire n5872_10;
wire n5872_11;
wire n5872_12;
wire n5872_13;
wire n5872_14;
wire n5872_15;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5874_13;
wire n5874_14;
wire n5874_15;
wire n5877_9;
wire n5877_11;
wire n5877_12;
wire n5877_13;
wire n5877_14;
wire n5878_10;
wire n5878_11;
wire n5878_12;
wire n5878_13;
wire n5878_14;
wire n5879_11;
wire n5879_12;
wire n5879_13;
wire n5879_14;
wire n5879_15;
wire n5880_9;
wire n5880_10;
wire n5880_12;
wire n5880_13;
wire n5880_14;
wire n5881_10;
wire n5881_11;
wire n5881_12;
wire n5881_13;
wire n5881_14;
wire n5881_15;
wire n5882_10;
wire n5882_11;
wire n5882_12;
wire n5882_13;
wire n5882_14;
wire n5882_15;
wire n5884_10;
wire n5884_11;
wire n5884_12;
wire n5884_13;
wire n5884_14;
wire n5884_15;
wire n5886_12;
wire n5886_14;
wire n5886_15;
wire n5886_16;
wire n5887_10;
wire n5887_11;
wire n5887_12;
wire n5887_13;
wire n5887_14;
wire n5887_15;
wire n5889_10;
wire n5889_11;
wire n5889_12;
wire n5889_13;
wire n5889_14;
wire n5889_15;
wire n5890_9;
wire n5890_10;
wire n5890_12;
wire n5890_13;
wire n5890_14;
wire n5893_11;
wire n5893_13;
wire n5893_14;
wire n5893_15;
wire n5895_9;
wire n5895_10;
wire n5895_11;
wire n5895_13;
wire n5895_14;
wire n5895_15;
wire n5896_10;
wire n5896_11;
wire n5896_12;
wire n5896_13;
wire n5896_14;
wire n5896_15;
wire n5897_10;
wire n5897_11;
wire n5897_12;
wire n5897_13;
wire n5897_14;
wire n5897_15;
wire n5898_19;
wire n5898_20;
wire n5898_21;
wire n5898_22;
wire n5899_15;
wire n5899_16;
wire n5899_17;
wire n5899_18;
wire n5900_15;
wire n5900_16;
wire n5900_17;
wire n5900_18;
wire n5901_15;
wire n5901_16;
wire n5901_17;
wire n5901_18;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire n6695_15;
wire n6695_16;
wire n6695_17;
wire n5851_21;
wire n5854_17;
wire n5857_16;
wire n5859_16;
wire n5860_16;
wire n5862_16;
wire n5879_16;
wire n5879_17;
wire n5880_15;
wire n5880_16;
wire n5890_15;
wire n5890_16;
wire n5895_16;
wire n5895_17;
wire ff_cache_vram_rdata_en_18;
wire ff_cache2_already_read_16;
wire ff_cache2_already_read_18;
wire ff_vram_wdata_31_14;
wire n6188_10;
wire ff_busy_12;
wire ff_vram_wdata_31_16;
wire ff_cache3_already_read_15;
wire ff_cache3_already_read_17;
wire n5895_20;
wire ff_cache0_address_15_16;
wire ff_cache0_address_15_18;
wire ff_cache0_already_read_16;
wire n5893_18;
wire ff_cache1_data_31_17;
wire ff_cache1_already_read_14;
wire n5895_22;
wire ff_cache1_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_10;
wire ff_cache1_data_23_14;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_10;
wire ff_cache1_data_31_19;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_10;
wire ff_cache1_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_12;
wire ff_cache0_data_mask_2_18;
wire n6694_13;
wire n5022_10;
wire ff_cache2_data_31_14;
wire ff_cache0_already_read_18;
wire ff_vram_valid_13;
wire ff_cache3_already_read_19;
wire ff_vram_wdata_31_18;
wire ff_cache_vram_rdata_en_20;
wire ff_cache1_data_mask_3_19;
wire ff_cache1_data_31_21;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire ff_cache3_address_16_19;
wire n5898_24;
wire n5894_18;
wire n5892_18;
wire n5888_18;
wire n5885_18;
wire n5883_18;
wire n5876_17;
wire n5875_18;
wire n5873_18;
wire n5870_18;
wire n5869_17;
wire n5868_17;
wire n5866_19;
wire n5891_17;
wire n5891_19;
wire n5885_20;
wire n5883_20;
wire n5878_17;
wire n5876_19;
wire n5875_20;
wire n5873_20;
wire n5868_19;
wire n5867_17;
wire n5894_20;
wire n5892_20;
wire n5888_20;
wire n5870_20;
wire n5869_19;
wire n5898_26;
wire n5894_22;
wire n5892_22;
wire n5891_21;
wire n5888_22;
wire n5886_18;
wire n5870_22;
wire n5869_21;
wire n5893_20;
wire n5885_22;
wire n5883_22;
wire n5876_21;
wire n5875_22;
wire n5873_22;
wire n5868_21;
wire n5895_24;
wire n5894_24;
wire n5892_24;
wire n5891_23;
wire n5888_24;
wire n5886_20;
wire n5885_24;
wire n5883_24;
wire n5879_19;
wire n5877_17;
wire n5876_23;
wire n5875_24;
wire n5873_24;
wire n5870_24;
wire n5869_23;
wire n5868_23;
wire n5850_18;
wire n5897_18;
wire n5896_18;
wire n5895_26;
wire n5889_18;
wire n5887_18;
wire n5884_18;
wire n5882_18;
wire n5881_18;
wire n5878_19;
wire n5877_19;
wire n5874_18;
wire n5872_18;
wire n5871_19;
wire n5867_19;
wire n5866_21;
wire n5862_19;
wire n5860_19;
wire n5859_19;
wire n5857_19;
wire n5854_20;
wire n5894_26;
wire n5893_22;
wire n5892_26;
wire n5891_25;
wire n5890_18;
wire n5888_26;
wire n5885_26;
wire n5883_26;
wire n5880_18;
wire n5876_25;
wire n5875_26;
wire n5873_26;
wire n5870_26;
wire n5869_25;
wire n5868_25;
wire n6411_12;
wire ff_cache1_data_mask_3_21;
wire ff_cache_vram_rdata_en_22;
wire n6693_18;
wire ff_cache_vram_rdata_en_24;
wire n5897_20;
wire n5896_20;
wire n5889_20;
wire n5887_20;
wire n5884_20;
wire n5882_20;
wire n5881_20;
wire n5874_20;
wire n5872_20;
wire n5871_21;
wire n5871_23;
wire n5866_23;
wire n5886_22;
wire ff_cache0_data_en_12;
wire ff_cache0_already_read_20;
wire n6694_15;
wire n6697_12;
wire ff_cache_vram_rdata_en_26;
wire ff_cache_vram_rdata_en_28;
wire ff_cache0_data_mask_0_14;
wire ff_vram_address_16_17;
wire ff_cache0_data_mask_3_13;
wire ff_cache0_data_mask_1_13;
wire ff_cache0_data_mask_2_20;
wire ff_cache0_already_read_22;
wire ff_busy_14;
wire n6692_11;
wire n6693_20;
wire ff_cache3_data_mask_3_17;
wire n5643_14;
wire n5866_25;
wire ff_cache0_data_mask_2_22;
wire ff_cache2_data_mask_3_19;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire n5023_8;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s3 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s3.INIT=8'hCA;
  LUT3 n550_s4 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s4.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s3 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s3.INIT=8'hCA;
  LUT3 n592_s4 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s4.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_11),
    .I2(n81_9),
    .I3(n5851_12) 
);
defparam n5851_s6.INIT=16'hF011;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5852_11),
    .I2(n82_9),
    .I3(n5851_12) 
);
defparam n5852_s6.INIT=16'hF011;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5853_11),
    .I2(n83_9),
    .I3(n5851_12) 
);
defparam n5853_s6.INIT=16'hF011;
  LUT3 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n84_9),
    .I2(n5854_11) 
);
defparam n5854_s6.INIT=8'h0E;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5855_11),
    .I2(n85_9),
    .I3(n5851_12) 
);
defparam n5855_s6.INIT=16'hF011;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n5856_11),
    .I2(n86_9),
    .I3(n5851_12) 
);
defparam n5856_s6.INIT=16'hF011;
  LUT3 n5857_s6 (
    .F(n5857_9),
    .I0(n5854_10),
    .I1(n87_9),
    .I2(n5857_10) 
);
defparam n5857_s6.INIT=8'h0E;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_10),
    .I1(n5858_11),
    .I2(n88_9),
    .I3(n5851_12) 
);
defparam n5858_s6.INIT=16'hF011;
  LUT3 n5859_s6 (
    .F(n5859_9),
    .I0(n5854_10),
    .I1(n89_9),
    .I2(n5859_10) 
);
defparam n5859_s6.INIT=8'h0E;
  LUT3 n5860_s6 (
    .F(n5860_9),
    .I0(n5854_10),
    .I1(n90_9),
    .I2(n5860_10) 
);
defparam n5860_s6.INIT=8'h0E;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n5861_11),
    .I2(n91_9),
    .I3(n5851_12) 
);
defparam n5861_s6.INIT=16'hF011;
  LUT3 n5862_s6 (
    .F(n5862_9),
    .I0(n5854_10),
    .I1(n92_9),
    .I2(n5862_10) 
);
defparam n5862_s6.INIT=8'h0E;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_10),
    .I1(n5863_11),
    .I2(n93_9),
    .I3(n5851_12) 
);
defparam n5863_s6.INIT=16'hF011;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5864_11),
    .I2(n94_9),
    .I3(n5851_12) 
);
defparam n5864_s6.INIT=16'hF011;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5865_11),
    .I2(n95_9),
    .I3(n5851_12) 
);
defparam n5865_s6.INIT=16'hF011;
  LUT3 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n96_9),
    .I2(n5866_23) 
);
defparam n5866_s1.INIT=8'hAC;
  LUT3 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n97_9),
    .I2(n5866_23) 
);
defparam n5867_s1.INIT=8'hAC;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n98_9),
    .I3(n5866_23) 
);
defparam n5868_s1.INIT=16'h11F0;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n5869_6),
    .I2(n99_9),
    .I3(n5866_23) 
);
defparam n5869_s1.INIT=16'h11F0;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n100_9),
    .I3(n5851_12) 
);
defparam n5870_s1.INIT=16'hF011;
  LUT3 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_23),
    .I2(n5871_21) 
);
defparam n5871_s1.INIT=8'h07;
  LUT3 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n5871_23),
    .I2(n5872_20) 
);
defparam n5872_s1.INIT=8'h0B;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n103_9),
    .I3(n5851_12) 
);
defparam n5873_s1.INIT=16'hF011;
  LUT3 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5871_23),
    .I2(n5874_20) 
);
defparam n5874_s1.INIT=8'h07;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5875_5),
    .I1(n5875_6),
    .I2(n105_9),
    .I3(n5851_12) 
);
defparam n5875_s1.INIT=16'hF011;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n106_9),
    .I3(n5866_23) 
);
defparam n5876_s1.INIT=16'h11F0;
  LUT3 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n107_9),
    .I2(n5866_23) 
);
defparam n5877_s1.INIT=8'hAC;
  LUT3 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n108_9),
    .I2(n5866_23) 
);
defparam n5878_s1.INIT=8'hAC;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n5879_6),
    .I2(n109_9),
    .I3(n5851_12) 
);
defparam n5879_s1.INIT=16'hF011;
  LUT3 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n110_9),
    .I2(n5866_23) 
);
defparam n5880_s1.INIT=8'hAC;
  LUT3 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5871_23),
    .I2(n5881_20) 
);
defparam n5881_s1.INIT=8'h07;
  LUT3 n5882_s1 (
    .F(n5882_4),
    .I0(n5882_5),
    .I1(n5871_23),
    .I2(n5882_20) 
);
defparam n5882_s1.INIT=8'h07;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5883_5),
    .I1(n5883_6),
    .I2(n113_9),
    .I3(n5851_12) 
);
defparam n5883_s1.INIT=16'hF011;
  LUT3 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n5871_23),
    .I2(n5884_20) 
);
defparam n5884_s1.INIT=8'h0B;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5885_5),
    .I1(n5885_6),
    .I2(n115_9),
    .I3(n5851_12) 
);
defparam n5885_s1.INIT=16'hF011;
  LUT3 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5871_23),
    .I2(n5886_6) 
);
defparam n5886_s1.INIT=8'h70;
  LUT3 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5871_23),
    .I2(n5887_20) 
);
defparam n5887_s1.INIT=8'h0B;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n118_9),
    .I3(n5851_12) 
);
defparam n5888_s1.INIT=16'hF011;
  LUT3 n5889_s1 (
    .F(n5889_4),
    .I0(n5889_5),
    .I1(n5871_23),
    .I2(n5889_20) 
);
defparam n5889_s1.INIT=8'h07;
  LUT3 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n120_9),
    .I2(n5866_23) 
);
defparam n5890_s1.INIT=8'hAC;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n5891_6),
    .I2(n121_9),
    .I3(n5866_23) 
);
defparam n5891_s1.INIT=16'h11F0;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n122_9),
    .I3(n5851_12) 
);
defparam n5892_s1.INIT=16'hF011;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n123_9),
    .I3(n5851_12) 
);
defparam n5893_s1.INIT=16'hF011;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n124_9),
    .I3(n5851_12) 
);
defparam n5894_s1.INIT=16'hF011;
  LUT3 n5895_s1 (
    .F(n5895_4),
    .I0(n5866_23),
    .I1(n125_9),
    .I2(n5895_5) 
);
defparam n5895_s1.INIT=8'h0E;
  LUT3 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5871_23),
    .I2(n5896_20) 
);
defparam n5896_s1.INIT=8'h07;
  LUT3 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5871_23),
    .I2(n5897_20) 
);
defparam n5897_s1.INIT=8'h0B;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5898_12),
    .I3(ff_priority[1]) 
);
defparam n5898_s6.INIT=16'h0305;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5899_12),
    .I3(ff_priority[1]) 
);
defparam n5899_s6.INIT=16'h0305;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5900_12),
    .I3(ff_priority[1]) 
);
defparam n5900_s6.INIT=16'h0305;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5901_12),
    .I3(ff_priority[1]) 
);
defparam n5901_s6.INIT=16'h0305;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_already_read_22) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache2_already_read_16) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_22),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_18),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache_vram_rdata_en_24) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hD000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(ff_cache_vram_rdata_en_22),
    .I1(n5851_12),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_20),
    .I2(n6693_18),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT3 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_18),
    .I1(n5871_23),
    .I2(ff_vram_wdata_31_14) 
);
defparam ff_vram_wdata_31_s4.INIT=8'hB0;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(n5284_7),
    .I2(ff_cache0_address_15_18),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache0_address_15_s5.INIT=16'h0E00;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_11),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_11),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_11),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT3 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_16_s5.INIT=8'hD0;
  LUT2 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_31_s5.INIT=4'h4;
  LUT2 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_23_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_23_s5.INIT=4'h4;
  LUT2 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_15_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_15_s5.INIT=4'h4;
  LUT2 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_7_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_7_s5.INIT=4'h4;
  LUT3 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache0_already_read_22) 
);
defparam ff_cache2_address_16_s5.INIT=8'hE0;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT3 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_12),
    .I2(ff_cache0_already_read_22) 
);
defparam ff_cache3_address_16_s5.INIT=8'h10;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT4 ff_vram_address_16_s9 (
    .F(ff_vram_address_16_12),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_vram_address_16_17),
    .I2(n5871_23),
    .I3(ff_vram_wdata_31_14) 
);
defparam ff_vram_address_16_s9.INIT=16'h4F00;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(ff_cache_vram_rdata_en_18),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hF800;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_en_10),
    .I2(n6693_18),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n6693_18),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache_vram_rdata_en_22),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache_vram_rdata_en_22),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT3 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_0_11),
    .I1(ff_cache0_data_mask_0_14),
    .I2(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_0_s5.INIT=8'hD0;
  LUT2 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_17),
    .I1(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s6.INIT=4'h4;
  LUT2 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_17),
    .I1(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s5.INIT=4'h4;
  LUT2 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_17),
    .I1(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s5.INIT=4'h4;
  LUT2 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_17),
    .I1(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s5.INIT=4'h4;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_busy_14),
    .I2(ff_vram_valid_9),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFFB0;
  LUT3 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_0_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=8'h10;
  LUT3 ff_vram_address_16_s10 (
    .F(ff_vram_address_16_14),
    .I0(ff_vram_valid_8),
    .I1(n5871_23),
    .I2(ff_vram_wdata_31_14) 
);
defparam ff_vram_address_16_s10.INIT=8'hB0;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_12),
    .I2(n6411_10),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT3 n6697_s4 (
    .F(n6697_9),
    .I0(n6697_12),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6697_s4.INIT=8'h0E;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_12),
    .I1(n5851_12),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam n6695_s6.INIT=16'h000E;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_13),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(n6693_15),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5850_18),
    .I1(n5850_11),
    .I2(n5851_12),
    .I3(n5850_12) 
);
defparam n5850_s4.INIT=16'h0007;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(n5851_13),
    .I1(n5851_14),
    .I2(n5851_15),
    .I3(n5851_16) 
);
defparam n5851_s7.INIT=16'h0100;
  LUT4 n5851_s8 (
    .F(n5851_11),
    .I0(n5851_17),
    .I1(n81_9),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache_vram_address[16]) 
);
defparam n5851_s8.INIT=16'h10B0;
  LUT2 n5851_s9 (
    .F(n5851_12),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5851_s9.INIT=4'h8;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(n5852_12),
    .I1(n5852_13),
    .I2(n5852_14),
    .I3(n5852_15) 
);
defparam n5852_s7.INIT=16'h0100;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(n5851_17),
    .I1(n82_9),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache_vram_address[15]) 
);
defparam n5852_s8.INIT=16'h10B0;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(n5853_12),
    .I1(n5853_13),
    .I2(n5853_14),
    .I3(n5853_15) 
);
defparam n5853_s7.INIT=16'h0100;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n5851_17),
    .I1(n83_9),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache_vram_address[14]) 
);
defparam n5853_s8.INIT=16'h10B0;
  LUT3 n5854_s7 (
    .F(n5854_10),
    .I0(n5851_17),
    .I1(ff_cache_vram_rdata_en_22),
    .I2(n5866_23) 
);
defparam n5854_s7.INIT=8'hB0;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(ff_cache_vram_address[13]),
    .I1(n5850_12),
    .I2(n5854_12),
    .I3(n5851_12) 
);
defparam n5854_s8.INIT=16'h00F4;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5855_12),
    .I1(n5855_13),
    .I2(n5855_14),
    .I3(n5855_15) 
);
defparam n5855_s7.INIT=16'h0100;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5851_17),
    .I1(n85_9),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache_vram_address[12]) 
);
defparam n5855_s8.INIT=16'h10B0;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(n5856_12),
    .I1(n5856_13),
    .I2(n5856_14),
    .I3(n5856_15) 
);
defparam n5856_s7.INIT=16'h0100;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5851_17),
    .I1(n86_9),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache_vram_address[11]) 
);
defparam n5856_s8.INIT=16'h10B0;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(ff_cache_vram_address[10]),
    .I1(n5850_12),
    .I2(n5857_11),
    .I3(n5851_12) 
);
defparam n5857_s7.INIT=16'h00F4;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n5858_12),
    .I1(n5858_13),
    .I2(n5858_14),
    .I3(n5858_15) 
);
defparam n5858_s7.INIT=16'h0100;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5851_17),
    .I1(n88_9),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache_vram_address[9]) 
);
defparam n5858_s8.INIT=16'h10B0;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(ff_cache_vram_address[8]),
    .I1(n5850_12),
    .I2(n5859_11),
    .I3(n5851_12) 
);
defparam n5859_s7.INIT=16'h00F4;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(ff_cache_vram_address[7]),
    .I1(n5850_12),
    .I2(n5860_11),
    .I3(n5851_12) 
);
defparam n5860_s7.INIT=16'h00F4;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(n5861_12),
    .I1(n5861_13),
    .I2(n5861_14),
    .I3(n5861_15) 
);
defparam n5861_s7.INIT=16'h0100;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5851_17),
    .I1(n91_9),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache_vram_address[6]) 
);
defparam n5861_s8.INIT=16'h10B0;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(ff_cache_vram_address[5]),
    .I1(n5850_12),
    .I2(n5862_11),
    .I3(n5851_12) 
);
defparam n5862_s7.INIT=16'h00F4;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(n5863_12),
    .I1(n5863_13),
    .I2(n5863_14),
    .I3(n5863_15) 
);
defparam n5863_s7.INIT=16'h0100;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5851_17),
    .I1(n93_9),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache_vram_address[4]) 
);
defparam n5863_s8.INIT=16'h10B0;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(n5864_12),
    .I1(n5864_13),
    .I2(n5864_14),
    .I3(n5864_15) 
);
defparam n5864_s7.INIT=16'h0100;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5851_17),
    .I1(n94_9),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache_vram_address[3]) 
);
defparam n5864_s8.INIT=16'h10B0;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(n5865_12),
    .I1(n5865_13),
    .I2(n5865_14),
    .I3(n5865_15) 
);
defparam n5865_s7.INIT=16'h0100;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5851_17),
    .I1(n95_9),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(ff_cache_vram_address[2]) 
);
defparam n5865_s8.INIT=16'h10B0;
  LUT4 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_7),
    .I1(n5866_25),
    .I2(n5866_9),
    .I3(n5866_10) 
);
defparam n5866_s2.INIT=16'h00FB;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_6),
    .I1(n5867_7),
    .I2(n5866_25),
    .I3(n5867_8) 
);
defparam n5867_s2.INIT=16'h00EF;
  LUT3 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_7),
    .I1(n5868_8),
    .I2(n5866_25) 
);
defparam n5868_s2.INIT=8'h10;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_21),
    .I1(n6409_11),
    .I2(n5868_10),
    .I3(n5868_11) 
);
defparam n5868_s3.INIT=16'h7000;
  LUT3 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_7),
    .I1(n5869_8),
    .I2(n5866_25) 
);
defparam n5869_s2.INIT=8'h10;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_19),
    .I1(n6188_8),
    .I2(n5869_10),
    .I3(n5869_11) 
);
defparam n5869_s3.INIT=16'h7000;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_20),
    .I1(n6188_8),
    .I2(n5870_8),
    .I3(n5870_9) 
);
defparam n5870_s2.INIT=16'h7000;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_10),
    .I1(ff_cache_vram_write),
    .I2(n5870_11),
    .I3(n5870_12) 
);
defparam n5870_s3.INIT=16'hFE00;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_8),
    .I1(n5871_9),
    .I2(n101_9),
    .I3(ff_cache_vram_write) 
);
defparam n5871_s2.INIT=16'h0FEE;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_7),
    .I1(n5872_8),
    .I2(n102_9),
    .I3(ff_cache_vram_write) 
);
defparam n5872_s2.INIT=16'hF0EE;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_22),
    .I1(n6409_11),
    .I2(n5873_8),
    .I3(n5873_9) 
);
defparam n5873_s2.INIT=16'h7000;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_10),
    .I1(n5873_11),
    .I2(ff_cache_vram_write),
    .I3(n5873_12) 
);
defparam n5873_s3.INIT=16'hF100;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_7),
    .I1(n5874_8),
    .I2(n104_9),
    .I3(ff_cache_vram_write) 
);
defparam n5874_s2.INIT=16'h0FEE;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_22),
    .I1(n6409_11),
    .I2(n5875_8),
    .I3(n5875_9) 
);
defparam n5875_s2.INIT=16'h7000;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_10),
    .I1(n5875_11),
    .I2(ff_cache_vram_write),
    .I3(n5875_12) 
);
defparam n5875_s3.INIT=16'hF100;
  LUT3 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n5876_8),
    .I2(n5866_25) 
);
defparam n5876_s2.INIT=8'h70;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_21),
    .I1(n6409_11),
    .I2(n5876_10),
    .I3(n5876_11) 
);
defparam n5876_s3.INIT=16'h7000;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_6),
    .I1(n5877_7),
    .I2(n5866_25),
    .I3(n5877_8) 
);
defparam n5877_s2.INIT=16'h007F;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_6),
    .I1(n5878_7),
    .I2(n5866_25),
    .I3(n5878_8) 
);
defparam n5878_s2.INIT=16'h001F;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[18]),
    .I2(n5879_7),
    .I3(n5879_8) 
);
defparam n5879_s2.INIT=16'hF100;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n109_9),
    .I1(ff_cache_vram_write),
    .I2(n5879_9),
    .I3(ff_cache_vram_rdata_en_22) 
);
defparam n5879_s3.INIT=16'h0700;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_6),
    .I1(n6409_11),
    .I2(n5880_7),
    .I3(n5880_8) 
);
defparam n5880_s2.INIT=16'h008F;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_7),
    .I1(n5881_8),
    .I2(n111_9),
    .I3(ff_cache_vram_write) 
);
defparam n5881_s2.INIT=16'h0FEE;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_7),
    .I1(n5882_8),
    .I2(n112_9),
    .I3(ff_cache_vram_write) 
);
defparam n5882_s2.INIT=16'h0FEE;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_22),
    .I1(n6409_11),
    .I2(n5883_8),
    .I3(n5883_9) 
);
defparam n5883_s2.INIT=16'h7000;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_10),
    .I1(ff_cache_vram_write),
    .I2(n5883_11),
    .I3(n5883_12) 
);
defparam n5883_s3.INIT=16'hFE00;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_7),
    .I1(n5884_8),
    .I2(n114_9),
    .I3(ff_cache_vram_write) 
);
defparam n5884_s2.INIT=16'hF0EE;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_22),
    .I1(n6409_11),
    .I2(n5885_8),
    .I3(n5885_9) 
);
defparam n5885_s2.INIT=16'h7000;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_10),
    .I1(n5885_11),
    .I2(ff_cache_vram_write),
    .I3(n5885_12) 
);
defparam n5885_s3.INIT=16'hF100;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(n116_9),
    .I3(ff_cache_vram_write) 
);
defparam n5886_s2.INIT=16'h0FEE;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_22),
    .I1(n5886_10),
    .I2(n116_9),
    .I3(n5851_12) 
);
defparam n5886_s3.INIT=16'hF077;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_7),
    .I1(n5887_8),
    .I2(n117_9),
    .I3(ff_cache_vram_write) 
);
defparam n5887_s2.INIT=16'hF0EE;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_20),
    .I1(n6188_8),
    .I2(n5888_8),
    .I3(n5888_9) 
);
defparam n5888_s2.INIT=16'h7000;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_10),
    .I1(n5888_11),
    .I2(ff_cache_vram_write),
    .I3(n5888_12) 
);
defparam n5888_s3.INIT=16'hF100;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_7),
    .I1(n5889_8),
    .I2(n119_9),
    .I3(ff_cache_vram_write) 
);
defparam n5889_s2.INIT=16'h0FEE;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_6),
    .I1(n6411_10),
    .I2(n5890_7),
    .I3(n5890_8) 
);
defparam n5890_s2.INIT=16'h008F;
  LUT3 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n5891_8),
    .I2(n5866_25) 
);
defparam n5891_s2.INIT=8'h70;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_17),
    .I1(n6411_10),
    .I2(n5891_10),
    .I3(n5891_11) 
);
defparam n5891_s3.INIT=16'h7000;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_20),
    .I1(n6188_8),
    .I2(n5892_8),
    .I3(n5892_9) 
);
defparam n5892_s2.INIT=16'h7000;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_10),
    .I1(n5892_11),
    .I2(ff_cache_vram_write),
    .I3(n5892_12) 
);
defparam n5892_s3.INIT=16'hF100;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_20),
    .I1(n6409_11),
    .I2(n5893_8),
    .I3(n5893_9) 
);
defparam n5893_s2.INIT=16'h7000;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n123_9),
    .I1(ff_cache_vram_write),
    .I2(n5893_10),
    .I3(ff_cache_vram_rdata_en_22) 
);
defparam n5893_s3.INIT=16'h0700;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_20),
    .I1(n6188_8),
    .I2(n5894_8),
    .I3(n5894_9) 
);
defparam n5894_s2.INIT=16'h7000;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_10),
    .I1(n5894_11),
    .I2(ff_cache_vram_write),
    .I3(n5894_12) 
);
defparam n5894_s3.INIT=16'hF100;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_20),
    .I1(n5895_22),
    .I2(n5895_8),
    .I3(n5851_12) 
);
defparam n5895_s2.INIT=16'h00F8;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_7),
    .I1(n5896_8),
    .I2(n126_9),
    .I3(ff_cache_vram_write) 
);
defparam n5896_s2.INIT=16'h0FEE;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_7),
    .I1(n5897_8),
    .I2(n127_9),
    .I3(ff_cache_vram_write) 
);
defparam n5897_s2.INIT=16'hF0EE;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5898_s7.INIT=16'h0503;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5898_s8.INIT=16'h0503;
  LUT2 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_15),
    .I1(n5898_16) 
);
defparam n5898_s9.INIT=4'h8;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5899_s7.INIT=16'h0503;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5899_s8.INIT=16'h0503;
  LUT2 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_13),
    .I1(n5899_14) 
);
defparam n5899_s9.INIT=4'h4;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5900_s7.INIT=16'h0503;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5900_s8.INIT=16'h0503;
  LUT2 n5900_s9 (
    .F(n5900_12),
    .I0(n5900_13),
    .I1(n5900_14) 
);
defparam n5900_s9.INIT=4'h8;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5901_s7.INIT=16'h0503;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5901_s8.INIT=16'h0503;
  LUT2 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_13),
    .I1(n5901_14) 
);
defparam n5901_s9.INIT=4'h8;
  LUT3 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_already_read_18),
    .I2(ff_cache0_already_read_20) 
);
defparam ff_cache0_already_read_s5.INIT=8'h40;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT2 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_cache1_already_read_14),
    .I1(ff_cache0_already_read_22) 
);
defparam ff_cache1_already_read_s7.INIT=4'h4;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(n5643_9),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s5.INIT=16'h0100;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_15),
    .I2(ff_cache3_already_read_17),
    .I3(ff_cache3_already_read_19) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT3 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=8'h07;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_16),
    .I1(ff_vram_address_16_17),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam n6693_s5.INIT=16'h0BBB;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_16),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_address_15_14) 
);
defparam ff_cache0_address_15_s6.INIT=16'h004F;
  LUT2 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s6.INIT=4'h8;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache0_already_read_18),
    .I2(n5625_9),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s6.INIT=4'h4;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s6.INIT=4'h4;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s6.INIT=4'h1;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_12),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s6.INIT=16'h00BF;
  LUT4 ff_cache1_data_31_s6 (
    .F(ff_cache1_data_31_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_mask[3]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(n5625_9),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache1_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache1_data_mask[1]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache1_data_mask[0]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_address_16_13),
    .I3(ff_cache2_address_16_14) 
);
defparam ff_cache2_address_16_s6.INIT=16'h00F8;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache3_address_16_19),
    .I2(n5284_7),
    .I3(ff_cache3_already_read_17) 
);
defparam ff_cache3_address_16_s6.INIT=16'h00F1;
  LUT3 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_12),
    .I0(n5284_7),
    .I1(ff_cache3_address_16_13),
    .I2(ff_cache3_address_16_15) 
);
defparam ff_cache3_address_16_s7.INIT=8'h01;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_already_read_17) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT3 ff_cache3_data_31_s7 (
    .F(ff_cache3_data_31_12),
    .I0(ff_cache3_address_16_19),
    .I1(n5284_7),
    .I2(ff_cache0_already_read_22) 
);
defparam ff_cache3_data_31_s7.INIT=8'hE0;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_already_read_17) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_already_read_17) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache1_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_already_read_17) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT3 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(ff_cache0_address_15_18),
    .I1(ff_cache3_already_read_19),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam ff_cache0_data_en_s5.INIT=8'hE0;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache3_already_read_19),
    .I2(ff_cache1_data_en_11),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00EF;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_already_read_18),
    .I3(ff_cache3_already_read_19) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6693_20),
    .I1(n6188_8),
    .I2(n6693_18) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6693_20),
    .I1(n6411_10),
    .I2(n6693_18) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(ff_cache0_data_mask_2_18),
    .I1(ff_cache1_data_23_14),
    .I2(ff_cache0_data_mask_0_14),
    .I3(ff_cache0_data_mask_2_22) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h0700;
  LUT3 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_mask_2_16),
    .I2(ff_cache_vram_rdata_en_24) 
);
defparam ff_cache0_data_mask_2_s8.INIT=8'h10;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(ff_cache0_data_mask_2_18),
    .I1(ff_cache1_data_15_14),
    .I2(ff_cache0_data_mask_0_14),
    .I3(ff_cache0_data_mask_2_22) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h0700;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(ff_cache0_address_15_18),
    .I1(ff_cache0_data_mask_2_18),
    .I2(ff_cache0_data_7_11),
    .I3(ff_cache0_data_mask_2_22) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'hBF00;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(ff_cache0_data_31_11),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(ff_cache0_data_23_11),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(ff_cache0_data_15_11),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(ff_cache0_data_7_11),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(ff_cache0_data_mask_2_18),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache0_data_mask_0_14),
    .I3(ff_cache0_data_mask_2_22) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h0700;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_rdata_en_11),
    .I2(ff_vram_valid_13),
    .I3(n6697_12) 
);
defparam ff_vram_valid_s5.INIT=16'hF400;
  LUT3 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_vram_valid_11),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_valid_s6.INIT=8'h0B;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache1_already_read_14),
    .I2(ff_cache1_data_mask_3_16),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h00FE;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache0_data_31_11),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_14) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache0_data_23_11),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_14) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache0_data_15_11),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_14) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache0_data_7_11),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_14) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache2_already_read_14),
    .I1(ff_cache2_address_16_13),
    .I2(n5284_7),
    .I3(ff_cache2_data_mask_3_19) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'hF100;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache0_data_31_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_14) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_cache2_address_16_12),
    .I1(w_cache2_hit),
    .I2(n5643_14),
    .I3(ff_cache2_data_mask_3_17) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'hEF00;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache0_data_23_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_14) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache0_data_15_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_14) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache0_data_7_11),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_14) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6411_s5 (
    .F(n6411_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s5.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6411_12),
    .I1(n6695_13),
    .I2(n5850_11),
    .I3(n6695_14) 
);
defparam n6695_s7.INIT=16'h008F;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s8.INIT=4'h6;
  LUT4 n6693_s9 (
    .F(n6693_15),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s9.INIT=16'hB0BB;
  LUT4 n5850_s6 (
    .F(n5850_11),
    .I0(n6409_11),
    .I1(n5850_13),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(n5850_14) 
);
defparam n5850_s6.INIT=16'h0700;
  LUT4 n5850_s7 (
    .F(n5850_12),
    .I0(n5850_15),
    .I1(n5850_16),
    .I2(ff_vram_wdata_31_11),
    .I3(n5866_25) 
);
defparam n5850_s7.INIT=16'hEF00;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s4.INIT=4'h4;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5851_s10.INIT=16'hAC00;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5851_s11.INIT=16'hAC00;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5851_s12.INIT=16'hAC00;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(n5879_7),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(n5851_20) 
);
defparam n5851_s13.INIT=16'h000B;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(n5850_16),
    .I1(n5850_15),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache_vram_write) 
);
defparam n5851_s14.INIT=16'h00EF;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5852_s9.INIT=16'hAC00;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5852_s10.INIT=16'hAC00;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5852_s11.INIT=16'hAC00;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(n5879_7),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(n5852_16) 
);
defparam n5852_s12.INIT=16'h000B;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5853_s9.INIT=16'hAC00;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5853_s10.INIT=16'hAC00;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5853_s11.INIT=16'hAC00;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(n5879_7),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(n5853_16) 
);
defparam n5853_s12.INIT=16'h000B;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5854_13),
    .I1(n5854_14),
    .I2(n5854_15),
    .I3(n5854_16) 
);
defparam n5854_s9.INIT=16'h0100;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5855_s9.INIT=16'hAC00;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5855_s10.INIT=16'hAC00;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5855_s11.INIT=16'hAC00;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(n5879_7),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(n5855_16) 
);
defparam n5855_s12.INIT=16'h000B;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5856_s9.INIT=16'hAC00;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5856_s11.INIT=16'hAC00;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(n5879_7),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(n5856_16) 
);
defparam n5856_s12.INIT=16'h000B;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5857_12),
    .I1(n5857_13),
    .I2(n5857_14),
    .I3(n5857_15) 
);
defparam n5857_s8.INIT=16'h0100;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5858_s9.INIT=16'hAC00;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5858_s10.INIT=16'hAC00;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5858_s11.INIT=16'hAC00;
  LUT4 n5858_s12 (
    .F(n5858_15),
    .I0(n5879_7),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(n5858_16) 
);
defparam n5858_s12.INIT=16'h000B;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5859_12),
    .I1(n5859_13),
    .I2(n5859_14),
    .I3(n5859_15) 
);
defparam n5859_s8.INIT=16'h0100;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5860_12),
    .I1(n5860_13),
    .I2(n5860_14),
    .I3(n5860_15) 
);
defparam n5860_s8.INIT=16'h0100;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5861_s9.INIT=16'hAC00;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5861_s10.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5861_s11.INIT=16'hAC00;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(n5879_7),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(n5861_16) 
);
defparam n5861_s12.INIT=16'h000B;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5862_12),
    .I1(n5862_13),
    .I2(n5862_14),
    .I3(n5862_15) 
);
defparam n5862_s8.INIT=16'h0100;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5863_s9.INIT=16'hAC00;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5863_s10.INIT=16'hAC00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5863_s11.INIT=16'hAC00;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(n5879_7),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(n5863_16) 
);
defparam n5863_s12.INIT=16'h000B;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5864_s9.INIT=16'hAC00;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5864_s10.INIT=16'hAC00;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5864_s11.INIT=16'hAC00;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(n5879_7),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(n5864_16) 
);
defparam n5864_s12.INIT=16'h000B;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5865_s9.INIT=16'hAC00;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5865_s11.INIT=16'hAC00;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(n5879_7),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache_vram_rdata_en_22),
    .I3(n5865_16) 
);
defparam n5865_s12.INIT=16'h000B;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(n5866_11),
    .I1(n5866_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s4.INIT=16'hCA00;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_13),
    .I1(n5866_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s6.INIT=16'h0C0A;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(n5866_19),
    .I1(n6411_10),
    .I2(n5866_15),
    .I3(n5866_16) 
);
defparam n5866_s7.INIT=16'h7000;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_9),
    .I1(n5867_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5867_s3.INIT=16'h0C0A;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(n5867_11),
    .I1(n5867_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5867_s4.INIT=16'hCA00;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_17),
    .I1(n6188_8),
    .I2(n5867_13),
    .I3(n5867_14) 
);
defparam n5867_s5.INIT=16'h7000;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(n5868_23),
    .I1(n5868_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s4.INIT=16'hCA00;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_21),
    .I1(n5868_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5868_s5.INIT=16'h0C0A;
  LUT3 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_23),
    .I1(n6411_12),
    .I2(n5868_25) 
);
defparam n5868_s7.INIT=8'h07;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_17),
    .I1(n6411_10),
    .I2(n5868_19),
    .I3(n6188_8) 
);
defparam n5868_s8.INIT=16'h0777;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_21),
    .I1(n5869_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5869_s4.INIT=16'h0C0A;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(n5869_23),
    .I1(n5869_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s5.INIT=16'hCA00;
  LUT3 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_23),
    .I1(n6411_12),
    .I2(n5869_25) 
);
defparam n5869_s7.INIT=8'h07;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(n5869_21),
    .I1(n6409_11),
    .I2(n5869_17),
    .I3(n6411_10) 
);
defparam n5869_s8.INIT=16'h0777;
  LUT3 n5870_s5 (
    .F(n5870_8),
    .I0(n5870_24),
    .I1(n6411_12),
    .I2(n5870_26) 
);
defparam n5870_s5.INIT=8'h07;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(n5870_22),
    .I1(n6409_11),
    .I2(n5870_18),
    .I3(n6411_10) 
);
defparam n5870_s6.INIT=16'h0777;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_22),
    .I1(n5870_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5870_s7.INIT=16'h0305;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_24),
    .I1(n5870_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s8.INIT=16'h3500;
  LUT3 n5870_s9 (
    .F(n5870_12),
    .I0(n100_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam n5870_s9.INIT=8'h70;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_11),
    .I1(n5871_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5871_s5.INIT=16'h3500;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(n5871_13),
    .I1(n5871_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s6.INIT=16'h0305;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_12),
    .I1(n6411_10),
    .I2(n5871_15),
    .I3(n5871_16) 
);
defparam n5871_s7.INIT=16'h7000;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_10),
    .I1(n5872_11),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5872_s4.INIT=16'h0C0A;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n5872_12),
    .I1(n5872_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s5.INIT=16'hCA00;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(n5872_10),
    .I1(n6409_11),
    .I2(n5872_14),
    .I3(n5872_15) 
);
defparam n5872_s6.INIT=16'h7000;
  LUT3 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_20),
    .I1(n6188_8),
    .I2(n5873_26) 
);
defparam n5873_s5.INIT=8'h07;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(n5873_18),
    .I1(n6411_10),
    .I2(n5873_24),
    .I3(n6411_12) 
);
defparam n5873_s6.INIT=16'h0777;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_22),
    .I1(n5873_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s7.INIT=16'h0C0A;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_20),
    .I1(n5873_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s8.INIT=16'hCA00;
  LUT3 n5873_s9 (
    .F(n5873_12),
    .I0(n103_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam n5873_s9.INIT=8'h70;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(n5874_10),
    .I1(n5874_11),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5874_s4.INIT=16'h3500;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_12),
    .I1(n5874_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s5.INIT=16'h0305;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(n5874_10),
    .I1(n6411_12),
    .I2(n5874_14),
    .I3(n5874_15) 
);
defparam n5874_s6.INIT=16'h7000;
  LUT3 n5875_s5 (
    .F(n5875_8),
    .I0(n5875_24),
    .I1(n6411_12),
    .I2(n5875_26) 
);
defparam n5875_s5.INIT=8'h07;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(n5875_18),
    .I1(n6411_10),
    .I2(n5875_20),
    .I3(n6188_8) 
);
defparam n5875_s6.INIT=16'h0777;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(n5875_22),
    .I1(n5875_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s7.INIT=16'h0C0A;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_24),
    .I1(n5875_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5875_s8.INIT=16'hCA00;
  LUT3 n5875_s9 (
    .F(n5875_12),
    .I0(n105_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam n5875_s9.INIT=8'h70;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5876_21),
    .I1(n5876_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5876_s4.INIT=16'hCFFA;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(n5876_19),
    .I1(n5876_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s5.INIT=16'hFACF;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_17),
    .I1(n6411_10),
    .I2(n5876_19),
    .I3(n6188_8) 
);
defparam n5876_s7.INIT=16'h0777;
  LUT3 n5876_s8 (
    .F(n5876_11),
    .I0(n5876_23),
    .I1(n6411_12),
    .I2(n5876_25) 
);
defparam n5876_s8.INIT=8'h07;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_9),
    .I1(n5877_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5877_s3.INIT=16'hF53F;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_11),
    .I1(n5877_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s4.INIT=16'h3FF5;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(n5877_17),
    .I1(n6411_12),
    .I2(n5877_13),
    .I3(n5877_14) 
);
defparam n5877_s5.INIT=16'h7000;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_17),
    .I1(n5878_10),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s3.INIT=16'h3500;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(n5878_11),
    .I1(n5878_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5878_s4.INIT=16'h0305;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(n5878_17),
    .I1(n6188_8),
    .I2(n5878_13),
    .I3(n5878_14) 
);
defparam n5878_s5.INIT=16'h7000;
  LUT2 n5879_s4 (
    .F(n5879_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5879_s4.INIT=4'h6;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_19),
    .I1(n6411_12),
    .I2(n5879_11),
    .I3(n5879_12) 
);
defparam n5879_s5.INIT=16'h0700;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(ff_cache_vram_write),
    .I1(n5879_13),
    .I2(n5879_14),
    .I3(n5879_15) 
);
defparam n5879_s6.INIT=16'h0001;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s3.INIT=16'hCACC;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(n5880_10),
    .I1(n6411_10),
    .I2(n5880_18),
    .I3(n5880_12) 
);
defparam n5880_s4.INIT=16'h0700;
  LUT3 n5880_s5 (
    .F(n5880_8),
    .I0(n5880_13),
    .I1(n5880_14),
    .I2(n5866_25) 
);
defparam n5880_s5.INIT=8'h10;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_10),
    .I1(n5881_11),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5881_s4.INIT=16'h3500;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_12),
    .I1(n5881_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s5.INIT=16'h0305;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(n5881_11),
    .I1(n6411_10),
    .I2(n5881_14),
    .I3(n5881_15) 
);
defparam n5881_s6.INIT=16'h7000;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_10),
    .I1(n5882_11),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s4.INIT=16'h3500;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(n5882_12),
    .I1(n5882_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s5.INIT=16'h0305;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(n5882_13),
    .I1(n6411_12),
    .I2(n5882_14),
    .I3(n5882_15) 
);
defparam n5882_s6.INIT=16'h7000;
  LUT3 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_18),
    .I1(n6411_10),
    .I2(n5883_26) 
);
defparam n5883_s5.INIT=8'h07;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(n5883_20),
    .I1(n6188_8),
    .I2(n5883_24),
    .I3(n6411_12) 
);
defparam n5883_s6.INIT=16'h0777;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(n5883_20),
    .I1(n5883_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5883_s7.INIT=16'h3500;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_22),
    .I1(n5883_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5883_s8.INIT=16'h0305;
  LUT3 n5883_s9 (
    .F(n5883_12),
    .I0(n113_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam n5883_s9.INIT=8'h70;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n5884_10),
    .I1(n5884_11),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5884_s4.INIT=16'h0C0A;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(n5884_12),
    .I1(n5884_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5884_s5.INIT=16'hCA00;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(n5884_11),
    .I1(n6411_12),
    .I2(n5884_14),
    .I3(n5884_15) 
);
defparam n5884_s6.INIT=16'h7000;
  LUT3 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_24),
    .I1(n6411_12),
    .I2(n5885_26) 
);
defparam n5885_s5.INIT=8'h07;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(n5885_18),
    .I1(n6411_10),
    .I2(n5885_20),
    .I3(n6188_8) 
);
defparam n5885_s6.INIT=16'h0777;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(n5885_22),
    .I1(n5885_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5885_s7.INIT=16'h0C0A;
  LUT4 n5885_s8 (
    .F(n5885_11),
    .I0(n5885_24),
    .I1(n5885_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s8.INIT=16'hCA00;
  LUT3 n5885_s9 (
    .F(n5885_12),
    .I0(n115_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam n5885_s9.INIT=8'h70;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(n5886_20),
    .I1(n5886_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s4.INIT=16'h3500;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_18),
    .I1(n5886_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s5.INIT=16'h0305;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(ff_flush_state[2]),
    .I1(n5886_20),
    .I2(ff_cache1_data_en_10),
    .I3(n5886_16) 
);
defparam n5886_s7.INIT=16'h002F;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_10),
    .I1(n5887_11),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5887_s4.INIT=16'h0C0A;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_12),
    .I1(n5887_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5887_s5.INIT=16'hCA00;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(n5887_12),
    .I1(n6188_8),
    .I2(n5887_14),
    .I3(n5887_15) 
);
defparam n5887_s6.INIT=16'h7000;
  LUT3 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_24),
    .I1(n6411_12),
    .I2(n5888_26) 
);
defparam n5888_s5.INIT=8'h07;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(n5888_22),
    .I1(n6409_11),
    .I2(n5888_18),
    .I3(n6411_10) 
);
defparam n5888_s6.INIT=16'h0777;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(n5888_22),
    .I1(n5888_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5888_s7.INIT=16'h0C0A;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(n5888_24),
    .I1(n5888_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5888_s8.INIT=16'hCA00;
  LUT3 n5888_s9 (
    .F(n5888_12),
    .I0(n118_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam n5888_s9.INIT=8'h70;
  LUT4 n5889_s4 (
    .F(n5889_7),
    .I0(n5889_10),
    .I1(n5889_11),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5889_s4.INIT=16'h3500;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(n5889_12),
    .I1(n5889_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5889_s5.INIT=16'h0305;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(n5889_13),
    .I1(n6188_8),
    .I2(n5889_14),
    .I3(n5889_15) 
);
defparam n5889_s6.INIT=16'h7000;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s3.INIT=16'hCACC;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_10),
    .I1(n6188_8),
    .I2(n5890_18),
    .I3(n5890_12) 
);
defparam n5890_s4.INIT=16'h0700;
  LUT3 n5890_s5 (
    .F(n5890_8),
    .I0(n5890_13),
    .I1(n5890_14),
    .I2(n5866_25) 
);
defparam n5890_s5.INIT=8'h70;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n5891_19),
    .I1(n5891_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s4.INIT=16'hFACF;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_21),
    .I1(n5891_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s5.INIT=16'hCFFA;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_21),
    .I1(n6409_11),
    .I2(n5891_19),
    .I3(n6188_8) 
);
defparam n5891_s7.INIT=16'h0777;
  LUT3 n5891_s8 (
    .F(n5891_11),
    .I0(n5891_23),
    .I1(n6411_12),
    .I2(n5891_25) 
);
defparam n5891_s8.INIT=8'h07;
  LUT3 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_18),
    .I1(n6411_10),
    .I2(n5892_26) 
);
defparam n5892_s5.INIT=8'h07;
  LUT4 n5892_s6 (
    .F(n5892_9),
    .I0(n5892_22),
    .I1(n6409_11),
    .I2(n5892_24),
    .I3(n6411_12) 
);
defparam n5892_s6.INIT=16'h0777;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(n5892_20),
    .I1(n5892_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5892_s7.INIT=16'hCA00;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_22),
    .I1(n5892_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5892_s8.INIT=16'h0C0A;
  LUT3 n5892_s9 (
    .F(n5892_12),
    .I0(n122_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam n5892_s9.INIT=8'h70;
  LUT3 n5893_s5 (
    .F(n5893_8),
    .I0(n5893_11),
    .I1(n6411_10),
    .I2(n5893_22) 
);
defparam n5893_s5.INIT=8'h07;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(n5893_13),
    .I1(n6188_8),
    .I2(n5893_14),
    .I3(n6411_12) 
);
defparam n5893_s6.INIT=16'h0777;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(n5893_20),
    .I1(ff_cache0_already_read_14),
    .I2(n5893_15),
    .I3(n5893_18) 
);
defparam n5893_s7.INIT=16'h0B00;
  LUT3 n5894_s5 (
    .F(n5894_8),
    .I0(n5894_22),
    .I1(n6409_11),
    .I2(n5894_26) 
);
defparam n5894_s5.INIT=8'h07;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(n5894_18),
    .I1(n6411_10),
    .I2(n5894_24),
    .I3(n6411_12) 
);
defparam n5894_s6.INIT=16'h0777;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(n5894_22),
    .I1(n5894_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s7.INIT=16'h0C0A;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(n5894_24),
    .I1(n5894_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5894_s8.INIT=16'hCA00;
  LUT3 n5894_s9 (
    .F(n5894_12),
    .I0(n124_9),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam n5894_s9.INIT=8'h70;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_24),
    .I1(n6411_12),
    .I2(n5895_14),
    .I3(n5895_15) 
);
defparam n5895_s5.INIT=16'h7000;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(n5896_10),
    .I1(n5896_11),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s4.INIT=16'h3500;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(n5896_12),
    .I1(n5896_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5896_s5.INIT=16'h0305;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(n5896_10),
    .I1(n6411_12),
    .I2(n5896_14),
    .I3(n5896_15) 
);
defparam n5896_s6.INIT=16'h7000;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_10),
    .I1(n5897_11),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5897_s4.INIT=16'h0C0A;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_12),
    .I1(n5897_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5897_s5.INIT=16'hCA00;
  LUT4 n5897_s6 (
    .F(n5897_9),
    .I0(n5897_11),
    .I1(n6411_12),
    .I2(n5897_14),
    .I3(n5897_15) 
);
defparam n5897_s6.INIT=16'h7000;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5898_26),
    .I1(ff_vram_wdata_31_11),
    .I2(n5871_23),
    .I3(n5866_23) 
);
defparam n5898_s10.INIT=16'h7F00;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(n5898_24),
    .I1(ff_vram_wdata_31_11),
    .I2(n5871_23),
    .I3(n5866_23) 
);
defparam n5898_s11.INIT=16'h7F00;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(n5851_12),
    .I1(n5898_19),
    .I2(n5898_20),
    .I3(n5898_21) 
);
defparam n5898_s12.INIT=16'h0001;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5879_7),
    .I3(n5898_22) 
);
defparam n5898_s13.INIT=16'h00F1;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5899_s10.INIT=16'hAC00;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(n5899_15),
    .I1(n5899_16),
    .I2(n5899_17),
    .I3(n5899_18) 
);
defparam n5899_s11.INIT=16'h0100;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(n5851_12),
    .I1(n5900_15),
    .I2(n5900_16),
    .I3(n5900_17) 
);
defparam n5900_s10.INIT=16'h0001;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5879_7),
    .I3(n5900_18) 
);
defparam n5900_s11.INIT=16'h00F1;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(n5851_12),
    .I1(n5901_15),
    .I2(n5901_16),
    .I3(n5901_17) 
);
defparam n5901_s10.INIT=16'h0001;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5879_7),
    .I3(n5901_18) 
);
defparam n5901_s11.INIT=16'h00F1;
  LUT2 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s10.INIT=4'h1;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s9.INIT=4'h4;
  LUT2 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_14),
    .I0(ff_cache_vram_write),
    .I1(n6693_15) 
);
defparam ff_cache2_already_read_s10.INIT=4'h8;
  LUT3 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(ff_cache1_already_read_9),
    .I2(ff_cache_vram_rdata_en_13) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=8'h0D;
  LUT4 n6693_s10 (
    .F(n6693_16),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_cache_vram_rdata_en_12),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(ff_cache_vram_write) 
);
defparam n6693_s10.INIT=16'h00FE;
  LUT2 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_10),
    .I0(ff_vram_wdata_31_16),
    .I1(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s7.INIT=4'h4;
  LUT2 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_11),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_15) 
);
defparam ff_vram_wdata_31_s8.INIT=4'h8;
  LUT4 ff_cache0_address_15_s9 (
    .F(ff_cache0_address_15_14),
    .I0(n5850_13),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache0_already_read_14),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s9.INIT=16'h007F;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(n5895_13),
    .I1(ff_vram_wdata_31_16),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s7.INIT=16'h7077;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n6695_13),
    .I2(ff_vram_wdata_31_11),
    .I3(n5895_13) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s7.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n5851_18),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_16_s8.INIT=16'h4000;
  LUT3 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(n5022_10),
    .I1(ff_cache0_already_read_18),
    .I2(n6694_15) 
);
defparam ff_cache2_address_16_s9.INIT=8'h07;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n5851_19),
    .I2(ff_vram_wdata_31_11),
    .I3(n5895_10) 
);
defparam ff_cache3_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(n69_3),
    .I1(n5895_10),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_15) 
);
defparam ff_cache3_address_16_s10.INIT=16'h8F00;
  LUT4 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(n5895_10),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_already_read_15),
    .I3(n5643_9) 
);
defparam ff_cache3_data_31_s8.INIT=16'h004F;
  LUT3 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_already_read_14) 
);
defparam ff_cache1_data_en_s6.INIT=8'h0E;
  LUT3 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(n18_3),
    .I1(ff_cache0_address_15_16),
    .I2(n5643_14) 
);
defparam ff_cache0_data_mask_2_s11.INIT=8'h80;
  LUT2 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_address_16_15),
    .I1(n5643_14) 
);
defparam ff_cache3_data_mask_3_s9.INIT=4'h4;
  LUT3 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(n6693_20),
    .I1(n6411_10),
    .I2(ff_cache_vram_rdata_en_24) 
);
defparam ff_cache3_data_mask_3_s10.INIT=8'hE0;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(n355_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_valid_s8.INIT=16'h3A00;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(n5625_9),
    .I1(ff_cache_vram_write),
    .I2(n5284_7),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'h000B;
  LUT3 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_17),
    .I0(n6693_20),
    .I1(n6188_8),
    .I2(ff_cache_vram_rdata_en_24) 
);
defparam ff_cache2_data_mask_3_s12.INIT=8'hE0;
  LUT2 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_15),
    .I1(ff_cache1_data_en) 
);
defparam n6695_s8.INIT=4'h4;
  LUT4 n6695_s9 (
    .F(n6695_14),
    .I0(n6695_16),
    .I1(n6695_17),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_22) 
);
defparam n6695_s9.INIT=16'hE000;
  LUT2 n5850_s8 (
    .F(n5850_13),
    .I0(n5880_9),
    .I1(ff_cache0_data_en) 
);
defparam n5850_s8.INIT=4'h4;
  LUT4 n5850_s9 (
    .F(n5850_14),
    .I0(n5851_19),
    .I1(n6411_10),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5850_s9.INIT=16'h0777;
  LUT4 n5850_s10 (
    .F(n5850_15),
    .I0(n5850_13),
    .I1(n6695_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5850_s10.INIT=16'h0305;
  LUT4 n5850_s11 (
    .F(n5850_16),
    .I0(n5851_18),
    .I1(n5851_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5850_s11.INIT=16'h3500;
  LUT2 n5851_s15 (
    .F(n5851_18),
    .I0(n5851_21),
    .I1(ff_cache2_data_en) 
);
defparam n5851_s15.INIT=4'h4;
  LUT2 n5851_s16 (
    .F(n5851_19),
    .I0(n5890_9),
    .I1(ff_cache3_data_en) 
);
defparam n5851_s16.INIT=4'h4;
  LUT4 n5851_s17 (
    .F(n5851_20),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5851_s17.INIT=16'hAC00;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5852_s13.INIT=16'hAC00;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5853_s13.INIT=16'hAC00;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5854_s10.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5854_s11.INIT=16'hAC00;
  LUT4 n5854_s12 (
    .F(n5854_15),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5854_s12.INIT=16'hAC00;
  LUT3 n5854_s13 (
    .F(n5854_16),
    .I0(n5854_17),
    .I1(n6411_12),
    .I2(n5854_20) 
);
defparam n5854_s13.INIT=8'h07;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5855_s13.INIT=16'hAC00;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5856_s13.INIT=16'hAC00;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5857_s9.INIT=16'hAC00;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5857_s10.INIT=16'hAC00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5857_s11.INIT=16'hAC00;
  LUT3 n5857_s12 (
    .F(n5857_15),
    .I0(n5857_16),
    .I1(n6411_12),
    .I2(n5857_19) 
);
defparam n5857_s12.INIT=8'h07;
  LUT4 n5858_s13 (
    .F(n5858_16),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5858_s13.INIT=16'hAC00;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5859_s9.INIT=16'hAC00;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5859_s10.INIT=16'hAC00;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5859_s11.INIT=16'hAC00;
  LUT3 n5859_s12 (
    .F(n5859_15),
    .I0(n5859_16),
    .I1(n6411_12),
    .I2(n5859_19) 
);
defparam n5859_s12.INIT=8'h07;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5860_s9.INIT=16'hAC00;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5860_s10.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT3 n5860_s12 (
    .F(n5860_15),
    .I0(n5860_16),
    .I1(n6409_11),
    .I2(n5860_19) 
);
defparam n5860_s12.INIT=8'h07;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5861_s13.INIT=16'hAC00;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5862_s9.INIT=16'hAC00;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5862_s10.INIT=16'hAC00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT3 n5862_s12 (
    .F(n5862_15),
    .I0(n5862_16),
    .I1(n6409_11),
    .I2(n5862_19) 
);
defparam n5862_s12.INIT=8'h07;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5863_s13.INIT=16'hAC00;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5864_s13.INIT=16'hAC00;
  LUT4 n5865_s13 (
    .F(n5865_16),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5865_s13.INIT=16'hAC00;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s8.INIT=16'hCACC;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s10.INIT=16'hCACC;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s11.INIT=16'hCACC;
  LUT4 n5866_s12 (
    .F(n5866_15),
    .I0(n5866_13),
    .I1(n6409_11),
    .I2(n5866_14),
    .I3(n6411_12) 
);
defparam n5866_s12.INIT=16'h0777;
  LUT3 n5866_s13 (
    .F(n5866_16),
    .I0(n5866_11),
    .I1(n6188_8),
    .I2(n5866_21) 
);
defparam n5866_s13.INIT=8'h07;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s6.INIT=16'hCACC;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s8.INIT=16'hCACC;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s9.INIT=16'hCACC;
  LUT4 n5867_s10 (
    .F(n5867_13),
    .I0(n5867_9),
    .I1(n6409_11),
    .I2(n5867_12),
    .I3(n6411_10) 
);
defparam n5867_s10.INIT=16'h0777;
  LUT3 n5867_s11 (
    .F(n5867_14),
    .I0(n5867_11),
    .I1(n6411_12),
    .I2(n5867_19) 
);
defparam n5867_s11.INIT=8'h07;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s8.INIT=16'hCACC;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s9.INIT=16'hCACC;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s10.INIT=16'hCACC;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s11.INIT=16'hCACC;
  LUT3 n5871_s12 (
    .F(n5871_15),
    .I0(n5871_14),
    .I1(n6188_8),
    .I2(n5871_19) 
);
defparam n5871_s12.INIT=8'h07;
  LUT4 n5871_s13 (
    .F(n5871_16),
    .I0(n5871_13),
    .I1(n6409_11),
    .I2(n5871_11),
    .I3(n6411_12) 
);
defparam n5871_s13.INIT=16'h0777;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s7.INIT=16'hCACC;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s8.INIT=16'hCACC;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s9.INIT=16'hCACC;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s10.INIT=16'hCACC;
  LUT3 n5872_s11 (
    .F(n5872_14),
    .I0(n5872_11),
    .I1(n6411_12),
    .I2(n5872_18) 
);
defparam n5872_s11.INIT=8'h07;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(n5872_13),
    .I1(n6411_10),
    .I2(n5872_12),
    .I3(n6188_8) 
);
defparam n5872_s12.INIT=16'h0777;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s7.INIT=16'hCACC;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s8.INIT=16'hCACC;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s9.INIT=16'hCACC;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s10.INIT=16'hCACC;
  LUT3 n5874_s11 (
    .F(n5874_14),
    .I0(n5874_13),
    .I1(n6188_8),
    .I2(n5874_18) 
);
defparam n5874_s11.INIT=8'h07;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(n5874_12),
    .I1(n6409_11),
    .I2(n5874_11),
    .I3(n6411_10) 
);
defparam n5874_s12.INIT=16'h0777;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s6.INIT=16'hCACC;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s8.INIT=16'hCACC;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s9.INIT=16'hCACC;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(n5877_11),
    .I1(n6409_11),
    .I2(n5877_12),
    .I3(n6411_10) 
);
defparam n5877_s10.INIT=16'h0777;
  LUT3 n5877_s11 (
    .F(n5877_14),
    .I0(n5877_9),
    .I1(n6188_8),
    .I2(n5877_19) 
);
defparam n5877_s11.INIT=8'h07;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s7.INIT=16'hCACC;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s8.INIT=16'hCACC;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s9.INIT=16'hCACC;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(n5878_10),
    .I1(n6411_10),
    .I2(n5878_12),
    .I3(n6411_12) 
);
defparam n5878_s10.INIT=16'h0777;
  LUT3 n5878_s11 (
    .F(n5878_14),
    .I0(n5878_11),
    .I1(n6409_11),
    .I2(n5878_19) 
);
defparam n5878_s11.INIT=8'h07;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5879_s8.INIT=16'hAC00;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(n5879_16),
    .I1(n6411_10),
    .I2(n5879_17),
    .I3(n6188_8) 
);
defparam n5879_s9.INIT=16'h0777;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5850_13),
    .I3(ff_cache0_already_read_14) 
);
defparam n5879_s10.INIT=16'h5300;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6695_13),
    .I3(n5895_13) 
);
defparam n5879_s11.INIT=16'h5300;
  LUT4 n5879_s12 (
    .F(n5879_15),
    .I0(n5879_17),
    .I1(n5879_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s12.INIT=16'h3500;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5880_s6.INIT=16'h8000;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s7.INIT=16'hCACC;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(n5880_15),
    .I1(n6188_8),
    .I2(n5880_16),
    .I3(n6411_12) 
);
defparam n5880_s9.INIT=16'h0777;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(n5880_15),
    .I1(n5880_10),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5880_s10.INIT=16'hCA00;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(n5880_6),
    .I1(n5880_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s11.INIT=16'h0C0A;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s7.INIT=16'hCACC;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s8.INIT=16'hCACC;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s9.INIT=16'hCACC;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s10.INIT=16'hCACC;
  LUT3 n5881_s11 (
    .F(n5881_14),
    .I0(n5881_13),
    .I1(n6188_8),
    .I2(n5881_18) 
);
defparam n5881_s11.INIT=8'h07;
  LUT4 n5881_s12 (
    .F(n5881_15),
    .I0(n5881_12),
    .I1(n6409_11),
    .I2(n5881_10),
    .I3(n6411_12) 
);
defparam n5881_s12.INIT=16'h0777;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s7.INIT=16'hCACC;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s8.INIT=16'hCACC;
  LUT4 n5882_s9 (
    .F(n5882_12),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s9.INIT=16'hCACC;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s10.INIT=16'hCACC;
  LUT3 n5882_s11 (
    .F(n5882_14),
    .I0(n5882_10),
    .I1(n6188_8),
    .I2(n5882_18) 
);
defparam n5882_s11.INIT=8'h07;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(n5882_12),
    .I1(n6409_11),
    .I2(n5882_11),
    .I3(n6411_10) 
);
defparam n5882_s12.INIT=16'h0777;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s7.INIT=16'hCACC;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s8.INIT=16'hCACC;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s9.INIT=16'hCACC;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s10.INIT=16'hCACC;
  LUT3 n5884_s11 (
    .F(n5884_14),
    .I0(n5884_13),
    .I1(n6411_10),
    .I2(n5884_18) 
);
defparam n5884_s11.INIT=8'h07;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(n5884_10),
    .I1(n6409_11),
    .I2(n5884_12),
    .I3(n6188_8) 
);
defparam n5884_s12.INIT=16'h0777;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s9.INIT=16'hCACC;
  LUT4 n5886_s11 (
    .F(n5886_14),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s11.INIT=16'hCACC;
  LUT4 n5886_s12 (
    .F(n5886_15),
    .I0(n5886_12),
    .I1(n6411_10),
    .I2(n5886_14),
    .I3(n6188_8) 
);
defparam n5886_s12.INIT=16'h0777;
  LUT4 n5886_s13 (
    .F(n5886_16),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5886_s13.INIT=16'hAC00;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s7.INIT=16'hCACC;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s8.INIT=16'hCACC;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s9.INIT=16'hCACC;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s10.INIT=16'hCACC;
  LUT3 n5887_s11 (
    .F(n5887_14),
    .I0(n5887_11),
    .I1(n6411_12),
    .I2(n5887_18) 
);
defparam n5887_s11.INIT=8'h07;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(n5887_10),
    .I1(n6409_11),
    .I2(n5887_13),
    .I3(n6411_10) 
);
defparam n5887_s12.INIT=16'h0777;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s7.INIT=16'hCACC;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s8.INIT=16'hCACC;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s9.INIT=16'hCACC;
  LUT4 n5889_s10 (
    .F(n5889_13),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s10.INIT=16'hCACC;
  LUT3 n5889_s11 (
    .F(n5889_14),
    .I0(n5889_10),
    .I1(n6411_12),
    .I2(n5889_18) 
);
defparam n5889_s11.INIT=8'h07;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(n5889_12),
    .I1(n6409_11),
    .I2(n5889_11),
    .I3(n6411_10) 
);
defparam n5889_s12.INIT=16'h0777;
  LUT4 n5890_s6 (
    .F(n5890_9),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5890_s6.INIT=16'h8000;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s7.INIT=16'hCACC;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(n5890_15),
    .I1(n6409_11),
    .I2(n5890_16),
    .I3(n6411_12) 
);
defparam n5890_s9.INIT=16'h0777;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(n5890_15),
    .I1(n5890_6),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s10.INIT=16'hCFFA;
  LUT4 n5890_s11 (
    .F(n5890_14),
    .I0(n5890_10),
    .I1(n5890_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5890_s11.INIT=16'hFACF;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s8.INIT=16'hCACC;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s10.INIT=16'hCACC;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s11.INIT=16'hCACC;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(n5893_13),
    .I1(n5893_11),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5893_s12.INIT=16'h3500;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s6.INIT=16'hCACC;
  LUT2 n5895_s7 (
    .F(n5895_10),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5895_s7.INIT=4'h8;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(n5895_16),
    .I1(n5895_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s8.INIT=16'h0C0A;
  LUT2 n5895_s10 (
    .F(n5895_13),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5895_s10.INIT=4'h4;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(n5895_16),
    .I1(n6409_11),
    .I2(n5895_9),
    .I3(n6411_10) 
);
defparam n5895_s11.INIT=16'h0777;
  LUT3 n5895_s12 (
    .F(n5895_15),
    .I0(n5895_17),
    .I1(n6188_8),
    .I2(n5895_26) 
);
defparam n5895_s12.INIT=8'h07;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s7.INIT=16'hCACC;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5896_s8.INIT=16'hCACC;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s9.INIT=16'hCACC;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s10.INIT=16'hCACC;
  LUT3 n5896_s11 (
    .F(n5896_14),
    .I0(n5896_13),
    .I1(n6188_8),
    .I2(n5896_18) 
);
defparam n5896_s11.INIT=8'h07;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(n5896_12),
    .I1(n6409_11),
    .I2(n5896_11),
    .I3(n6411_10) 
);
defparam n5896_s12.INIT=16'h0777;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s7.INIT=16'hCACC;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s8.INIT=16'hCACC;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s9.INIT=16'hCACC;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s10.INIT=16'hCACC;
  LUT3 n5897_s11 (
    .F(n5897_14),
    .I0(n5897_10),
    .I1(n6409_11),
    .I2(n5897_18) 
);
defparam n5897_s11.INIT=8'h07;
  LUT4 n5897_s12 (
    .F(n5897_15),
    .I0(n5897_13),
    .I1(n6411_10),
    .I2(n5897_12),
    .I3(n6188_8) 
);
defparam n5897_s12.INIT=16'h0777;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5898_s16.INIT=16'hAC00;
  LUT4 n5898_s17 (
    .F(n5898_20),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5898_s17.INIT=16'hCA00;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5898_s18.INIT=16'hAC00;
  LUT4 n5898_s19 (
    .F(n5898_22),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5898_s19.INIT=16'hAC00;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5899_s12.INIT=16'hAC00;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5899_s13.INIT=16'hAC00;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5899_s14.INIT=16'hCA00;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5879_7),
    .I3(n5851_12) 
);
defparam n5899_s15.INIT=16'h00F1;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5900_s12.INIT=16'hCA00;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5900_s13.INIT=16'hAC00;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5900_s14.INIT=16'hAC00;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5900_s15.INIT=16'hAC00;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n5850_13),
    .I3(n6409_11) 
);
defparam n5901_s12.INIT=16'hCA00;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5901_s13.INIT=16'hAC00;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_19),
    .I3(n6411_10) 
);
defparam n5901_s14.INIT=16'hAC00;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5901_s15.INIT=16'hAC00;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache_vram_rdata_en_28),
    .I1(ff_cache_vram_rdata_en_26),
    .I2(w_cache2_hit),
    .I3(n6693_15) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h3500;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_cache_vram_rdata_en_20),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'hBBF0;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n6695_s10.INIT=16'h8000;
  LUT4 n6695_s11 (
    .F(n6695_16),
    .I0(n5880_9),
    .I1(n5851_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6695_s11.INIT=16'h0C0A;
  LUT4 n6695_s12 (
    .F(n6695_17),
    .I0(n6695_15),
    .I1(n5890_9),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6695_s12.INIT=16'hCA00;
  LUT4 n5851_s18 (
    .F(n5851_21),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5851_s18.INIT=16'h8000;
  LUT4 n5854_s14 (
    .F(n5854_17),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5854_s14.INIT=16'hCACC;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5857_s13.INIT=16'hCACC;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5859_s13.INIT=16'hCACC;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5860_s13.INIT=16'hCACC;
  LUT4 n5862_s13 (
    .F(n5862_16),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5862_s13.INIT=16'hCACC;
  LUT4 n5879_s13 (
    .F(n5879_16),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s13.INIT=16'hCACC;
  LUT4 n5879_s14 (
    .F(n5879_17),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s14.INIT=16'hCACC;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s12.INIT=16'hCACC;
  LUT4 n5880_s13 (
    .F(n5880_16),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s13.INIT=16'hCACC;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s12.INIT=16'hCACC;
  LUT4 n5890_s13 (
    .F(n5890_16),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s13.INIT=16'hCACC;
  LUT4 n5895_s13 (
    .F(n5895_16),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s13.INIT=16'hCACC;
  LUT4 n5895_s14 (
    .F(n5895_17),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s14.INIT=16'hCACC;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_18),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(ff_cache1_already_read_9),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(n6694_15) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'hF200;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(ff_cache_vram_write),
    .I1(n6693_15),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_22) 
);
defparam ff_cache2_already_read_s11.INIT=16'hF800;
  LUT4 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s12.INIT=16'h0800;
  LUT3 ff_vram_wdata_31_s10 (
    .F(ff_vram_wdata_31_14),
    .I0(w_command_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s10.INIT=8'h01;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6188_8),
    .I1(n6411_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT4 ff_busy_s6 (
    .F(ff_busy_12),
    .I0(ff_busy_9),
    .I1(ff_busy_14),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_busy_s6.INIT=16'hFFF4;
  LUT4 ff_vram_wdata_31_s11 (
    .F(ff_vram_wdata_31_16),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_vram_wdata_31_s11.INIT=16'h8000;
  LUT3 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_15),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s10.INIT=8'h80;
  LUT4 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_already_read_s11.INIT=16'h8000;
  LUT4 n5895_s16 (
    .F(n5895_20),
    .I0(n5895_9),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5895_11) 
);
defparam n5895_s16.INIT=16'h007F;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_16),
    .I0(ff_vram_wdata_31_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s10.INIT=16'hFD00;
  LUT4 ff_cache0_address_15_s11 (
    .F(ff_cache0_address_15_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache0_address_15_s11.INIT=16'hEF00;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s11.INIT=16'h0008;
  LUT4 n5893_s14 (
    .F(n5893_18),
    .I0(n5893_14),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache_vram_write) 
);
defparam n5893_s14.INIT=16'h00EF;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h0800;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_14),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache1_already_read_s9.INIT=16'hBF00;
  LUT4 n5895_s17 (
    .F(n5895_22),
    .I0(n5895_24),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5866_25) 
);
defparam n5895_s17.INIT=16'hDF00;
  LUT3 ff_cache1_data_15_s8 (
    .F(ff_cache1_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_14) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_14) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_14) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s4 (
    .F(n5642_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_9),
    .I3(n5643_14) 
);
defparam n5642_s4.INIT=16'h0BFF;
  LUT3 ff_cache1_data_23_s8 (
    .F(ff_cache1_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s8.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_14) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_14) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_14) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s4 (
    .F(n5641_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_14) 
);
defparam n5641_s4.INIT=16'h0BFF;
  LUT3 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s12.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_14) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_14) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_14) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s4 (
    .F(n5640_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_14) 
);
defparam n5640_s4.INIT=16'h07FF;
  LUT3 ff_cache1_data_7_s8 (
    .F(ff_cache1_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_14) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_14) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_14) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s6 (
    .F(n5643_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_14) 
);
defparam n5643_s6.INIT=16'h0EFF;
  LUT3 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_18),
    .I0(ff_cache_vram_write),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s12.INIT=8'h20;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_12),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_18),
    .I0(w_cache2_hit),
    .I1(n1350_4),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_already_read_s12.INIT=16'h1011;
  LUT3 ff_vram_valid_s9 (
    .F(ff_vram_valid_13),
    .I0(ff_cache1_already_read_9),
    .I1(n6693_15),
    .I2(ff_vram_wdata_31_16) 
);
defparam ff_vram_valid_s9.INIT=8'h80;
  LUT4 ff_cache3_already_read_s12 (
    .F(ff_cache3_already_read_19),
    .I0(ff_vram_wdata_31_10),
    .I1(ff_cache1_already_read_9),
    .I2(n6693_15),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s12.INIT=16'h007F;
  LUT4 ff_vram_wdata_31_s12 (
    .F(ff_vram_wdata_31_18),
    .I0(ff_vram_wdata_31_10),
    .I1(ff_cache1_already_read_9),
    .I2(n6693_15),
    .I3(n6697_12) 
);
defparam ff_vram_wdata_31_s12.INIT=16'h4000;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_20),
    .I0(n508_9),
    .I1(ff_cache1_already_read),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'h0D00;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_19),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_12),
    .I3(n5643_14) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'hB000;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s13.INIT=16'hB0BB;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_19),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_write),
    .I3(n6693_15) 
);
defparam ff_cache3_address_16_s12.INIT=16'hB000;
  LUT4 n5898_s20 (
    .F(n5898_24),
    .I0(n5851_18),
    .I1(n5890_9),
    .I2(ff_cache3_data_en),
    .I3(ff_priority[0]) 
);
defparam n5898_s20.INIT=16'h30AA;
  LUT4 n5894_s14 (
    .F(n5894_18),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s14.INIT=16'hCACC;
  LUT4 n5892_s14 (
    .F(n5892_18),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s14.INIT=16'hCACC;
  LUT4 n5888_s14 (
    .F(n5888_18),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s14.INIT=16'hCACC;
  LUT4 n5885_s14 (
    .F(n5885_18),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s14.INIT=16'hCACC;
  LUT4 n5883_s14 (
    .F(n5883_18),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s14.INIT=16'hCACC;
  LUT4 n5876_s13 (
    .F(n5876_17),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s13.INIT=16'hCACC;
  LUT4 n5875_s14 (
    .F(n5875_18),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s14.INIT=16'hCACC;
  LUT4 n5873_s14 (
    .F(n5873_18),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s14.INIT=16'hCACC;
  LUT4 n5870_s14 (
    .F(n5870_18),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s14.INIT=16'hCACC;
  LUT4 n5869_s13 (
    .F(n5869_17),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s13.INIT=16'hCACC;
  LUT4 n5868_s13 (
    .F(n5868_17),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s13.INIT=16'hCACC;
  LUT4 n5866_s15 (
    .F(n5866_19),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s15.INIT=16'hCACC;
  LUT4 n5891_s13 (
    .F(n5891_17),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5890_9),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s13.INIT=16'hCACC;
  LUT4 n5891_s14 (
    .F(n5891_19),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s14.INIT=16'hCACC;
  LUT4 n5885_s15 (
    .F(n5885_20),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s15.INIT=16'hCACC;
  LUT4 n5883_s15 (
    .F(n5883_20),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s15.INIT=16'hCACC;
  LUT4 n5878_s13 (
    .F(n5878_17),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s13.INIT=16'hCACC;
  LUT4 n5876_s14 (
    .F(n5876_19),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s14.INIT=16'hCACC;
  LUT4 n5875_s15 (
    .F(n5875_20),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s15.INIT=16'hCACC;
  LUT4 n5873_s15 (
    .F(n5873_20),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s15.INIT=16'hCACC;
  LUT4 n5868_s14 (
    .F(n5868_19),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s14.INIT=16'hCACC;
  LUT4 n5867_s13 (
    .F(n5867_17),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s13.INIT=16'hCACC;
  LUT4 n5894_s15 (
    .F(n5894_20),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s15.INIT=16'hCACC;
  LUT4 n5892_s15 (
    .F(n5892_20),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s15.INIT=16'hCACC;
  LUT4 n5888_s15 (
    .F(n5888_20),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s15.INIT=16'hCACC;
  LUT4 n5870_s15 (
    .F(n5870_20),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s15.INIT=16'hCACC;
  LUT4 n5869_s14 (
    .F(n5869_19),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_21),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s14.INIT=16'hCACC;
  LUT4 n5898_s21 (
    .F(n5898_26),
    .I0(n5880_9),
    .I1(ff_cache0_data_en),
    .I2(n6695_13),
    .I3(ff_priority[0]) 
);
defparam n5898_s21.INIT=16'hF044;
  LUT4 n5894_s16 (
    .F(n5894_22),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s16.INIT=16'hCACC;
  LUT4 n5892_s16 (
    .F(n5892_22),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s16.INIT=16'hCACC;
  LUT4 n5891_s15 (
    .F(n5891_21),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s15.INIT=16'hCACC;
  LUT4 n5888_s16 (
    .F(n5888_22),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s16.INIT=16'hCACC;
  LUT4 n5886_s14 (
    .F(n5886_18),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s14.INIT=16'hCACC;
  LUT4 n5870_s16 (
    .F(n5870_22),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s16.INIT=16'hCACC;
  LUT4 n5869_s15 (
    .F(n5869_21),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s15.INIT=16'hCACC;
  LUT4 n5893_s15 (
    .F(n5893_20),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s15.INIT=16'hCACC;
  LUT4 n5885_s16 (
    .F(n5885_22),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s16.INIT=16'hCACC;
  LUT4 n5883_s16 (
    .F(n5883_22),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s16.INIT=16'hCACC;
  LUT4 n5876_s15 (
    .F(n5876_21),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s15.INIT=16'hCACC;
  LUT4 n5875_s16 (
    .F(n5875_22),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s16.INIT=16'hCACC;
  LUT4 n5873_s16 (
    .F(n5873_22),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s16.INIT=16'hCACC;
  LUT4 n5868_s15 (
    .F(n5868_21),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5880_9),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s15.INIT=16'hCACC;
  LUT4 n5895_s18 (
    .F(n5895_24),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s18.INIT=16'hCACC;
  LUT4 n5894_s17 (
    .F(n5894_24),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s17.INIT=16'hCACC;
  LUT4 n5892_s17 (
    .F(n5892_24),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s17.INIT=16'hCACC;
  LUT4 n5891_s16 (
    .F(n5891_23),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s16.INIT=16'hCACC;
  LUT4 n5888_s17 (
    .F(n5888_24),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s17.INIT=16'hCACC;
  LUT4 n5886_s15 (
    .F(n5886_20),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s15.INIT=16'hCACC;
  LUT4 n5885_s17 (
    .F(n5885_24),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s17.INIT=16'hCACC;
  LUT4 n5883_s17 (
    .F(n5883_24),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s17.INIT=16'hCACC;
  LUT4 n5879_s15 (
    .F(n5879_19),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s15.INIT=16'hCACC;
  LUT4 n5877_s13 (
    .F(n5877_17),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s13.INIT=16'hCACC;
  LUT4 n5876_s16 (
    .F(n5876_23),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s16.INIT=16'hCACC;
  LUT4 n5875_s17 (
    .F(n5875_24),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s17.INIT=16'hCACC;
  LUT4 n5873_s17 (
    .F(n5873_24),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s17.INIT=16'hCACC;
  LUT4 n5870_s17 (
    .F(n5870_24),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s17.INIT=16'hCACC;
  LUT4 n5869_s16 (
    .F(n5869_23),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s16.INIT=16'hCACC;
  LUT4 n5868_s16 (
    .F(n5868_23),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s16.INIT=16'hCACC;
  LUT4 n5850_s12 (
    .F(n5850_18),
    .I0(n6411_12),
    .I1(n6695_15),
    .I2(ff_cache1_data_en),
    .I3(w_command_vram_write) 
);
defparam n5850_s12.INIT=16'h00DF;
  LUT4 n5897_s14 (
    .F(n5897_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[0]),
    .I3(n5879_7) 
);
defparam n5897_s14.INIT=16'h00F1;
  LUT4 n5896_s14 (
    .F(n5896_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[1]),
    .I3(n5879_7) 
);
defparam n5896_s14.INIT=16'h00F1;
  LUT4 n5895_s19 (
    .F(n5895_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[2]),
    .I3(n5879_7) 
);
defparam n5895_s19.INIT=16'h00F1;
  LUT4 n5889_s14 (
    .F(n5889_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[8]),
    .I3(n5879_7) 
);
defparam n5889_s14.INIT=16'h00F1;
  LUT4 n5887_s14 (
    .F(n5887_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[10]),
    .I3(n5879_7) 
);
defparam n5887_s14.INIT=16'h00F1;
  LUT4 n5884_s14 (
    .F(n5884_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[13]),
    .I3(n5879_7) 
);
defparam n5884_s14.INIT=16'h00F1;
  LUT4 n5882_s14 (
    .F(n5882_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[15]),
    .I3(n5879_7) 
);
defparam n5882_s14.INIT=16'h00F1;
  LUT4 n5881_s14 (
    .F(n5881_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[16]),
    .I3(n5879_7) 
);
defparam n5881_s14.INIT=16'h00F1;
  LUT4 n5878_s14 (
    .F(n5878_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[19]),
    .I3(n5879_7) 
);
defparam n5878_s14.INIT=16'h00F1;
  LUT4 n5877_s14 (
    .F(n5877_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[20]),
    .I3(n5879_7) 
);
defparam n5877_s14.INIT=16'h00F1;
  LUT4 n5874_s14 (
    .F(n5874_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[23]),
    .I3(n5879_7) 
);
defparam n5874_s14.INIT=16'h00F1;
  LUT4 n5872_s14 (
    .F(n5872_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[25]),
    .I3(n5879_7) 
);
defparam n5872_s14.INIT=16'h00F1;
  LUT4 n5871_s15 (
    .F(n5871_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[26]),
    .I3(n5879_7) 
);
defparam n5871_s15.INIT=16'h00F1;
  LUT4 n5867_s14 (
    .F(n5867_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[30]),
    .I3(n5879_7) 
);
defparam n5867_s14.INIT=16'h00F1;
  LUT4 n5866_s16 (
    .F(n5866_21),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[31]),
    .I3(n5879_7) 
);
defparam n5866_s16.INIT=16'h00F1;
  LUT4 n5862_s15 (
    .F(n5862_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[5]),
    .I3(n5879_7) 
);
defparam n5862_s15.INIT=16'h00F1;
  LUT4 n5860_s15 (
    .F(n5860_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[7]),
    .I3(n5879_7) 
);
defparam n5860_s15.INIT=16'h00F1;
  LUT4 n5859_s15 (
    .F(n5859_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[8]),
    .I3(n5879_7) 
);
defparam n5859_s15.INIT=16'h00F1;
  LUT4 n5857_s15 (
    .F(n5857_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[10]),
    .I3(n5879_7) 
);
defparam n5857_s15.INIT=16'h00F1;
  LUT4 n5854_s16 (
    .F(n5854_20),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[13]),
    .I3(n5879_7) 
);
defparam n5854_s16.INIT=16'h00F1;
  LUT4 n5894_s18 (
    .F(n5894_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[3]),
    .I3(n5879_7) 
);
defparam n5894_s18.INIT=16'h00F1;
  LUT4 n5893_s16 (
    .F(n5893_22),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[4]),
    .I3(n5879_7) 
);
defparam n5893_s16.INIT=16'h00F1;
  LUT4 n5892_s18 (
    .F(n5892_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[5]),
    .I3(n5879_7) 
);
defparam n5892_s18.INIT=16'h00F1;
  LUT4 n5891_s17 (
    .F(n5891_25),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[6]),
    .I3(n5879_7) 
);
defparam n5891_s17.INIT=16'h00F1;
  LUT4 n5890_s14 (
    .F(n5890_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[7]),
    .I3(n5879_7) 
);
defparam n5890_s14.INIT=16'h00F1;
  LUT4 n5888_s18 (
    .F(n5888_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[9]),
    .I3(n5879_7) 
);
defparam n5888_s18.INIT=16'h00F1;
  LUT4 n5885_s18 (
    .F(n5885_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[12]),
    .I3(n5879_7) 
);
defparam n5885_s18.INIT=16'h00F1;
  LUT4 n5883_s18 (
    .F(n5883_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[14]),
    .I3(n5879_7) 
);
defparam n5883_s18.INIT=16'h00F1;
  LUT4 n5880_s14 (
    .F(n5880_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[17]),
    .I3(n5879_7) 
);
defparam n5880_s14.INIT=16'h00F1;
  LUT4 n5876_s17 (
    .F(n5876_25),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[21]),
    .I3(n5879_7) 
);
defparam n5876_s17.INIT=16'h00F1;
  LUT4 n5875_s18 (
    .F(n5875_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[22]),
    .I3(n5879_7) 
);
defparam n5875_s18.INIT=16'h00F1;
  LUT4 n5873_s18 (
    .F(n5873_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[24]),
    .I3(n5879_7) 
);
defparam n5873_s18.INIT=16'h00F1;
  LUT4 n5870_s18 (
    .F(n5870_26),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[27]),
    .I3(n5879_7) 
);
defparam n5870_s18.INIT=16'h00F1;
  LUT4 n5869_s17 (
    .F(n5869_25),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[28]),
    .I3(n5879_7) 
);
defparam n5869_s17.INIT=16'h00F1;
  LUT4 n5868_s17 (
    .F(n5868_25),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[29]),
    .I3(n5879_7) 
);
defparam n5868_s17.INIT=16'h00F1;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_21),
    .I0(ff_cache1_data_mask_3_19),
    .I1(ff_cache_vram_rdata_en_24),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'h0004;
  LUT3 ff_cache_vram_rdata_en_s16 (
    .F(ff_cache_vram_rdata_en_22),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=8'h01;
  LUT4 n6693_s11 (
    .F(n6693_18),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s11.INIT=16'h0111;
  LUT3 ff_cache_vram_rdata_en_s17 (
    .F(ff_cache_vram_rdata_en_24),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_vram_wdata_31_14) 
);
defparam ff_cache_vram_rdata_en_s17.INIT=8'h70;
  LUT4 n5897_s15 (
    .F(n5897_20),
    .I0(n5897_9),
    .I1(n127_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5897_s15.INIT=16'h3AAA;
  LUT4 n5896_s15 (
    .F(n5896_20),
    .I0(n5896_9),
    .I1(n126_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5896_s15.INIT=16'h3AAA;
  LUT4 n5889_s15 (
    .F(n5889_20),
    .I0(n5889_9),
    .I1(n119_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5889_s15.INIT=16'h3AAA;
  LUT4 n5887_s15 (
    .F(n5887_20),
    .I0(n5887_9),
    .I1(n117_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5887_s15.INIT=16'h3AAA;
  LUT4 n5884_s15 (
    .F(n5884_20),
    .I0(n5884_9),
    .I1(n114_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5884_s15.INIT=16'h3AAA;
  LUT4 n5882_s15 (
    .F(n5882_20),
    .I0(n5882_9),
    .I1(n112_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5882_s15.INIT=16'h3AAA;
  LUT4 n5881_s15 (
    .F(n5881_20),
    .I0(n5881_9),
    .I1(n111_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5881_s15.INIT=16'h3AAA;
  LUT4 n5874_s15 (
    .F(n5874_20),
    .I0(n5874_9),
    .I1(n104_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5874_s15.INIT=16'h3AAA;
  LUT4 n5872_s15 (
    .F(n5872_20),
    .I0(n5872_9),
    .I1(n102_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5872_s15.INIT=16'h3AAA;
  LUT4 n5871_s16 (
    .F(n5871_21),
    .I0(n5871_10),
    .I1(n101_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5871_s16.INIT=16'h3AAA;
  LUT3 n5871_s17 (
    .F(n5871_23),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache_vram_rdata_en_22) 
);
defparam n5871_s17.INIT=8'h70;
  LUT4 n5866_s17 (
    .F(n5866_23),
    .I0(ff_cache_vram_rdata_en_22),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s17.INIT=16'h0777;
  LUT4 n5886_s16 (
    .F(n5886_22),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[11]),
    .I3(n5886_15) 
);
defparam n5886_s16.INIT=16'h6F00;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_12),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n6693_20) 
);
defparam ff_cache0_data_en_s6.INIT=16'h00BF;
  LUT4 ff_cache0_already_read_s13 (
    .F(ff_cache0_already_read_20),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_already_read_s13.INIT=16'h1000;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6694_s7.INIT=16'h0100;
  LUT4 n6697_s6 (
    .F(n6697_12),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6697_s6.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_en_s18 (
    .F(ff_cache_vram_rdata_en_26),
    .I0(ff_cache2_already_read),
    .I1(n550_6),
    .I2(n550_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s18.INIT=16'h5044;
  LUT4 ff_cache_vram_rdata_en_s19 (
    .F(ff_cache_vram_rdata_en_28),
    .I0(ff_cache3_already_read),
    .I1(n592_6),
    .I2(n592_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s19.INIT=16'h5044;
  LUT4 ff_cache0_data_mask_0_s8 (
    .F(ff_cache0_data_mask_0_14),
    .I0(n5022_10),
    .I1(ff_cache0_already_read_18),
    .I2(n6694_15),
    .I3(ff_cache0_address_15_14) 
);
defparam ff_cache0_data_mask_0_s8.INIT=16'h00F8;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_vram_wdata_31_10),
    .I1(n5022_10),
    .I2(ff_cache0_already_read_18),
    .I3(n6694_15) 
);
defparam ff_vram_address_16_s12.INIT=16'h5540;
  LUT4 ff_cache0_data_mask_3_s7 (
    .F(ff_cache0_data_mask_3_13),
    .I0(ff_cache0_data_mask_3_11),
    .I1(ff_cache0_data_en_12),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache_vram_rdata_en_24) 
);
defparam ff_cache0_data_mask_3_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_mask_1_s7 (
    .F(ff_cache0_data_mask_1_13),
    .I0(ff_cache0_data_mask_1_11),
    .I1(ff_cache0_data_en_12),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache_vram_rdata_en_24) 
);
defparam ff_cache0_data_mask_1_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_20),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_en_12),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache_vram_rdata_en_24) 
);
defparam ff_cache0_data_mask_2_s13.INIT=16'h0100;
  LUT4 ff_cache0_already_read_s14 (
    .F(ff_cache0_already_read_22),
    .I0(n6693_20),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_vram_wdata_31_14) 
);
defparam ff_cache0_already_read_s14.INIT=16'h2A00;
  LUT4 ff_busy_s7 (
    .F(ff_busy_14),
    .I0(w_command_vram_valid),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_cache_vram_rdata_en_22) 
);
defparam ff_busy_s7.INIT=16'h1500;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n6693_s12 (
    .F(n6693_20),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6693_s12.INIT=16'h0001;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_17),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache3_address_16_11) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h0100;
  LUT4 n5643_s7 (
    .F(n5643_14),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache0_already_read_20) 
);
defparam n5643_s7.INIT=16'h0100;
  LUT4 n5866_s18 (
    .F(n5866_25),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5866_s18.INIT=16'h0001;
  LUT4 ff_cache0_data_mask_2_s14 (
    .F(ff_cache0_data_mask_2_22),
    .I0(ff_cache0_already_read_16),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache0_data_mask_2_s14.INIT=16'h0001;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(ff_cache2_already_read_18),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h0001;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_20),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_13),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_12),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  INV n5023_s3 (
    .O(n5023_8),
    .I(w_cache_vram_rdata_en) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1649_4,
  n1639_4,
  w_register_write,
  n1679_4,
  n1673_4,
  ff_reset_n2_1,
  w_vram_interleave,
  w_sprite_mode2_4,
  w_4colors_mode_5,
  w_4colors_mode,
  n354_12,
  ff_port1,
  ff_bus_write,
  ff_busy,
  ff_bus_valid,
  w_command_vram_rdata_en,
  n355_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  ff_color_latched,
  w_status_command_execute,
  w_status_border_detect,
  n1705_105,
  w_next_0_6,
  w_next_0_7,
  n1709_105,
  w_next_0_9,
  ff_border_detect_14,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1649_4;
input n1639_4;
input w_register_write;
input n1679_4;
input n1673_4;
input ff_reset_n2_1;
input w_vram_interleave;
input w_sprite_mode2_4;
input w_4colors_mode_5;
input w_4colors_mode;
input n354_12;
input ff_port1;
input ff_bus_write;
input ff_busy;
input ff_bus_valid;
input w_command_vram_rdata_en;
input n355_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:0] reg_screen_mode;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output ff_color_latched;
output w_status_command_execute;
output w_status_border_detect;
output n1705_105;
output w_next_0_6;
output w_next_0_7;
output n1709_105;
output w_next_0_9;
output ff_border_detect_14;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1358_6;
wire n1358_7;
wire n1359_6;
wire n1359_7;
wire n263_4;
wire n264_4;
wire n265_4;
wire n266_4;
wire n267_4;
wire n268_4;
wire n269_4;
wire n270_4;
wire n271_4;
wire n305_3;
wire n313_3;
wire n366_3;
wire n367_3;
wire n368_3;
wire n369_3;
wire n370_3;
wire n371_3;
wire n372_3;
wire n373_3;
wire n374_3;
wire n375_3;
wire n571_6;
wire n572_6;
wire n573_6;
wire n574_6;
wire n575_6;
wire n576_6;
wire n577_6;
wire n578_6;
wire n579_6;
wire n606_3;
wire n614_3;
wire n689_3;
wire n690_3;
wire n691_3;
wire n692_3;
wire n693_3;
wire n694_3;
wire n695_3;
wire n696_3;
wire n697_3;
wire n698_3;
wire n954_3;
wire n955_3;
wire n956_3;
wire n957_3;
wire n958_3;
wire n959_3;
wire n960_3;
wire n961_3;
wire n962_3;
wire n995_4;
wire n997_4;
wire n1084_3;
wire n1085_3;
wire n1086_3;
wire n1087_3;
wire n1088_3;
wire n1089_3;
wire n1090_3;
wire n1091_3;
wire n1092_3;
wire n1093_3;
wire n1142_3;
wire n1143_3;
wire n1144_3;
wire n1145_3;
wire n1146_3;
wire n1147_3;
wire n1148_3;
wire n1149_3;
wire n1797_9;
wire n1798_8;
wire n1799_10;
wire n1693_149;
wire n1699_107;
wire n1700_102;
wire n1701_102;
wire n1702_102;
wire n1703_102;
wire n1704_102;
wire n1705_102;
wire n1706_102;
wire n1707_102;
wire n1708_102;
wire n1710_102;
wire n1712_102;
wire n1713_102;
wire n1714_102;
wire n1715_102;
wire n1730_97;
wire n1731_95;
wire ff_color_latched_8;
wire ff_command_execute_6;
wire n1793_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_flush_start_11;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_1_11;
wire ff_next_state_5_11;
wire ff_state_2_11;
wire ff_count_valid_11;
wire ff_cache_vram_valid_14;
wire ff_cache_vram_write_14;
wire n1729_100;
wire n1724_109;
wire n1681_145;
wire n1732_16;
wire n1375_7;
wire n1374_7;
wire n1373_7;
wire n1372_7;
wire n1348_9;
wire n1141_7;
wire n1140_7;
wire n1689_93;
wire n1688_92;
wire n1687_90;
wire n1686_90;
wire n1685_90;
wire n1684_90;
wire n1683_90;
wire n1682_92;
wire n1794_13;
wire n1793_10;
wire n1792_12;
wire n1727_105;
wire n1690_95;
wire ff_xsel_1_12;
wire ff_state_0_13;
wire ff_cache_vram_address_16_14;
wire ff_state_4_12;
wire ff_state_3_12;
wire n1692_144;
wire n1728_118;
wire w_next_0_5;
wire n2352_4;
wire n263_5;
wire n263_6;
wire n264_5;
wire n265_5;
wire n266_5;
wire n267_5;
wire n268_5;
wire n269_5;
wire n270_5;
wire n271_5;
wire n305_4;
wire n606_4;
wire n2589_4;
wire n954_4;
wire n954_6;
wire n955_4;
wire n955_6;
wire n956_4;
wire n956_5;
wire n957_4;
wire n957_5;
wire n957_6;
wire n958_4;
wire n958_5;
wire n959_5;
wire n960_4;
wire n960_5;
wire n961_4;
wire n961_5;
wire n962_4;
wire n962_5;
wire n995_5;
wire n1085_4;
wire n1087_4;
wire n1088_4;
wire n1089_4;
wire n1091_4;
wire n1142_4;
wire n1143_4;
wire n1144_4;
wire n1145_4;
wire n1146_4;
wire n1147_4;
wire n1148_4;
wire n1149_4;
wire n1784_7;
wire n1797_10;
wire n1797_12;
wire n1797_13;
wire n1798_9;
wire n1798_10;
wire n1798_11;
wire n1798_12;
wire n1799_11;
wire n1799_12;
wire n1799_13;
wire n1693_150;
wire n1693_151;
wire n1693_152;
wire n1699_108;
wire n1699_109;
wire n1700_103;
wire n1700_104;
wire n1701_103;
wire n1701_104;
wire n1702_103;
wire n1702_104;
wire n1703_103;
wire n1703_104;
wire n1704_103;
wire n1704_104;
wire n1705_103;
wire n1705_104;
wire n1706_103;
wire n1707_103;
wire n1709_103;
wire n1709_104;
wire n1710_103;
wire n1710_104;
wire n1711_103;
wire n1712_103;
wire n1712_104;
wire n1713_103;
wire n1713_104;
wire n1714_103;
wire n1714_104;
wire n1715_103;
wire n1715_104;
wire ff_sx_9_9;
wire ff_color_latched_9;
wire ff_command_execute_7;
wire n1793_12;
wire n1793_13;
wire ff_source_7_8;
wire ff_dx_8_9;
wire ff_cache_flush_start_12;
wire ff_cache_flush_start_13;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_14;
wire ff_state_5_12;
wire ff_state_5_14;
wire ff_count_valid_13;
wire ff_cache_vram_valid_15;
wire ff_cache_vram_write_15;
wire ff_cache_vram_write_16;
wire n1726_110;
wire n1726_111;
wire n1726_112;
wire n1681_146;
wire n1681_147;
wire n1375_8;
wire n1374_8;
wire n1141_8;
wire n1689_95;
wire n1688_94;
wire n1687_91;
wire n1687_92;
wire n1687_93;
wire n1686_91;
wire n1686_92;
wire n1686_93;
wire n1686_94;
wire n1685_91;
wire n1685_92;
wire n1684_91;
wire n1684_92;
wire n1684_93;
wire n1683_91;
wire n1683_92;
wire n1683_93;
wire n1682_93;
wire n1682_94;
wire n1682_95;
wire n1794_15;
wire n1794_17;
wire n1793_14;
wire n1792_13;
wire n1792_14;
wire n1727_106;
wire n1727_107;
wire n1727_108;
wire n1690_96;
wire n1690_97;
wire n1690_98;
wire ff_state_0_14;
wire ff_state_0_15;
wire ff_cache_vram_address_16_15;
wire ff_cache_vram_address_16_16;
wire ff_state_4_13;
wire ff_state_3_13;
wire n1692_146;
wire n263_7;
wire n263_8;
wire n606_5;
wire n954_7;
wire n954_8;
wire n954_9;
wire n956_6;
wire n956_7;
wire n957_7;
wire n957_8;
wire n957_9;
wire n958_6;
wire n959_6;
wire n960_6;
wire n961_6;
wire n961_7;
wire n962_6;
wire n962_7;
wire n995_6;
wire n1084_5;
wire n1086_5;
wire n1797_14;
wire n1797_15;
wire n1797_16;
wire n1797_17;
wire n1797_20;
wire n1797_21;
wire n1798_13;
wire n1798_14;
wire n1798_15;
wire n1798_16;
wire n1798_17;
wire n1798_19;
wire n1798_20;
wire n1798_21;
wire n1799_14;
wire n1799_15;
wire n1799_16;
wire n1799_17;
wire n1799_18;
wire n1693_156;
wire n1708_104;
wire n1708_105;
wire n1710_106;
wire n1715_105;
wire ff_color_latched_10;
wire n1793_15;
wire n1793_16;
wire n1793_17;
wire ff_source_7_9;
wire ff_cache_flush_start_14;
wire ff_cache_flush_start_15;
wire ff_cache_vram_wdata_7_15;
wire ff_cache_vram_wdata_7_16;
wire ff_cache_vram_wdata_7_17;
wire ff_state_5_15;
wire ff_state_5_16;
wire ff_count_valid_14;
wire n1726_113;
wire n1681_148;
wire n1375_9;
wire n1374_9;
wire n1141_9;
wire n1141_10;
wire n1141_11;
wire n1689_96;
wire n1689_97;
wire n1689_98;
wire n1688_95;
wire n1688_96;
wire n1687_94;
wire n1687_95;
wire n1687_96;
wire n1686_95;
wire n1686_96;
wire n1686_97;
wire n1686_99;
wire n1685_93;
wire n1685_94;
wire n1684_94;
wire n1684_95;
wire n1684_96;
wire n1683_94;
wire n1683_95;
wire n1683_96;
wire n1683_97;
wire n1682_96;
wire n1682_97;
wire n1682_98;
wire n1794_18;
wire n1794_19;
wire n1794_20;
wire n1794_21;
wire n1793_18;
wire n1793_19;
wire n1792_15;
wire ff_state_4_14;
wire n1692_147;
wire n1692_150;
wire n263_9;
wire n263_11;
wire n955_8;
wire n957_10;
wire n959_8;
wire n961_8;
wire n962_8;
wire n995_7;
wire n1798_22;
wire n1799_19;
wire n1799_20;
wire n1799_21;
wire ff_cache_flush_start_17;
wire n1689_99;
wire n1689_100;
wire n1689_101;
wire n1688_97;
wire n1688_98;
wire n1687_97;
wire n1687_98;
wire n1686_100;
wire n1685_95;
wire n1685_96;
wire n1684_97;
wire n1684_99;
wire n1683_98;
wire n1683_99;
wire n1683_100;
wire n1682_99;
wire n1682_100;
wire n1794_23;
wire n1793_20;
wire n1793_21;
wire n1793_22;
wire n1793_23;
wire n1798_23;
wire n1798_24;
wire n1798_25;
wire n1689_102;
wire n1689_103;
wire n1688_99;
wire n1687_99;
wire n1686_102;
wire n1686_103;
wire n1685_97;
wire n1685_98;
wire n1684_100;
wire n1682_102;
wire n1710_109;
wire n1797_23;
wire ff_border_detect_10;
wire n571_9;
wire n1084_7;
wire n1086_7;
wire n1090_6;
wire n1370_9;
wire n1371_9;
wire n1794_25;
wire n955_10;
wire n959_10;
wire n1372_10;
wire n1368_9;
wire n1373_10;
wire n1369_9;
wire ff_xsel_1_15;
wire n1699_113;
wire ff_next_state_0_16;
wire n1725_106;
wire n2696_5;
wire n2458_5;
wire n1708_107;
wire ff_state_4_17;
wire n1693_159;
wire n1693_161;
wire n959_12;
wire n2704_5;
wire n2457_5;
wire n1319_5;
wire ff_sx_9_11;
wire n1693_163;
wire n1726_115;
wire n955_12;
wire n2590_5;
wire n2353_5;
wire ff_border_detect_12;
wire n1692_154;
wire n1692_156;
wire n2589_6;
wire n2352_6;
wire ff_cache_vram_address_16_19;
wire n1732_19;
wire ff_state_5_20;
wire ff_next_state_0_20;
wire ff_cache_vram_wdata_7_19;
wire n1692_158;
wire ff_color_latched_13;
wire n1693_165;
wire n1797_25;
wire n1682_104;
wire n1683_103;
wire n1686_105;
wire n1724_114;
wire ff_source_7_15;
wire n1725_108;
wire n1793_25;
wire n1730_100;
wire ff_cache_flush_start_19;
wire n1798_27;
wire n1688_101;
wire n1689_105;
wire n1797_27;
wire ff_state_5_22;
wire ff_source_7_17;
wire n1794_27;
wire n1791_7;
wire n1790_7;
wire n1789_7;
wire n1788_7;
wire n1787_7;
wire n1786_7;
wire n1785_7;
wire n1784_9;
wire n262_9;
wire ff_next_state_0_22;
wire ff_count_valid_16;
wire n1692_160;
wire n1692_162;
wire n1794_29;
wire ff_state_5_24;
wire n1711_105;
wire n1709_107;
wire n1376_10;
wire ff_read_pixel_7_15;
wire n1377_10;
wire n1378_10;
wire n1379_10;
wire n1380_10;
wire n1380_12;
wire n1381_10;
wire n1381_12;
wire n1382_10;
wire n1383_10;
wire n954_11;
wire n954_12;
wire ff_next_state_0_24;
wire n1684_102;
wire ff_source_7_19;
wire n263_16;
wire n1686_107;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1119_1;
wire n1119_2;
wire n1118_1;
wire n1118_2;
wire n1117_1;
wire n1117_2;
wire n1116_1;
wire n1116_2;
wire n1115_1;
wire n1115_2;
wire n1114_1;
wire n1114_2;
wire n1113_1;
wire n1113_2;
wire n1112_1;
wire n1112_2;
wire n1111_1;
wire n1111_2;
wire n1110_1;
wire n1110_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1200_9;
wire n926_2;
wire n926_3;
wire n925_2;
wire n925_3;
wire n924_2;
wire n924_3;
wire n923_2;
wire n923_3;
wire n922_2;
wire n922_3;
wire n921_2;
wire n921_3;
wire n920_2;
wire n920_3;
wire n919_2;
wire n919_3;
wire n1533_1_SUM;
wire n1533_3;
wire n1534_1_SUM;
wire n1534_3;
wire n1535_1_SUM;
wire n1535_3;
wire n1536_1_SUM;
wire n1536_3;
wire n1537_1_SUM;
wire n1537_3;
wire n1538_1_SUM;
wire n1538_3;
wire n1539_1_SUM;
wire n1539_3;
wire n1540_1_SUM;
wire n1540_3;
wire n1358_9;
wire n1359_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_vram_rdata_en;
wire n5284_7;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [8:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1358_s6 (
    .F(n1358_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1358_s6.INIT=8'hCA;
  LUT3 n1358_s7 (
    .F(n1358_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1358_s7.INIT=8'hCA;
  LUT3 n1359_s6 (
    .F(n1359_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1359_s6.INIT=8'hCA;
  LUT3 n1359_s7 (
    .F(n1359_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1359_s7.INIT=8'hCA;
  LUT3 n263_s1 (
    .F(n263_4),
    .I0(n263_5),
    .I1(w_next_sx[8]),
    .I2(n263_6) 
);
defparam n263_s1.INIT=8'hCA;
  LUT3 n264_s1 (
    .F(n264_4),
    .I0(n264_5),
    .I1(w_next_sx[7]),
    .I2(n263_6) 
);
defparam n264_s1.INIT=8'hCA;
  LUT3 n265_s1 (
    .F(n265_4),
    .I0(n265_5),
    .I1(w_next_sx[6]),
    .I2(n263_6) 
);
defparam n265_s1.INIT=8'hCA;
  LUT3 n266_s1 (
    .F(n266_4),
    .I0(n266_5),
    .I1(w_next_sx[5]),
    .I2(n263_6) 
);
defparam n266_s1.INIT=8'hCA;
  LUT3 n267_s1 (
    .F(n267_4),
    .I0(n267_5),
    .I1(w_next_sx[4]),
    .I2(n263_6) 
);
defparam n267_s1.INIT=8'hCA;
  LUT3 n268_s1 (
    .F(n268_4),
    .I0(n268_5),
    .I1(w_next_sx[3]),
    .I2(n263_6) 
);
defparam n268_s1.INIT=8'hCA;
  LUT3 n269_s1 (
    .F(n269_4),
    .I0(n269_5),
    .I1(w_next_sx[2]),
    .I2(n263_6) 
);
defparam n269_s1.INIT=8'hCA;
  LUT3 n270_s1 (
    .F(n270_4),
    .I0(n270_5),
    .I1(w_next_sx[1]),
    .I2(n263_6) 
);
defparam n270_s1.INIT=8'hCA;
  LUT3 n271_s1 (
    .F(n271_4),
    .I0(n271_5),
    .I1(w_next_sx[0]),
    .I2(n263_6) 
);
defparam n271_s1.INIT=8'hCA;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(n2352_4),
    .I1(n1649_4),
    .I2(n305_4) 
);
defparam n305_s0.INIT=8'hF8;
  LUT3 n313_s0 (
    .F(n313_3),
    .I0(n2352_4),
    .I1(n1639_4),
    .I2(n305_4) 
);
defparam n313_s0.INIT=8'hF8;
  LUT3 n366_s0 (
    .F(n366_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n366_s0.INIT=8'hCA;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n367_s0.INIT=8'hCA;
  LUT3 n368_s0 (
    .F(n368_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n368_s0.INIT=8'hCA;
  LUT3 n369_s0 (
    .F(n369_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n369_s0.INIT=8'hCA;
  LUT3 n370_s0 (
    .F(n370_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n370_s0.INIT=8'hCA;
  LUT3 n371_s0 (
    .F(n371_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n371_s0.INIT=8'hCA;
  LUT3 n372_s0 (
    .F(n372_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n372_s0.INIT=8'hCA;
  LUT3 n373_s0 (
    .F(n373_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n373_s0.INIT=8'hCA;
  LUT3 n374_s0 (
    .F(n374_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n374_s0.INIT=8'hCA;
  LUT3 n375_s0 (
    .F(n375_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n375_s0.INIT=8'hCA;
  LUT3 n571_s3 (
    .F(n571_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n571_9) 
);
defparam n571_s3.INIT=8'hAC;
  LUT3 n572_s3 (
    .F(n572_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n571_9) 
);
defparam n572_s3.INIT=8'hAC;
  LUT3 n573_s3 (
    .F(n573_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n571_9) 
);
defparam n573_s3.INIT=8'hAC;
  LUT3 n574_s3 (
    .F(n574_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n571_9) 
);
defparam n574_s3.INIT=8'hAC;
  LUT3 n575_s3 (
    .F(n575_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n571_9) 
);
defparam n575_s3.INIT=8'hAC;
  LUT3 n576_s3 (
    .F(n576_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n571_9) 
);
defparam n576_s3.INIT=8'hAC;
  LUT3 n577_s3 (
    .F(n577_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n571_9) 
);
defparam n577_s3.INIT=8'hAC;
  LUT3 n578_s3 (
    .F(n578_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n571_9) 
);
defparam n578_s3.INIT=8'hAC;
  LUT3 n579_s3 (
    .F(n579_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n571_9) 
);
defparam n579_s3.INIT=8'hAC;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(n2352_4),
    .I1(n1679_4),
    .I2(n606_4) 
);
defparam n606_s0.INIT=8'hF8;
  LUT3 n614_s0 (
    .F(n614_3),
    .I0(n2352_4),
    .I1(n1673_4),
    .I2(n606_4) 
);
defparam n614_s0.INIT=8'hF8;
  LUT3 n689_s0 (
    .F(n689_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n689_s0.INIT=8'hCA;
  LUT3 n690_s0 (
    .F(n690_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n690_s0.INIT=8'hCA;
  LUT3 n691_s0 (
    .F(n691_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n691_s0.INIT=8'hCA;
  LUT3 n692_s0 (
    .F(n692_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n692_s0.INIT=8'hCA;
  LUT3 n693_s0 (
    .F(n693_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n693_s0.INIT=8'hCA;
  LUT3 n694_s0 (
    .F(n694_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n694_s0.INIT=8'hCA;
  LUT3 n695_s0 (
    .F(n695_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n695_s0.INIT=8'hCA;
  LUT3 n696_s0 (
    .F(n696_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n696_s0.INIT=8'hCA;
  LUT3 n697_s0 (
    .F(n697_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n697_s0.INIT=8'hCA;
  LUT3 n698_s0 (
    .F(n698_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n698_s0.INIT=8'hCA;
  LUT3 n954_s0 (
    .F(n954_3),
    .I0(n954_4),
    .I1(n954_11),
    .I2(n954_6) 
);
defparam n954_s0.INIT=8'hCA;
  LUT4 n955_s0 (
    .F(n955_3),
    .I0(n955_4),
    .I1(n955_12),
    .I2(n955_6),
    .I3(n954_6) 
);
defparam n955_s0.INIT=16'h0FDD;
  LUT3 n956_s0 (
    .F(n956_3),
    .I0(n956_4),
    .I1(n956_5),
    .I2(ff_start) 
);
defparam n956_s0.INIT=8'h35;
  LUT4 n957_s0 (
    .F(n957_3),
    .I0(n957_4),
    .I1(reg_nx[5]),
    .I2(n957_5),
    .I3(n957_6) 
);
defparam n957_s0.INIT=16'h007D;
  LUT3 n958_s0 (
    .F(n958_3),
    .I0(n958_4),
    .I1(n958_5),
    .I2(n954_6) 
);
defparam n958_s0.INIT=8'h35;
  LUT4 n959_s0 (
    .F(n959_3),
    .I0(n957_4),
    .I1(reg_nx[3]),
    .I2(n959_12),
    .I3(n959_5) 
);
defparam n959_s0.INIT=16'h007D;
  LUT4 n960_s0 (
    .F(n960_3),
    .I0(n960_4),
    .I1(n955_12),
    .I2(n960_5),
    .I3(n954_6) 
);
defparam n960_s0.INIT=16'h0FDD;
  LUT3 n961_s0 (
    .F(n961_3),
    .I0(n961_4),
    .I1(n961_5),
    .I2(ff_start) 
);
defparam n961_s0.INIT=8'hCA;
  LUT3 n962_s0 (
    .F(n962_3),
    .I0(n962_4),
    .I1(n962_5),
    .I2(ff_start) 
);
defparam n962_s0.INIT=8'h35;
  LUT3 n995_s1 (
    .F(n995_4),
    .I0(n2589_4),
    .I1(n1649_4),
    .I2(n995_5) 
);
defparam n995_s1.INIT=8'hF8;
  LUT3 n997_s1 (
    .F(n997_4),
    .I0(n2589_4),
    .I1(n1639_4),
    .I2(n995_5) 
);
defparam n997_s1.INIT=8'hF8;
  LUT3 n1084_s0 (
    .F(n1084_3),
    .I0(n1084_7),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1084_s0.INIT=8'hC5;
  LUT3 n1085_s0 (
    .F(n1085_3),
    .I0(n1085_4),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1085_s0.INIT=8'hC5;
  LUT4 n1086_s0 (
    .F(n1086_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1086_7),
    .I3(w_register_write) 
);
defparam n1086_s0.INIT=16'hAA3C;
  LUT3 n1087_s0 (
    .F(n1087_3),
    .I0(n1087_4),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1087_s0.INIT=8'hCA;
  LUT4 n1088_s0 (
    .F(n1088_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1088_4),
    .I3(w_register_write) 
);
defparam n1088_s0.INIT=16'hAA3C;
  LUT4 n1089_s0 (
    .F(n1089_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1089_4),
    .I3(w_register_write) 
);
defparam n1089_s0.INIT=16'hAA3C;
  LUT3 n1090_s0 (
    .F(n1090_3),
    .I0(n1090_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1090_s0.INIT=8'hC5;
  LUT4 n1091_s0 (
    .F(n1091_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1091_4),
    .I3(w_register_write) 
);
defparam n1091_s0.INIT=16'hAA3C;
  LUT4 n1092_s0 (
    .F(n1092_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1092_s0.INIT=16'hAAC3;
  LUT3 n1093_s0 (
    .F(n1093_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1093_s0.INIT=8'hC5;
  LUT3 n1142_s0 (
    .F(n1142_3),
    .I0(n1142_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1142_s0.INIT=8'hCA;
  LUT3 n1143_s0 (
    .F(n1143_3),
    .I0(n1143_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1143_s0.INIT=8'hCA;
  LUT3 n1144_s0 (
    .F(n1144_3),
    .I0(n1144_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1144_s0.INIT=8'hCA;
  LUT3 n1145_s0 (
    .F(n1145_3),
    .I0(n1145_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1145_s0.INIT=8'hCA;
  LUT3 n1146_s0 (
    .F(n1146_3),
    .I0(n1146_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1146_s0.INIT=8'hCA;
  LUT3 n1147_s0 (
    .F(n1147_3),
    .I0(n1147_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1147_s0.INIT=8'hCA;
  LUT3 n1148_s0 (
    .F(n1148_3),
    .I0(n1148_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1148_s0.INIT=8'hCA;
  LUT3 n1149_s0 (
    .F(n1149_3),
    .I0(n1149_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1149_s0.INIT=8'hCA;
  LUT4 n1797_s6 (
    .F(n1797_9),
    .I0(n1797_10),
    .I1(n1797_27),
    .I2(n1797_12),
    .I3(n1797_13) 
);
defparam n1797_s6.INIT=16'hEF00;
  LUT4 n1798_s5 (
    .F(n1798_8),
    .I0(n1798_9),
    .I1(n1798_10),
    .I2(n1798_11),
    .I3(n1798_12) 
);
defparam n1798_s5.INIT=16'h4F00;
  LUT3 n1799_s7 (
    .F(n1799_10),
    .I0(n1799_11),
    .I1(n1799_12),
    .I2(n1799_13) 
);
defparam n1799_s7.INIT=8'h0B;
  LUT4 n1693_s109 (
    .F(n1693_149),
    .I0(n1693_150),
    .I1(n1693_151),
    .I2(n1798_11),
    .I3(n1693_152) 
);
defparam n1693_s109.INIT=16'hFFB0;
  LUT3 n1699_s103 (
    .F(n1699_107),
    .I0(n1699_108),
    .I1(n1699_109),
    .I2(n1699_113) 
);
defparam n1699_s103.INIT=8'hCA;
  LUT3 n1700_s98 (
    .F(n1700_102),
    .I0(n1700_103),
    .I1(n1700_104),
    .I2(n1699_113) 
);
defparam n1700_s98.INIT=8'hCA;
  LUT3 n1701_s98 (
    .F(n1701_102),
    .I0(n1701_103),
    .I1(n1701_104),
    .I2(n1699_113) 
);
defparam n1701_s98.INIT=8'hCA;
  LUT3 n1702_s98 (
    .F(n1702_102),
    .I0(n1702_103),
    .I1(n1702_104),
    .I2(n1699_113) 
);
defparam n1702_s98.INIT=8'hCA;
  LUT3 n1703_s98 (
    .F(n1703_102),
    .I0(n1703_103),
    .I1(n1703_104),
    .I2(n1699_113) 
);
defparam n1703_s98.INIT=8'hCA;
  LUT3 n1704_s98 (
    .F(n1704_102),
    .I0(n1704_103),
    .I1(n1704_104),
    .I2(n1699_113) 
);
defparam n1704_s98.INIT=8'hCA;
  LUT3 n1705_s98 (
    .F(n1705_102),
    .I0(n1705_103),
    .I1(n1705_104),
    .I2(n1705_105) 
);
defparam n1705_s98.INIT=8'h3A;
  LUT3 n1706_s98 (
    .F(n1706_102),
    .I0(n1706_103),
    .I1(n1705_103),
    .I2(n1705_105) 
);
defparam n1706_s98.INIT=8'hCA;
  LUT3 n1707_s98 (
    .F(n1707_102),
    .I0(n1707_103),
    .I1(n1706_103),
    .I2(n1705_105) 
);
defparam n1707_s98.INIT=8'hCA;
  LUT3 n1708_s98 (
    .F(n1708_102),
    .I0(n1708_107),
    .I1(n1707_103),
    .I2(n1705_105) 
);
defparam n1708_s98.INIT=8'hC5;
  LUT3 n1710_s98 (
    .F(n1710_102),
    .I0(n1710_103),
    .I1(n1710_104),
    .I2(n1710_109) 
);
defparam n1710_s98.INIT=8'h5C;
  LUT3 n1712_s98 (
    .F(n1712_102),
    .I0(n1712_103),
    .I1(n1710_109),
    .I2(n1712_104) 
);
defparam n1712_s98.INIT=8'h2F;
  LUT3 n1713_s98 (
    .F(n1713_102),
    .I0(n1713_103),
    .I1(n1710_109),
    .I2(n1713_104) 
);
defparam n1713_s98.INIT=8'h2F;
  LUT3 n1714_s98 (
    .F(n1714_102),
    .I0(n1714_103),
    .I1(n1710_109),
    .I2(n1714_104) 
);
defparam n1714_s98.INIT=8'h2F;
  LUT3 n1715_s98 (
    .F(n1715_102),
    .I0(n1715_103),
    .I1(n1710_109),
    .I2(n1715_104) 
);
defparam n1715_s98.INIT=8'h2E;
  LUT3 n1730_s93 (
    .F(n1730_97),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1730_100) 
);
defparam n1730_s93.INIT=8'hCA;
  LUT3 n1731_s91 (
    .F(n1731_95),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1730_100) 
);
defparam n1731_s91.INIT=8'hCA;
  LUT4 ff_color_latched_s3 (
    .F(ff_color_latched_8),
    .I0(ff_color_latched_9),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(n2696_5) 
);
defparam ff_color_latched_s3.INIT=16'hFF40;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(ff_command_execute_7) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT4 n1793_s3 (
    .F(n1793_8),
    .I0(n1793_25),
    .I1(n1793_12),
    .I2(n1793_13),
    .I3(ff_start) 
);
defparam n1793_s3.INIT=16'hFFB0;
  LUT4 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_19),
    .I1(ff_source_7_8),
    .I2(ff_start),
    .I3(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=16'hF400;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(ff_sx_9_9),
    .I2(ff_start) 
);
defparam ff_dx_8_s3.INIT=8'hF4;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_flush_start_12),
    .I1(ff_cache_flush_start_13),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'h000E;
  LUT3 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_19),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=8'h10;
  LUT3 ff_next_state_0_s6 (
    .F(ff_next_state_1_11),
    .I0(ff_next_state_0_20),
    .I1(ff_next_state_0_16),
    .I2(ff_next_state_0_24) 
);
defparam ff_next_state_0_s6.INIT=8'h10;
  LUT2 ff_next_state_5_s7 (
    .F(ff_next_state_5_11),
    .I0(ff_next_state_0_20),
    .I1(ff_next_state_0_24) 
);
defparam ff_next_state_5_s7.INIT=4'h4;
  LUT3 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_12),
    .I1(ff_state_5_24),
    .I2(ff_state_5_14) 
);
defparam ff_state_5_s6.INIT=8'h10;
  LUT4 ff_count_valid_s6 (
    .F(ff_count_valid_11),
    .I0(ff_count_valid_16),
    .I1(ff_count_valid_13),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_count_valid_s6.INIT=16'hFF0E;
  LUT3 ff_cache_vram_valid_s10 (
    .F(ff_cache_vram_valid_14),
    .I0(n5284_7),
    .I1(ff_start),
    .I2(ff_cache_vram_valid_15) 
);
defparam ff_cache_vram_valid_s10.INIT=8'hF1;
  LUT4 ff_cache_vram_write_s10 (
    .F(ff_cache_vram_write_14),
    .I0(ff_state[0]),
    .I1(ff_cache_vram_write_15),
    .I2(ff_cache_vram_write_16),
    .I3(ff_cache_vram_valid_15) 
);
defparam ff_cache_vram_write_s10.INIT=16'hFB00;
  LUT4 n1729_s86 (
    .F(n1729_100),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1729_s86.INIT=16'h00F8;
  LUT3 n1724_s95 (
    .F(n1724_109),
    .I0(ff_next_state_0_16),
    .I1(ff_next_state[5]),
    .I2(n1724_114) 
);
defparam n1724_s95.INIT=8'hF8;
  LUT3 n1681_s119 (
    .F(n1681_145),
    .I0(ff_state[5]),
    .I1(n1681_146),
    .I2(n1681_147) 
);
defparam n1681_s119.INIT=8'h10;
  LUT4 n1732_s11 (
    .F(n1732_16),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]),
    .I2(ff_next_state_0_16),
    .I3(n1732_19) 
);
defparam n1732_s11.INIT=16'h0001;
  LUT4 n1375_s2 (
    .F(n1375_7),
    .I0(n1375_8),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_next_0_9) 
);
defparam n1375_s2.INIT=16'h0C0A;
  LUT4 n1374_s2 (
    .F(n1374_7),
    .I0(n1374_8),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_next_0_9) 
);
defparam n1374_s2.INIT=16'h0C0A;
  LUT4 n1373_s2 (
    .F(n1373_7),
    .I0(n1381_12),
    .I1(w_next_0_9),
    .I2(w_vram_interleave),
    .I3(n1373_10) 
);
defparam n1373_s2.INIT=16'h8F88;
  LUT4 n1372_s2 (
    .F(n1372_7),
    .I0(n1380_12),
    .I1(w_next_0_9),
    .I2(w_vram_interleave),
    .I3(n1372_10) 
);
defparam n1372_s2.INIT=16'h8F88;
  LUT3 n1348_s4 (
    .F(n1348_9),
    .I0(ff_start),
    .I1(ff_border_detect_request),
    .I2(ff_command_execute_7) 
);
defparam n1348_s4.INIT=8'h40;
  LUT4 n1141_s2 (
    .F(n1141_7),
    .I0(n1111_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(n1141_8) 
);
defparam n1141_s2.INIT=16'h0C0A;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(n1110_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n1141_8) 
);
defparam n1140_s2.INIT=16'h0C0A;
  LUT4 n1689_s87 (
    .F(n1689_93),
    .I0(n1689_105),
    .I1(n1689_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1689_s87.INIT=16'h0305;
  LUT4 n1688_s86 (
    .F(n1688_92),
    .I0(n1688_101),
    .I1(n1688_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1688_s86.INIT=16'h0305;
  LUT4 n1687_s84 (
    .F(n1687_90),
    .I0(n1687_91),
    .I1(n1687_92),
    .I2(n1687_93),
    .I3(ff_state[5]) 
);
defparam n1687_s84.INIT=16'h000D;
  LUT4 n1686_s84 (
    .F(n1686_90),
    .I0(n1686_91),
    .I1(n1686_92),
    .I2(n1686_93),
    .I3(n1686_94) 
);
defparam n1686_s84.INIT=16'h4F44;
  LUT4 n1685_s84 (
    .F(n1685_90),
    .I0(n1685_91),
    .I1(n1685_92),
    .I2(ff_state[5]),
    .I3(n1686_93) 
);
defparam n1685_s84.INIT=16'h0C0A;
  LUT4 n1684_s84 (
    .F(n1684_90),
    .I0(n1684_91),
    .I1(n1684_92),
    .I2(n1686_93),
    .I3(n1684_93) 
);
defparam n1684_s84.INIT=16'h4F44;
  LUT4 n1683_s84 (
    .F(n1683_90),
    .I0(n1683_91),
    .I1(n1683_92),
    .I2(n1686_93),
    .I3(n1683_93) 
);
defparam n1683_s84.INIT=16'hEF00;
  LUT4 n1682_s86 (
    .F(n1682_92),
    .I0(w_next_0_9),
    .I1(n1682_93),
    .I2(n1682_94),
    .I3(n1682_95) 
);
defparam n1682_s86.INIT=16'h1F00;
  LUT4 n1794_s8 (
    .F(n1794_13),
    .I0(n1794_29),
    .I1(n1794_15),
    .I2(n1794_27),
    .I3(n1794_17) 
);
defparam n1794_s8.INIT=16'hFF70;
  LUT4 n1793_s4 (
    .F(n1793_10),
    .I0(ff_eq),
    .I1(n1793_14),
    .I2(ff_state[4]),
    .I3(n1798_11) 
);
defparam n1793_s4.INIT=16'hF800;
  LUT4 n1792_s7 (
    .F(n1792_12),
    .I0(ff_eq),
    .I1(n1793_14),
    .I2(n1792_13),
    .I3(n1792_14) 
);
defparam n1792_s7.INIT=16'h4F00;
  LUT4 n1727_s91 (
    .F(n1727_105),
    .I0(n1727_106),
    .I1(n1727_107),
    .I2(n1727_108),
    .I3(ff_state[4]) 
);
defparam n1727_s91.INIT=16'hFF07;
  LUT4 n1690_s85 (
    .F(n1690_95),
    .I0(n1690_96),
    .I1(n1690_97),
    .I2(n1690_98),
    .I3(ff_state[5]) 
);
defparam n1690_s85.INIT=16'hF8FF;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(n1726_111),
    .I1(ff_xsel_1_15),
    .I2(ff_next_state_0_16),
    .I3(ff_next_state_0_24) 
);
defparam ff_xsel_1_s8.INIT=16'h0D00;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state_5_12),
    .I1(ff_state_5_24),
    .I2(ff_state_0_14),
    .I3(ff_state_0_15) 
);
defparam ff_state_0_s8.INIT=16'h0001;
  LUT4 ff_cache_vram_address_16_s10 (
    .F(ff_cache_vram_address_16_14),
    .I0(ff_start),
    .I1(ff_cache_vram_address_16_15),
    .I2(ff_cache_vram_address_16_16),
    .I3(n1732_16) 
);
defparam ff_cache_vram_address_16_s10.INIT=16'h4000;
  LUT3 ff_state_4_s7 (
    .F(ff_state_4_12),
    .I0(ff_state_5_12),
    .I1(ff_state_5_24),
    .I2(ff_state_4_13) 
);
defparam ff_state_4_s7.INIT=8'h10;
  LUT4 ff_state_3_s7 (
    .F(ff_state_3_12),
    .I0(ff_state_5_12),
    .I1(ff_state_5_24),
    .I2(ff_state_3_13),
    .I3(ff_state_5_14) 
);
defparam ff_state_3_s7.INIT=16'h0100;
  LUT4 n1692_s108 (
    .F(n1692_144),
    .I0(n1692_156),
    .I1(n1692_146),
    .I2(ff_state[4]),
    .I3(n1798_11) 
);
defparam n1692_s108.INIT=16'h3500;
  LUT4 n1728_s100 (
    .F(n1728_118),
    .I0(ff_state[3]),
    .I1(n1690_98),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1728_s100.INIT=16'h001F;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT4 n2352_s1 (
    .F(n2352_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2352_s1.INIT=16'h1000;
  LUT3 n263_s2 (
    .F(n263_5),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n955_12) 
);
defparam n263_s2.INIT=8'hAC;
  LUT3 n263_s3 (
    .F(n263_6),
    .I0(n263_7),
    .I1(n263_8),
    .I2(ff_start) 
);
defparam n263_s3.INIT=8'h0E;
  LUT3 n264_s2 (
    .F(n264_5),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n955_12) 
);
defparam n264_s2.INIT=8'hAC;
  LUT3 n265_s2 (
    .F(n265_5),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n955_12) 
);
defparam n265_s2.INIT=8'hAC;
  LUT3 n266_s2 (
    .F(n266_5),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n955_12) 
);
defparam n266_s2.INIT=8'hAC;
  LUT3 n267_s2 (
    .F(n267_5),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n955_12) 
);
defparam n267_s2.INIT=8'hAC;
  LUT3 n268_s2 (
    .F(n268_5),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n955_12) 
);
defparam n268_s2.INIT=8'hAC;
  LUT3 n269_s2 (
    .F(n269_5),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n955_12) 
);
defparam n269_s2.INIT=8'hAC;
  LUT3 n270_s2 (
    .F(n270_5),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n955_12) 
);
defparam n270_s2.INIT=8'hAC;
  LUT3 n271_s2 (
    .F(n271_5),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n955_12) 
);
defparam n271_s2.INIT=8'hAC;
  LUT4 n305_s1 (
    .F(n305_4),
    .I0(w_register_write),
    .I1(n263_8),
    .I2(n263_7),
    .I3(ff_sx_9_9) 
);
defparam n305_s1.INIT=16'h0100;
  LUT3 n606_s1 (
    .F(n606_4),
    .I0(w_register_write),
    .I1(n606_5),
    .I2(ff_sx_9_9) 
);
defparam n606_s1.INIT=8'h40;
  LUT4 n2589_s1 (
    .F(n2589_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2589_s1.INIT=16'h4000;
  LUT4 n954_s1 (
    .F(n954_4),
    .I0(w_next_0_9),
    .I1(reg_nx[8]),
    .I2(n954_7),
    .I3(n955_12) 
);
defparam n954_s1.INIT=16'h553C;
  LUT3 n954_s3 (
    .F(n954_6),
    .I0(n954_9),
    .I1(n263_7),
    .I2(ff_start) 
);
defparam n954_s3.INIT=8'h0E;
  LUT4 n955_s1 (
    .F(n955_4),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(n957_5),
    .I3(reg_nx[7]) 
);
defparam n955_s1.INIT=16'h10EF;
  LUT4 n955_s3 (
    .F(n955_6),
    .I0(n919_2),
    .I1(ff_nx[7]),
    .I2(n955_10),
    .I3(n954_9) 
);
defparam n955_s3.INIT=16'hC355;
  LUT3 n956_s1 (
    .F(n956_4),
    .I0(n956_6),
    .I1(n956_7),
    .I2(n954_9) 
);
defparam n956_s1.INIT=8'h3A;
  LUT4 n956_s2 (
    .F(n956_5),
    .I0(reg_nx[5]),
    .I1(n957_5),
    .I2(n955_12),
    .I3(reg_nx[6]) 
);
defparam n956_s2.INIT=16'h040B;
  LUT2 n957_s1 (
    .F(n957_4),
    .I0(n955_12),
    .I1(ff_start) 
);
defparam n957_s1.INIT=4'h4;
  LUT4 n957_s2 (
    .F(n957_5),
    .I0(reg_nx[4]),
    .I1(reg_nx[3]),
    .I2(n954_9),
    .I3(n957_7) 
);
defparam n957_s2.INIT=16'h0100;
  LUT4 n957_s3 (
    .F(n957_6),
    .I0(n957_8),
    .I1(n957_9),
    .I2(ff_start),
    .I3(n954_9) 
);
defparam n957_s3.INIT=16'h0305;
  LUT4 n958_s1 (
    .F(n958_4),
    .I0(reg_nx[3]),
    .I1(n959_12),
    .I2(n955_12),
    .I3(reg_nx[4]) 
);
defparam n958_s1.INIT=16'h040B;
  LUT4 n958_s2 (
    .F(n958_5),
    .I0(n922_2),
    .I1(ff_nx[4]),
    .I2(n958_6),
    .I3(n954_9) 
);
defparam n958_s2.INIT=16'hC355;
  LUT4 n959_s2 (
    .F(n959_5),
    .I0(n959_6),
    .I1(n959_10),
    .I2(ff_start),
    .I3(n954_9) 
);
defparam n959_s2.INIT=16'h0305;
  LUT4 n960_s1 (
    .F(n960_4),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]),
    .I2(n954_9),
    .I3(reg_nx[2]) 
);
defparam n960_s1.INIT=16'h01FE;
  LUT4 n960_s2 (
    .F(n960_5),
    .I0(n924_2),
    .I1(ff_nx[2]),
    .I2(n960_6),
    .I3(n954_9) 
);
defparam n960_s2.INIT=16'hC355;
  LUT4 n961_s1 (
    .F(n961_4),
    .I0(n961_6),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n954_9) 
);
defparam n961_s1.INIT=16'hC3AA;
  LUT3 n961_s2 (
    .F(n961_5),
    .I0(n961_7),
    .I1(reg_nx[1]),
    .I2(n954_9) 
);
defparam n961_s2.INIT=8'hCA;
  LUT3 n962_s1 (
    .F(n962_4),
    .I0(n962_6),
    .I1(ff_nx[0]),
    .I2(n954_9) 
);
defparam n962_s1.INIT=8'hCA;
  LUT3 n962_s2 (
    .F(n962_5),
    .I0(n962_7),
    .I1(w_next_0_9),
    .I2(n955_12) 
);
defparam n962_s2.INIT=8'h3A;
  LUT3 n995_s2 (
    .F(n995_5),
    .I0(w_register_write),
    .I1(n954_9),
    .I2(n995_6) 
);
defparam n995_s2.INIT=8'h01;
  LUT3 n1085_s1 (
    .F(n1085_4),
    .I0(ff_ny[7]),
    .I1(n1086_7),
    .I2(ff_ny[8]) 
);
defparam n1085_s1.INIT=8'h4B;
  LUT4 n1087_s1 (
    .F(n1087_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1089_4),
    .I3(ff_ny[6]) 
);
defparam n1087_s1.INIT=16'hEF10;
  LUT2 n1088_s1 (
    .F(n1088_4),
    .I0(ff_ny[4]),
    .I1(n1089_4) 
);
defparam n1088_s1.INIT=4'h4;
  LUT4 n1089_s1 (
    .F(n1089_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1089_s1.INIT=16'h0001;
  LUT2 n1091_s1 (
    .F(n1091_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1091_s1.INIT=4'h1;
  LUT3 n1142_s1 (
    .F(n1142_4),
    .I0(n1112_1),
    .I1(w_next_nyb[7]),
    .I2(n1141_8) 
);
defparam n1142_s1.INIT=8'hCA;
  LUT3 n1143_s1 (
    .F(n1143_4),
    .I0(n1113_1),
    .I1(w_next_nyb[6]),
    .I2(n1141_8) 
);
defparam n1143_s1.INIT=8'hCA;
  LUT3 n1144_s1 (
    .F(n1144_4),
    .I0(n1114_1),
    .I1(w_next_nyb[5]),
    .I2(n1141_8) 
);
defparam n1144_s1.INIT=8'hCA;
  LUT3 n1145_s1 (
    .F(n1145_4),
    .I0(n1115_1),
    .I1(w_next_nyb[4]),
    .I2(n1141_8) 
);
defparam n1145_s1.INIT=8'hCA;
  LUT3 n1146_s1 (
    .F(n1146_4),
    .I0(n1116_1),
    .I1(w_next_nyb[3]),
    .I2(n1141_8) 
);
defparam n1146_s1.INIT=8'hCA;
  LUT3 n1147_s1 (
    .F(n1147_4),
    .I0(n1117_1),
    .I1(w_next_nyb[2]),
    .I2(n1141_8) 
);
defparam n1147_s1.INIT=8'hCA;
  LUT3 n1148_s1 (
    .F(n1148_4),
    .I0(n1118_1),
    .I1(w_next_nyb[1]),
    .I2(n1141_8) 
);
defparam n1148_s1.INIT=8'hCA;
  LUT3 n1149_s1 (
    .F(n1149_4),
    .I0(n1119_1),
    .I1(w_next_nyb[0]),
    .I2(n1141_8) 
);
defparam n1149_s1.INIT=8'hCA;
  LUT2 n1784_s4 (
    .F(n1784_7),
    .I0(ff_start),
    .I1(ff_state[4]) 
);
defparam n1784_s4.INIT=4'h4;
  LUT4 n1797_s7 (
    .F(n1797_10),
    .I0(n1797_14),
    .I1(n1797_15),
    .I2(ff_xsel_1_15),
    .I3(n1797_16) 
);
defparam n1797_s7.INIT=16'h0E00;
  LUT4 n1797_s9 (
    .F(n1797_12),
    .I0(n1692_156),
    .I1(ff_state[4]),
    .I2(n1797_25),
    .I3(n1798_11) 
);
defparam n1797_s9.INIT=16'hFE00;
  LUT4 n1797_s10 (
    .F(n1797_13),
    .I0(n1797_20),
    .I1(ff_state[5]),
    .I2(n1797_21),
    .I3(ff_start) 
);
defparam n1797_s10.INIT=16'h0FBB;
  LUT4 n1798_s6 (
    .F(n1798_9),
    .I0(n1726_111),
    .I1(n1798_13),
    .I2(n1798_14),
    .I3(n1798_15) 
);
defparam n1798_s6.INIT=16'hEF00;
  LUT4 n1798_s7 (
    .F(n1798_10),
    .I0(n1798_16),
    .I1(n1798_17),
    .I2(n1798_27),
    .I3(n1798_19) 
);
defparam n1798_s7.INIT=16'h001F;
  LUT2 n1798_s8 (
    .F(n1798_11),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1798_s8.INIT=4'h1;
  LUT4 n1798_s9 (
    .F(n1798_12),
    .I0(n1798_20),
    .I1(ff_state[5]),
    .I2(n1798_21),
    .I3(ff_start) 
);
defparam n1798_s9.INIT=16'hF0BB;
  LUT4 n1799_s8 (
    .F(n1799_11),
    .I0(n1799_14),
    .I1(n1799_15),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1799_s8.INIT=16'h0B00;
  LUT3 n1799_s9 (
    .F(n1799_12),
    .I0(ff_start),
    .I1(n1799_16),
    .I2(n1799_17) 
);
defparam n1799_s9.INIT=8'h01;
  LUT3 n1799_s10 (
    .F(n1799_13),
    .I0(ff_command[0]),
    .I1(n1799_18),
    .I2(ff_start) 
);
defparam n1799_s10.INIT=8'h10;
  LUT4 n1693_s110 (
    .F(n1693_150),
    .I0(n1693_163),
    .I1(n1693_161),
    .I2(n1693_165),
    .I3(ff_cache_vram_write_15) 
);
defparam n1693_s110.INIT=16'hEF00;
  LUT4 n1693_s111 (
    .F(n1693_151),
    .I0(n1693_156),
    .I1(n1693_159),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1693_s111.INIT=16'hCAFC;
  LUT4 n1693_s112 (
    .F(n1693_152),
    .I0(ff_command[1]),
    .I1(ff_command[0]),
    .I2(ff_start),
    .I3(w_next_0_5) 
);
defparam n1693_s112.INIT=16'h7000;
  LUT3 n1699_s104 (
    .F(n1699_108),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(n1705_105) 
);
defparam n1699_s104.INIT=8'hAC;
  LUT3 n1699_s105 (
    .F(n1699_109),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(n1705_105) 
);
defparam n1699_s105.INIT=8'hAC;
  LUT3 n1700_s99 (
    .F(n1700_103),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(n1705_105) 
);
defparam n1700_s99.INIT=8'hCA;
  LUT3 n1700_s100 (
    .F(n1700_104),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n1705_105) 
);
defparam n1700_s100.INIT=8'hCA;
  LUT3 n1701_s99 (
    .F(n1701_103),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(n1705_105) 
);
defparam n1701_s99.INIT=8'hCA;
  LUT3 n1701_s100 (
    .F(n1701_104),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n1705_105) 
);
defparam n1701_s100.INIT=8'hCA;
  LUT3 n1702_s99 (
    .F(n1702_103),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(n1705_105) 
);
defparam n1702_s99.INIT=8'hCA;
  LUT3 n1702_s100 (
    .F(n1702_104),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n1705_105) 
);
defparam n1702_s100.INIT=8'hCA;
  LUT3 n1703_s99 (
    .F(n1703_103),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(n1705_105) 
);
defparam n1703_s99.INIT=8'hCA;
  LUT3 n1703_s100 (
    .F(n1703_104),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(n1705_105) 
);
defparam n1703_s100.INIT=8'hCA;
  LUT3 n1704_s99 (
    .F(n1704_103),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(n1705_105) 
);
defparam n1704_s99.INIT=8'hCA;
  LUT3 n1704_s100 (
    .F(n1704_104),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(n1705_105) 
);
defparam n1704_s100.INIT=8'hCA;
  LUT3 n1705_s99 (
    .F(n1705_103),
    .I0(ff_dy[2]),
    .I1(ff_sy[2]),
    .I2(n1699_113) 
);
defparam n1705_s99.INIT=8'hAC;
  LUT3 n1705_s100 (
    .F(n1705_104),
    .I0(ff_dy[3]),
    .I1(ff_sy[3]),
    .I2(n1699_113) 
);
defparam n1705_s100.INIT=8'h53;
  LUT4 n1705_s101 (
    .F(n1705_105),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam n1705_s101.INIT=16'h1800;
  LUT3 n1706_s99 (
    .F(n1706_103),
    .I0(ff_dy[1]),
    .I1(ff_sy[1]),
    .I2(n1699_113) 
);
defparam n1706_s99.INIT=8'hAC;
  LUT3 n1707_s99 (
    .F(n1707_103),
    .I0(ff_dy[0]),
    .I1(ff_sy[0]),
    .I2(n1699_113) 
);
defparam n1707_s99.INIT=8'hAC;
  LUT3 n1709_s99 (
    .F(n1709_103),
    .I0(ff_dx[8]),
    .I1(w_status_border_position[8]),
    .I2(n1699_113) 
);
defparam n1709_s99.INIT=8'hAC;
  LUT4 n1709_s100 (
    .F(n1709_104),
    .I0(n1709_105),
    .I1(n1710_104),
    .I2(n1710_109),
    .I3(n1708_104) 
);
defparam n1709_s100.INIT=16'hEEE0;
  LUT3 n1710_s99 (
    .F(n1710_103),
    .I0(n1710_106),
    .I1(n1708_104),
    .I2(w_4colors_mode_5) 
);
defparam n1710_s99.INIT=8'h35;
  LUT3 n1710_s100 (
    .F(n1710_104),
    .I0(ff_dx[6]),
    .I1(w_status_border_position[6]),
    .I2(n1699_113) 
);
defparam n1710_s100.INIT=8'hAC;
  LUT4 n1711_s99 (
    .F(n1711_103),
    .I0(n1710_106),
    .I1(n1710_109),
    .I2(n1709_105),
    .I3(n1712_103) 
);
defparam n1711_s99.INIT=16'hD0DD;
  LUT3 n1712_s99 (
    .F(n1712_103),
    .I0(ff_dx[4]),
    .I1(w_status_border_position[4]),
    .I2(n1699_113) 
);
defparam n1712_s99.INIT=8'hAC;
  LUT4 n1712_s100 (
    .F(n1712_104),
    .I0(n1709_105),
    .I1(n1713_103),
    .I2(n1710_106),
    .I3(w_4colors_mode) 
);
defparam n1712_s100.INIT=16'h0BBB;
  LUT3 n1713_s99 (
    .F(n1713_103),
    .I0(ff_dx[3]),
    .I1(w_status_border_position[3]),
    .I2(n1699_113) 
);
defparam n1713_s99.INIT=8'hAC;
  LUT4 n1713_s100 (
    .F(n1713_104),
    .I0(n1709_105),
    .I1(n1714_103),
    .I2(n1712_103),
    .I3(w_4colors_mode) 
);
defparam n1713_s100.INIT=16'h0BBB;
  LUT3 n1714_s99 (
    .F(n1714_103),
    .I0(ff_dx[2]),
    .I1(w_status_border_position[2]),
    .I2(n1699_113) 
);
defparam n1714_s99.INIT=8'hAC;
  LUT4 n1714_s100 (
    .F(n1714_104),
    .I0(n1709_105),
    .I1(n1715_103),
    .I2(n1713_103),
    .I3(w_4colors_mode) 
);
defparam n1714_s100.INIT=16'h0BBB;
  LUT3 n1715_s99 (
    .F(n1715_103),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1699_113) 
);
defparam n1715_s99.INIT=8'hAC;
  LUT4 n1715_s100 (
    .F(n1715_104),
    .I0(n1714_103),
    .I1(reg_screen_mode[2]),
    .I2(n1715_105),
    .I3(w_4colors_mode_5) 
);
defparam n1715_s100.INIT=16'hDD0F;
  LUT3 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s4.INIT=8'h40;
  LUT4 ff_color_latched_s4 (
    .F(ff_color_latched_9),
    .I0(ff_command[2]),
    .I1(ff_start),
    .I2(ff_color_latched_10),
    .I3(ff_command[0]) 
);
defparam ff_color_latched_s4.INIT=16'h0FBB;
  LUT4 ff_command_execute_s4 (
    .F(ff_command_execute_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_execute_s4.INIT=16'h0100;
  LUT4 n1793_s6 (
    .F(n1793_12),
    .I0(ff_state[2]),
    .I1(n1797_16),
    .I2(n1793_16),
    .I3(ff_state[5]) 
);
defparam n1793_s6.INIT=16'h00BF;
  LUT4 n1793_s7 (
    .F(n1793_13),
    .I0(n1793_17),
    .I1(ff_command_execute_7),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_valid) 
);
defparam n1793_s7.INIT=16'h008F;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_source_7_9),
    .I1(ff_source_7_15),
    .I2(ff_source_7_17) 
);
defparam ff_source_7_s4.INIT=8'h10;
  LUT3 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_maj),
    .I1(n1141_8),
    .I2(n954_9) 
);
defparam ff_dx_8_s4.INIT=8'h80;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_flush_start_14),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_cache_flush_start_15) 
);
defparam ff_cache_flush_start_s7.INIT=16'h000E;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(ff_cache_flush_start_19) 
);
defparam ff_cache_flush_start_s8.INIT=16'hF800;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_state[3]),
    .I1(ff_cache_vram_wdata_7_16),
    .I2(ff_cache_vram_wdata_7_17),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h00F1;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(n1793_17),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h000B;
  LUT3 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_start),
    .I1(ff_state_5_15),
    .I2(ff_state[5]) 
);
defparam ff_state_5_s7.INIT=8'h10;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state[0]),
    .I1(ff_state_5_20),
    .I2(ff_state_5_22),
    .I3(ff_state_0_14) 
);
defparam ff_state_5_s9.INIT=16'h00BF;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(n1793_25),
    .I1(ff_source_7_9),
    .I2(ff_count_valid_14),
    .I3(n1793_12) 
);
defparam ff_count_valid_s8.INIT=16'hFE00;
  LUT4 ff_cache_vram_valid_s11 (
    .F(ff_cache_vram_valid_15),
    .I0(ff_cache_vram_address_16_16),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_address_16_15),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_valid_s11.INIT=16'hE000;
  LUT2 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam ff_cache_vram_write_s11.INIT=4'h4;
  LUT2 ff_cache_vram_write_s12 (
    .F(ff_cache_vram_write_16),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_cache_vram_write_s12.INIT=4'h6;
  LUT2 n1726_s94 (
    .F(n1726_110),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam n1726_s94.INIT=4'h4;
  LUT2 n1726_s95 (
    .F(n1726_111),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam n1726_s95.INIT=4'h4;
  LUT4 n1726_s96 (
    .F(n1726_112),
    .I0(n1726_113),
    .I1(ff_next_state[3]),
    .I2(n1797_17),
    .I3(n1792_13) 
);
defparam n1726_s96.INIT=16'h0D00;
  LUT4 n1681_s120 (
    .F(n1681_146),
    .I0(n1797_17),
    .I1(n1726_113),
    .I2(ff_cache_vram_write),
    .I3(n1792_13) 
);
defparam n1681_s120.INIT=16'hBF00;
  LUT4 n1681_s121 (
    .F(n1681_147),
    .I0(n1798_14),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_wdata_7_19),
    .I3(n1681_148) 
);
defparam n1681_s121.INIT=16'h008F;
  LUT3 n1375_s3 (
    .F(n1375_8),
    .I0(n1375_9),
    .I1(n1359_9),
    .I2(w_vram_interleave) 
);
defparam n1375_s3.INIT=8'hCA;
  LUT3 n1374_s3 (
    .F(n1374_8),
    .I0(n1374_9),
    .I1(n1358_9),
    .I2(w_vram_interleave) 
);
defparam n1374_s3.INIT=8'hCA;
  LUT4 n1141_s3 (
    .F(n1141_8),
    .I0(n1141_9),
    .I1(n1141_10),
    .I2(n1141_11),
    .I3(n1200_9) 
);
defparam n1141_s3.INIT=16'h7F00;
  LUT3 n1689_s89 (
    .F(n1689_95),
    .I0(n1689_97),
    .I1(ff_read_byte[0]),
    .I2(n1689_98) 
);
defparam n1689_s89.INIT=8'h53;
  LUT3 n1688_s88 (
    .F(n1688_94),
    .I0(n1688_96),
    .I1(ff_read_byte[1]),
    .I2(n1689_98) 
);
defparam n1688_s88.INIT=8'h53;
  LUT3 n1687_s85 (
    .F(n1687_91),
    .I0(n1687_94),
    .I1(w_next_0_9),
    .I2(n1686_93) 
);
defparam n1687_s85.INIT=8'h70;
  LUT4 n1687_s86 (
    .F(n1687_92),
    .I0(n1687_95),
    .I1(ff_read_byte[2]),
    .I2(w_next_0_9),
    .I3(n1687_96) 
);
defparam n1687_s86.INIT=16'h0C0A;
  LUT4 n1687_s87 (
    .F(n1687_93),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(n1686_93),
    .I3(ff_state[4]) 
);
defparam n1687_s87.INIT=16'h0305;
  LUT4 n1686_s85 (
    .F(n1686_91),
    .I0(n1686_95),
    .I1(n1686_96),
    .I2(n1687_96),
    .I3(n1686_97) 
);
defparam n1686_s85.INIT=16'hFE00;
  LUT4 n1686_s86 (
    .F(n1686_92),
    .I0(n1686_107),
    .I1(n1686_99),
    .I2(ff_state[5]),
    .I3(n1686_93) 
);
defparam n1686_s86.INIT=16'h0D00;
  LUT4 n1686_s87 (
    .F(n1686_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1686_s87.INIT=16'hC788;
  LUT4 n1686_s88 (
    .F(n1686_94),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1686_s88.INIT=16'h0C0A;
  LUT3 n1685_s85 (
    .F(n1685_91),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[4]) 
);
defparam n1685_s85.INIT=8'hCA;
  LUT3 n1685_s86 (
    .F(n1685_92),
    .I0(n1685_93),
    .I1(n1685_94),
    .I2(w_next_0_9) 
);
defparam n1685_s86.INIT=8'h3A;
  LUT4 n1684_s85 (
    .F(n1684_91),
    .I0(n1688_96),
    .I1(ff_read_byte[5]),
    .I2(w_next_0_9),
    .I3(n1684_94) 
);
defparam n1684_s85.INIT=16'h0305;
  LUT4 n1684_s86 (
    .F(n1684_92),
    .I0(n1684_95),
    .I1(n1684_96),
    .I2(ff_state[5]),
    .I3(n1686_93) 
);
defparam n1684_s86.INIT=16'h0D00;
  LUT4 n1684_s87 (
    .F(n1684_93),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1684_s87.INIT=16'h0C0A;
  LUT4 n1683_s85 (
    .F(n1683_91),
    .I0(n1683_94),
    .I1(w_status_color[6]),
    .I2(n1683_95),
    .I3(w_next_0_9) 
);
defparam n1683_s85.INIT=16'h8F00;
  LUT4 n1683_s86 (
    .F(n1683_92),
    .I0(n1687_95),
    .I1(ff_read_byte[6]),
    .I2(w_next_0_9),
    .I3(n1683_96) 
);
defparam n1683_s86.INIT=16'h0A0C;
  LUT3 n1683_s87 (
    .F(n1683_93),
    .I0(n1683_97),
    .I1(n1686_93),
    .I2(ff_state[5]) 
);
defparam n1683_s87.INIT=8'h0D;
  LUT4 n1682_s87 (
    .F(n1682_93),
    .I0(n1686_95),
    .I1(n1686_96),
    .I2(ff_read_byte[7]),
    .I3(n1683_96) 
);
defparam n1682_s87.INIT=16'hEE0F;
  LUT4 n1682_s88 (
    .F(n1682_94),
    .I0(n1682_96),
    .I1(n1682_97),
    .I2(w_next_0_9),
    .I3(n1686_93) 
);
defparam n1682_s88.INIT=16'h4F00;
  LUT3 n1682_s89 (
    .F(n1682_95),
    .I0(n1682_98),
    .I1(n1686_93),
    .I2(ff_state[5]) 
);
defparam n1682_s89.INIT=8'h0D;
  LUT2 n1794_s10 (
    .F(n1794_15),
    .I0(n1693_163),
    .I1(n1693_161) 
);
defparam n1794_s10.INIT=4'h1;
  LUT4 n1794_s12 (
    .F(n1794_17),
    .I0(ff_count_valid_14),
    .I1(n1794_20),
    .I2(n1794_21),
    .I3(ff_start) 
);
defparam n1794_s12.INIT=16'h00F4;
  LUT3 n1793_s8 (
    .F(n1793_14),
    .I0(ff_sx[9]),
    .I1(n1793_18),
    .I2(n1793_19) 
);
defparam n1793_s8.INIT=8'h40;
  LUT2 n1792_s8 (
    .F(n1792_13),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1792_s8.INIT=4'h1;
  LUT4 n1792_s9 (
    .F(n1792_14),
    .I0(ff_xsel_1_15),
    .I1(ff_state[4]),
    .I2(n1792_15),
    .I3(n1798_11) 
);
defparam n1792_s9.INIT=16'hBF00;
  LUT2 n1727_s92 (
    .F(n1727_106),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]) 
);
defparam n1727_s92.INIT=4'h4;
  LUT3 n1727_s93 (
    .F(n1727_107),
    .I0(ff_state[3]),
    .I1(ff_next_state[2]),
    .I2(ff_state[0]) 
);
defparam n1727_s93.INIT=8'h10;
  LUT4 n1727_s94 (
    .F(n1727_108),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1727_s94.INIT=16'hEF00;
  LUT3 n1690_s86 (
    .F(n1690_96),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]) 
);
defparam n1690_s86.INIT=8'h80;
  LUT4 n1690_s87 (
    .F(n1690_97),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[2]) 
);
defparam n1690_s87.INIT=16'h4000;
  LUT2 n1690_s88 (
    .F(n1690_98),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1690_s88.INIT=4'h4;
  LUT2 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_0_s9.INIT=4'h4;
  LUT4 ff_state_0_s10 (
    .F(ff_state_0_15),
    .I0(ff_cache_vram_write_15),
    .I1(ff_state[1]),
    .I2(n1726_111),
    .I3(ff_state_5_22) 
);
defparam ff_state_0_s10.INIT=16'hF800;
  LUT4 ff_cache_vram_address_16_s11 (
    .F(ff_cache_vram_address_16_15),
    .I0(w_4colors_mode_5),
    .I1(w_status_border_position[8]),
    .I2(n1724_114),
    .I3(n1793_25) 
);
defparam ff_cache_vram_address_16_s11.INIT=16'h00BF;
  LUT3 ff_cache_vram_address_16_s12 (
    .F(ff_cache_vram_address_16_16),
    .I0(ff_source_7_15),
    .I1(ff_cache_vram_wdata_7_17),
    .I2(ff_cache_vram_address_16_19) 
);
defparam ff_cache_vram_address_16_s12.INIT=8'h01;
  LUT3 ff_state_4_s8 (
    .F(ff_state_4_13),
    .I0(ff_state_4_14),
    .I1(ff_state_4_17),
    .I2(ff_state_5_14) 
);
defparam ff_state_4_s8.INIT=8'h70;
  LUT4 ff_state_3_s8 (
    .F(ff_state_3_13),
    .I0(n1690_98),
    .I1(ff_next_state[3]),
    .I2(n1784_7),
    .I3(ff_state_4_17) 
);
defparam ff_state_3_s8.INIT=16'hE000;
  LUT4 n1692_s110 (
    .F(n1692_146),
    .I0(n1692_147),
    .I1(n1692_162),
    .I2(n1692_160),
    .I3(n1692_150) 
);
defparam n1692_s110.INIT=16'hEEF0;
  LUT3 w_next_0_s3 (
    .F(w_next_0_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam w_next_0_s3.INIT=8'h10;
  LUT2 w_next_0_s4 (
    .F(w_next_0_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_next_0_s4.INIT=4'h8;
  LUT3 n263_s4 (
    .F(n263_7),
    .I0(n263_9),
    .I1(n263_16),
    .I2(n263_11) 
);
defparam n263_s4.INIT=8'h40;
  LUT4 n263_s5 (
    .F(n263_8),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n263_s5.INIT=16'h1000;
  LUT4 n606_s2 (
    .F(n606_5),
    .I0(ff_maj),
    .I1(n1141_8),
    .I2(n263_7),
    .I3(n954_9) 
);
defparam n606_s2.INIT=16'hBB0F;
  LUT4 n954_s4 (
    .F(n954_7),
    .I0(reg_nx[7]),
    .I1(reg_nx[6]),
    .I2(reg_nx[5]),
    .I3(n957_5) 
);
defparam n954_s4.INIT=16'h0100;
  LUT3 n954_s5 (
    .F(n954_8),
    .I0(ff_nx[7]),
    .I1(n955_10),
    .I2(ff_nx[8]) 
);
defparam n954_s5.INIT=8'hB4;
  LUT4 n954_s6 (
    .F(n954_9),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n954_s6.INIT=16'h4000;
  LUT3 n956_s3 (
    .F(n956_6),
    .I0(n956_5),
    .I1(n920_2),
    .I2(n263_7) 
);
defparam n956_s3.INIT=8'h3A;
  LUT4 n956_s4 (
    .F(n956_7),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n958_6),
    .I3(ff_nx[6]) 
);
defparam n956_s4.INIT=16'hEF10;
  LUT3 n957_s4 (
    .F(n957_7),
    .I0(reg_nx[2]),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]) 
);
defparam n957_s4.INIT=8'h01;
  LUT4 n957_s5 (
    .F(n957_8),
    .I0(n955_12),
    .I1(n957_10),
    .I2(n921_2),
    .I3(n263_7) 
);
defparam n957_s5.INIT=16'hF0BB;
  LUT3 n957_s6 (
    .F(n957_9),
    .I0(ff_nx[4]),
    .I1(n958_6),
    .I2(ff_nx[5]) 
);
defparam n957_s6.INIT=8'hB4;
  LUT4 n958_s3 (
    .F(n958_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n958_s3.INIT=16'h0001;
  LUT3 n959_s3 (
    .F(n959_6),
    .I0(n959_8),
    .I1(n923_2),
    .I2(n263_7) 
);
defparam n959_s3.INIT=8'hC5;
  LUT2 n960_s3 (
    .F(n960_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n960_s3.INIT=4'h1;
  LUT3 n961_s3 (
    .F(n961_6),
    .I0(n961_7),
    .I1(n925_2),
    .I2(n263_7) 
);
defparam n961_s3.INIT=8'hCA;
  LUT4 n961_s4 (
    .F(n961_7),
    .I0(n955_12),
    .I1(n961_8),
    .I2(w_next_0_5),
    .I3(n1708_105) 
);
defparam n961_s4.INIT=16'h0BBB;
  LUT4 n962_s3 (
    .F(n962_6),
    .I0(n962_8),
    .I1(w_next[0]),
    .I2(n926_2),
    .I3(n263_7) 
);
defparam n962_s3.INIT=16'h0FBB;
  LUT3 n962_s4 (
    .F(n962_7),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n954_9) 
);
defparam n962_s4.INIT=8'h3D;
  LUT4 n995_s3 (
    .F(n995_6),
    .I0(n263_7),
    .I1(n995_7),
    .I2(ff_sx_9_9),
    .I3(ff_start) 
);
defparam n995_s3.INIT=16'h00EF;
  LUT2 n1084_s2 (
    .F(n1084_5),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]) 
);
defparam n1084_s2.INIT=4'h1;
  LUT3 n1086_s2 (
    .F(n1086_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]) 
);
defparam n1086_s2.INIT=8'h01;
  LUT3 n1797_s11 (
    .F(n1797_14),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1797_s11.INIT=8'h7C;
  LUT2 n1797_s12 (
    .F(n1797_15),
    .I0(n263_9),
    .I1(n995_7) 
);
defparam n1797_s12.INIT=4'h8;
  LUT2 n1797_s13 (
    .F(n1797_16),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1797_s13.INIT=4'h8;
  LUT2 n1797_s14 (
    .F(n1797_17),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1797_s14.INIT=4'h8;
  LUT4 n1797_s17 (
    .F(n1797_20),
    .I0(n1690_98),
    .I1(ff_next_state[2]),
    .I2(n1797_16),
    .I3(n1794_18) 
);
defparam n1797_s17.INIT=16'hE000;
  LUT4 n1797_s18 (
    .F(n1797_21),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n1797_s18.INIT=16'h8FF3;
  LUT3 n1798_s10 (
    .F(n1798_13),
    .I0(n263_9),
    .I1(n1798_22),
    .I2(n263_16) 
);
defparam n1798_s10.INIT=8'h10;
  LUT2 n1798_s11 (
    .F(n1798_14),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n1798_s11.INIT=4'h1;
  LUT4 n1798_s12 (
    .F(n1798_15),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1798_s12.INIT=16'h09B0;
  LUT4 n1798_s13 (
    .F(n1798_16),
    .I0(n1797_15),
    .I1(ff_state[0]),
    .I2(n1690_98),
    .I3(ff_state[2]) 
);
defparam n1798_s13.INIT=16'h0700;
  LUT4 n1798_s14 (
    .F(n1798_17),
    .I0(ff_state[0]),
    .I1(ff_eq),
    .I2(n1540_3),
    .I3(n1726_110) 
);
defparam n1798_s14.INIT=16'h7D00;
  LUT4 n1798_s16 (
    .F(n1798_19),
    .I0(n1793_15),
    .I1(ff_state[2]),
    .I2(ff_cache_flush_start_14),
    .I3(n1792_13) 
);
defparam n1798_s16.INIT=16'h0700;
  LUT4 n1798_s17 (
    .F(n1798_20),
    .I0(n1690_98),
    .I1(ff_next_state[1]),
    .I2(n1797_16),
    .I3(n1794_18) 
);
defparam n1798_s17.INIT=16'hE000;
  LUT3 n1798_s18 (
    .F(n1798_21),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n1798_s18.INIT=8'h0E;
  LUT4 n1799_s11 (
    .F(n1799_14),
    .I0(n1797_15),
    .I1(n1799_19),
    .I2(n1793_16),
    .I3(n1799_20) 
);
defparam n1799_s11.INIT=16'hF400;
  LUT4 n1799_s12 (
    .F(n1799_15),
    .I0(n1797_15),
    .I1(ff_state[0]),
    .I2(n1799_21),
    .I3(n1692_147) 
);
defparam n1799_s12.INIT=16'h008F;
  LUT4 n1799_s13 (
    .F(n1799_16),
    .I0(ff_next_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_cache_flush_start_19) 
);
defparam n1799_s13.INIT=16'h2C00;
  LUT4 n1799_s14 (
    .F(n1799_17),
    .I0(n1793_15),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1794_20) 
);
defparam n1799_s14.INIT=16'h3500;
  LUT3 n1799_s15 (
    .F(n1799_18),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]) 
);
defparam n1799_s15.INIT=8'h0D;
  LUT3 n1693_s116 (
    .F(n1693_156),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1693_s116.INIT=8'h90;
  LUT3 n1708_s100 (
    .F(n1708_104),
    .I0(ff_dx[7]),
    .I1(w_status_border_position[7]),
    .I2(n1699_113) 
);
defparam n1708_s100.INIT=8'hAC;
  LUT2 n1708_s101 (
    .F(n1708_105),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave) 
);
defparam n1708_s101.INIT=4'h4;
  LUT4 n1709_s101 (
    .F(n1709_105),
    .I0(n354_12),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam n1709_s101.INIT=16'h3A00;
  LUT3 n1710_s102 (
    .F(n1710_106),
    .I0(ff_dx[5]),
    .I1(w_status_border_position[5]),
    .I2(n1699_113) 
);
defparam n1710_s102.INIT=8'hAC;
  LUT3 n1715_s101 (
    .F(n1715_105),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1699_113) 
);
defparam n1715_s101.INIT=8'hAC;
  LUT4 ff_color_latched_s5 (
    .F(ff_color_latched_10),
    .I0(n1793_17),
    .I1(ff_color_latched_13),
    .I2(ff_state[5]),
    .I3(ff_command[2]) 
);
defparam ff_color_latched_s5.INIT=16'h0C0A;
  LUT4 n1793_s9 (
    .F(n1793_15),
    .I0(w_4colors_mode_5),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n1799_19) 
);
defparam n1793_s9.INIT=16'hF400;
  LUT4 n1793_s10 (
    .F(n1793_16),
    .I0(ff_eq),
    .I1(n1540_3),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1793_s10.INIT=16'h9000;
  LUT2 n1793_s11 (
    .F(n1793_17),
    .I0(ff_state[4]),
    .I1(n1797_25) 
);
defparam n1793_s11.INIT=4'h8;
  LUT4 ff_source_7_s5 (
    .F(ff_source_7_9),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(n1726_110),
    .I3(ff_state[4]) 
);
defparam ff_source_7_s5.INIT=16'hBF00;
  LUT3 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_state[2]),
    .I1(n1726_113),
    .I2(ff_cache_flush_start_17) 
);
defparam ff_cache_flush_start_s9.INIT=8'h4D;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_15),
    .I0(ff_state[2]),
    .I1(n1793_16),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_cache_flush_start_s10.INIT=16'hBFF0;
  LUT2 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=4'h8;
  LUT4 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_16),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=16'h9400;
  LUT4 ff_cache_vram_wdata_7_s12 (
    .F(ff_cache_vram_wdata_7_17),
    .I0(n1797_16),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam ff_cache_vram_wdata_7_s12.INIT=16'h8AA2;
  LUT4 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(ff_command_execute_7),
    .I1(n1793_17),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_color_latched_13) 
);
defparam ff_state_5_s10.INIT=16'hB0BB;
  LUT4 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_color_latched),
    .I1(n1797_16),
    .I2(ff_cache_vram_wdata_7_15),
    .I3(n1798_11) 
);
defparam ff_state_5_s11.INIT=16'h4000;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_count_valid_s9.INIT=16'hC200;
  LUT3 n1726_s97 (
    .F(n1726_113),
    .I0(w_4colors_mode_5),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n1726_s97.INIT=8'h40;
  LUT4 n1681_s122 (
    .F(n1681_148),
    .I0(ff_cache_vram_write),
    .I1(ff_state[0]),
    .I2(n1726_110),
    .I3(ff_cache_vram_write_15) 
);
defparam n1681_s122.INIT=16'hD000;
  LUT3 n1375_s4 (
    .F(n1375_9),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1375_s4.INIT=8'hCA;
  LUT3 n1374_s4 (
    .F(n1374_9),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1374_s4.INIT=8'hCA;
  LUT4 n1141_s4 (
    .F(n1141_9),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam n1141_s4.INIT=16'h0001;
  LUT2 n1141_s5 (
    .F(n1141_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam n1141_s5.INIT=4'h1;
  LUT4 n1141_s6 (
    .F(n1141_11),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam n1141_s6.INIT=16'h0001;
  LUT3 n1689_s90 (
    .F(n1689_96),
    .I0(n1689_97),
    .I1(ff_read_byte[0]),
    .I2(n1689_99) 
);
defparam n1689_s90.INIT=8'h35;
  LUT4 n1689_s91 (
    .F(n1689_97),
    .I0(n1689_100),
    .I1(w_status_color[0]),
    .I2(n1683_94),
    .I3(n1689_101) 
);
defparam n1689_s91.INIT=16'hC0CD;
  LUT4 n1689_s92 (
    .F(n1689_98),
    .I0(n1797_17),
    .I1(ff_state[2]),
    .I2(n1689_99),
    .I3(ff_state[3]) 
);
defparam n1689_s92.INIT=16'h0C05;
  LUT3 n1688_s89 (
    .F(n1688_95),
    .I0(n1688_96),
    .I1(ff_read_byte[1]),
    .I2(n1689_99) 
);
defparam n1688_s89.INIT=8'h35;
  LUT4 n1688_s90 (
    .F(n1688_96),
    .I0(n1688_97),
    .I1(w_status_color[1]),
    .I2(n1683_94),
    .I3(n1688_98) 
);
defparam n1688_s90.INIT=16'hC0CD;
  LUT4 n1687_s88 (
    .F(n1687_94),
    .I0(n1687_97),
    .I1(w_status_color[2]),
    .I2(n1683_94),
    .I3(n1687_98) 
);
defparam n1687_s88.INIT=16'hC0CD;
  LUT3 n1687_s89 (
    .F(n1687_95),
    .I0(n1687_94),
    .I1(n1689_97),
    .I2(w_vram_interleave) 
);
defparam n1687_s89.INIT=8'hCA;
  LUT3 n1687_s90 (
    .F(n1687_96),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1687_s90.INIT=8'hD3;
  LUT3 n1686_s89 (
    .F(n1686_95),
    .I0(w_vram_interleave),
    .I1(n1686_100),
    .I2(n1686_99) 
);
defparam n1686_s89.INIT=8'h01;
  LUT2 n1686_s90 (
    .F(n1686_96),
    .I0(n1688_96),
    .I1(w_vram_interleave) 
);
defparam n1686_s90.INIT=4'h4;
  LUT3 n1686_s91 (
    .F(n1686_97),
    .I0(n1687_96),
    .I1(ff_read_byte[3]),
    .I2(w_next_0_9) 
);
defparam n1686_s91.INIT=8'h07;
  LUT3 n1686_s93 (
    .F(n1686_99),
    .I0(n1686_105),
    .I1(w_status_color[3]),
    .I2(n1683_94) 
);
defparam n1686_s93.INIT=8'hCA;
  LUT3 n1685_s87 (
    .F(n1685_93),
    .I0(n1689_97),
    .I1(ff_read_byte[4]),
    .I2(n1684_94) 
);
defparam n1685_s87.INIT=8'hCA;
  LUT4 n1685_s88 (
    .F(n1685_94),
    .I0(n1685_95),
    .I1(w_status_color[4]),
    .I2(n1685_96),
    .I3(n1683_94) 
);
defparam n1685_s88.INIT=16'h0305;
  LUT3 n1684_s88 (
    .F(n1684_94),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1684_s88.INIT=8'hBC;
  LUT4 n1684_s89 (
    .F(n1684_95),
    .I0(n1684_97),
    .I1(n1683_94),
    .I2(n1684_102),
    .I3(w_next_0_9) 
);
defparam n1684_s89.INIT=16'h0E00;
  LUT3 n1684_s90 (
    .F(n1684_96),
    .I0(n1684_99),
    .I1(n1683_94),
    .I2(w_status_color[5]) 
);
defparam n1684_s90.INIT=8'hE0;
  LUT3 n1683_s88 (
    .F(n1683_94),
    .I0(ff_source[0]),
    .I1(n1683_98),
    .I2(n1683_99) 
);
defparam n1683_s88.INIT=8'h40;
  LUT3 n1683_s89 (
    .F(n1683_95),
    .I0(n1683_100),
    .I1(n1683_103),
    .I2(ff_logical_opration[2]) 
);
defparam n1683_s89.INIT=8'hC5;
  LUT3 n1683_s90 (
    .F(n1683_96),
    .I0(w_vram_interleave),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1683_s90.INIT=8'h07;
  LUT3 n1683_s91 (
    .F(n1683_97),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(ff_state[4]) 
);
defparam n1683_s91.INIT=8'h35;
  LUT3 n1682_s90 (
    .F(n1682_96),
    .I0(n1682_99),
    .I1(n1683_94),
    .I2(w_status_color[7]) 
);
defparam n1682_s90.INIT=8'hE0;
  LUT4 n1682_s91 (
    .F(n1682_97),
    .I0(n1683_94),
    .I1(n1682_100),
    .I2(n1682_104),
    .I3(ff_source[7]) 
);
defparam n1682_s91.INIT=16'h0EEE;
  LUT3 n1682_s92 (
    .F(n1682_98),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[4]) 
);
defparam n1682_s92.INIT=8'h35;
  LUT3 n1794_s13 (
    .F(n1794_18),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1794_s13.INIT=8'h60;
  LUT4 n1794_s14 (
    .F(n1794_19),
    .I0(n1794_25),
    .I1(n1794_23),
    .I2(ff_state[0]),
    .I3(n1797_15) 
);
defparam n1794_s14.INIT=16'hACEE;
  LUT3 n1794_s15 (
    .F(n1794_20),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n1692_156) 
);
defparam n1794_s15.INIT=8'h01;
  LUT4 n1794_s16 (
    .F(n1794_21),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_cache_flush_start_19) 
);
defparam n1794_s16.INIT=16'h2C00;
  LUT4 n1793_s12 (
    .F(n1793_18),
    .I0(n1793_20),
    .I1(n1793_21),
    .I2(n1793_22),
    .I3(n1793_23) 
);
defparam n1793_s12.INIT=16'h8000;
  LUT4 n1793_s13 (
    .F(n1793_19),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[3]),
    .I3(reg_sx[3]) 
);
defparam n1793_s13.INIT=16'h9009;
  LUT4 n1792_s10 (
    .F(n1792_15),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1792_s10.INIT=16'hD63F;
  LUT4 ff_state_4_s9 (
    .F(ff_state_4_14),
    .I0(n1690_98),
    .I1(ff_next_state[4]),
    .I2(ff_start),
    .I3(ff_state[3]) 
);
defparam ff_state_4_s9.INIT=16'h0E00;
  LUT4 n1692_s111 (
    .F(n1692_147),
    .I0(n263_9),
    .I1(n1798_22),
    .I2(n1692_154),
    .I3(n263_16) 
);
defparam n1692_s111.INIT=16'h1000;
  LUT3 n1692_s114 (
    .F(n1692_150),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]) 
);
defparam n1692_s114.INIT=8'hA3;
  LUT4 n263_s6 (
    .F(n263_9),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]),
    .I2(n958_6),
    .I3(n955_8) 
);
defparam n263_s6.INIT=16'h1000;
  LUT3 n263_s8 (
    .F(n263_11),
    .I0(w_4colors_mode_5),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]) 
);
defparam n263_s8.INIT=8'h0B;
  LUT3 n955_s5 (
    .F(n955_8),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]) 
);
defparam n955_s5.INIT=8'h01;
  LUT4 n957_s7 (
    .F(n957_10),
    .I0(reg_nx[4]),
    .I1(reg_nx[3]),
    .I2(n957_7),
    .I3(reg_nx[5]) 
);
defparam n957_s7.INIT=16'h10EF;
  LUT3 n959_s5 (
    .F(n959_8),
    .I0(n955_12),
    .I1(reg_nx[3]),
    .I2(n957_7) 
);
defparam n959_s5.INIT=8'h41;
  LUT2 n961_s5 (
    .F(n961_8),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n961_s5.INIT=4'h6;
  LUT2 n962_s5 (
    .F(n962_8),
    .I0(n955_12),
    .I1(reg_nx[0]) 
);
defparam n962_s5.INIT=4'h4;
  LUT4 n995_s4 (
    .F(n995_7),
    .I0(ff_ny[9]),
    .I1(n1089_4),
    .I2(n1084_5),
    .I3(n1086_5) 
);
defparam n995_s4.INIT=16'h4000;
  LUT3 n1798_s19 (
    .F(n1798_22),
    .I0(n1798_23),
    .I1(n1798_24),
    .I2(n1798_25) 
);
defparam n1798_s19.INIT=8'h80;
  LUT2 n1799_s16 (
    .F(n1799_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1799_s16.INIT=4'h1;
  LUT2 n1799_s17 (
    .F(n1799_20),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1799_s17.INIT=4'h4;
  LUT4 n1799_s18 (
    .F(n1799_21),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1799_s18.INIT=16'hE300;
  LUT4 ff_cache_flush_start_s12 (
    .F(ff_cache_flush_start_17),
    .I0(w_4colors_mode_5),
    .I1(w_status_border_position[8]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_cache_flush_start_s12.INIT=16'hFB0F;
  LUT4 n1689_s93 (
    .F(n1689_99),
    .I0(ff_dx[1]),
    .I1(n1708_105),
    .I2(ff_dx[0]),
    .I3(w_next_0_9) 
);
defparam n1689_s93.INIT=16'h004F;
  LUT4 n1689_s94 (
    .F(n1689_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1689_s94.INIT=16'h004F;
  LUT4 n1689_s95 (
    .F(n1689_101),
    .I0(n1689_102),
    .I1(ff_source[0]),
    .I2(n1689_103),
    .I3(ff_logical_opration[2]) 
);
defparam n1689_s95.INIT=16'hC355;
  LUT4 n1688_s91 (
    .F(n1688_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1688_s91.INIT=16'h004F;
  LUT4 n1688_s92 (
    .F(n1688_98),
    .I0(n1688_99),
    .I1(ff_source[1]),
    .I2(n1689_103),
    .I3(ff_logical_opration[2]) 
);
defparam n1688_s92.INIT=16'hC355;
  LUT4 n1687_s91 (
    .F(n1687_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[2]),
    .I3(ff_logical_opration[2]) 
);
defparam n1687_s91.INIT=16'h004F;
  LUT4 n1687_s92 (
    .F(n1687_98),
    .I0(n1687_99),
    .I1(ff_source[2]),
    .I2(n1689_103),
    .I3(ff_logical_opration[2]) 
);
defparam n1687_s92.INIT=16'hC355;
  LUT4 n1686_s94 (
    .F(n1686_100),
    .I0(n1686_102),
    .I1(ff_source[3]),
    .I2(ff_logical_opration[2]),
    .I3(n1686_103) 
);
defparam n1686_s94.INIT=16'h000E;
  LUT2 n1685_s89 (
    .F(n1685_95),
    .I0(ff_source[4]),
    .I1(n1685_97) 
);
defparam n1685_s89.INIT=4'h1;
  LUT2 n1685_s90 (
    .F(n1685_96),
    .I0(ff_source[4]),
    .I1(n1685_98) 
);
defparam n1685_s90.INIT=4'h8;
  LUT4 n1684_s91 (
    .F(n1684_97),
    .I0(n1689_103),
    .I1(n1684_100),
    .I2(ff_source[5]),
    .I3(ff_logical_opration[2]) 
);
defparam n1684_s91.INIT=16'hF53F;
  LUT4 n1684_s93 (
    .F(n1684_99),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1684_s93.INIT=16'h070C;
  LUT4 n1683_s92 (
    .F(n1683_98),
    .I0(ff_source[2]),
    .I1(ff_source[3]),
    .I2(ff_source[4]),
    .I3(ff_source[5]) 
);
defparam n1683_s92.INIT=16'h0001;
  LUT4 n1683_s93 (
    .F(n1683_99),
    .I0(ff_source[1]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1683_s93.INIT=16'h0100;
  LUT4 n1683_s94 (
    .F(n1683_100),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(w_status_color[6]),
    .I3(ff_logical_opration[1]) 
);
defparam n1683_s94.INIT=16'h7CC4;
  LUT4 n1682_s93 (
    .F(n1682_99),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1682_s93.INIT=16'h070C;
  LUT4 n1682_s94 (
    .F(n1682_100),
    .I0(n1689_103),
    .I1(n1682_102),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[2]) 
);
defparam n1682_s94.INIT=16'hF53F;
  LUT2 n1794_s18 (
    .F(n1794_23),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1794_s18.INIT=4'h8;
  LUT2 n1793_s14 (
    .F(n1793_20),
    .I0(w_status_border_position[1]),
    .I1(reg_sx[1]) 
);
defparam n1793_s14.INIT=4'h9;
  LUT4 n1793_s15 (
    .F(n1793_21),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1793_s15.INIT=16'h9009;
  LUT4 n1793_s16 (
    .F(n1793_22),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1793_s16.INIT=16'h9009;
  LUT4 n1793_s17 (
    .F(n1793_23),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n1793_s17.INIT=16'h9009;
  LUT4 n1798_s20 (
    .F(n1798_23),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(ff_dy[7]),
    .I3(ff_dy[6]) 
);
defparam n1798_s20.INIT=16'h0001;
  LUT4 n1798_s21 (
    .F(n1798_24),
    .I0(ff_dy[1]),
    .I1(ff_dy[0]),
    .I2(w_next_dy[9]),
    .I3(ff_diy) 
);
defparam n1798_s21.INIT=16'h1000;
  LUT4 n1798_s22 (
    .F(n1798_25),
    .I0(ff_dy[5]),
    .I1(ff_dy[4]),
    .I2(ff_dy[3]),
    .I3(ff_dy[2]) 
);
defparam n1798_s22.INIT=16'h0001;
  LUT4 n1689_s96 (
    .F(n1689_102),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1689_s96.INIT=16'h7FF0;
  LUT2 n1689_s97 (
    .F(n1689_103),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1689_s97.INIT=4'h1;
  LUT4 n1688_s93 (
    .F(n1688_99),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[1]) 
);
defparam n1688_s93.INIT=16'h7FF0;
  LUT4 n1687_s93 (
    .F(n1687_99),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1687_s93.INIT=16'h7FF0;
  LUT2 n1686_s96 (
    .F(n1686_102),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[1]) 
);
defparam n1686_s96.INIT=4'h8;
  LUT4 n1686_s97 (
    .F(n1686_103),
    .I0(ff_source[3]),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1686_s97.INIT=16'h8300;
  LUT4 n1685_s91 (
    .F(n1685_97),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[4]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1685_s91.INIT=16'hFA3F;
  LUT4 n1685_s92 (
    .F(n1685_98),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1685_s92.INIT=16'hDEF3;
  LUT2 n1684_s94 (
    .F(n1684_100),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[1]) 
);
defparam n1684_s94.INIT=4'h4;
  LUT2 n1682_s96 (
    .F(n1682_102),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[1]) 
);
defparam n1682_s96.INIT=4'h4;
  LUT4 n1710_s104 (
    .F(n1710_109),
    .I0(n1708_105),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_next_0_6) 
);
defparam n1710_s104.INIT=16'h4555;
  LUT4 n1797_s19 (
    .F(n1797_23),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_write_15) 
);
defparam n1797_s19.INIT=16'h6F00;
  LUT4 ff_border_detect_s6 (
    .F(ff_border_detect_10),
    .I0(ff_border_detect_14),
    .I1(ff_border_detect_12),
    .I2(ff_start),
    .I3(ff_command_execute_7) 
);
defparam ff_border_detect_s6.INIT=16'hFFF8;
  LUT4 n571_s5 (
    .F(n571_9),
    .I0(ff_maj),
    .I1(n1141_8),
    .I2(n954_9),
    .I3(n954_6) 
);
defparam n571_s5.INIT=16'h7F00;
  LUT4 n1084_s3 (
    .F(n1084_7),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1086_7),
    .I3(ff_ny[9]) 
);
defparam n1084_s3.INIT=16'h10EF;
  LUT4 n1086_s3 (
    .F(n1086_7),
    .I0(n1089_4),
    .I1(ff_ny[4]),
    .I2(ff_ny[5]),
    .I3(ff_ny[6]) 
);
defparam n1086_s3.INIT=16'h0002;
  LUT4 n1090_s2 (
    .F(n1090_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1090_s2.INIT=16'h01FE;
  LUT3 n1370_s3 (
    .F(n1370_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n1370_s3.INIT=8'h20;
  LUT3 n1371_s3 (
    .F(n1371_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n1371_s3.INIT=8'h20;
  LUT3 n1794_s19 (
    .F(n1794_25),
    .I0(n1793_16),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1794_s19.INIT=8'h10;
  LUT4 n955_s6 (
    .F(n955_10),
    .I0(n958_6),
    .I1(ff_nx[4]),
    .I2(ff_nx[5]),
    .I3(ff_nx[6]) 
);
defparam n955_s6.INIT=16'h0002;
  LUT4 n959_s6 (
    .F(n959_10),
    .I0(ff_nx[2]),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(ff_nx[3]) 
);
defparam n959_s6.INIT=16'hFE01;
  LUT4 n1372_s4 (
    .F(n1372_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]),
    .I2(n1380_12),
    .I3(ff_xsel[0]) 
);
defparam n1372_s4.INIT=16'hF044;
  LUT3 n1368_s3 (
    .F(n1368_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n1368_s3.INIT=8'h20;
  LUT4 n1373_s4 (
    .F(n1373_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]),
    .I2(n1381_12),
    .I3(ff_xsel[0]) 
);
defparam n1373_s4.INIT=16'hF044;
  LUT3 n1369_s3 (
    .F(n1369_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n1369_s3.INIT=8'h20;
  LUT3 ff_xsel_1_s10 (
    .F(ff_xsel_1_15),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam ff_xsel_1_s10.INIT=8'h02;
  LUT4 n1699_s108 (
    .F(n1699_113),
    .I0(ff_cache_vram_wdata_7_19),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1730_100) 
);
defparam n1699_s108.INIT=16'h0057;
  LUT3 ff_next_state_0_s11 (
    .F(ff_next_state_0_16),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]),
    .I2(n1725_108) 
);
defparam ff_next_state_0_s11.INIT=8'h40;
  LUT4 n1725_s91 (
    .F(n1725_106),
    .I0(w_4colors_mode_5),
    .I1(ff_dx[8]),
    .I2(ff_next_state[4]),
    .I3(n1725_108) 
);
defparam n1725_s91.INIT=16'h40FF;
  LUT3 w_next_0_s5 (
    .F(w_next_0_9),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam w_next_0_s5.INIT=8'h80;
  LUT4 n2696_s1 (
    .F(n2696_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2589_4) 
);
defparam n2696_s1.INIT=16'h1000;
  LUT4 n2458_s1 (
    .F(n2458_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2352_4) 
);
defparam n2458_s1.INIT=16'h1000;
  LUT4 n1708_s102 (
    .F(n1708_107),
    .I0(n1708_104),
    .I1(n1709_103),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1708_s102.INIT=16'h5355;
  LUT4 ff_state_4_s11 (
    .F(ff_state_4_17),
    .I0(ff_state[5]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_state_4_s11.INIT=16'h2800;
  LUT4 n1693_s118 (
    .F(n1693_159),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1693_s118.INIT=16'h0009;
  LUT4 n1693_s119 (
    .F(n1693_161),
    .I0(ff_state[2]),
    .I1(n1798_13),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1693_s119.INIT=16'h0001;
  LUT4 n959_s7 (
    .F(n959_12),
    .I0(n954_9),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n959_s7.INIT=16'h0001;
  LUT4 n2704_s1 (
    .F(n2704_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2589_4) 
);
defparam n2704_s1.INIT=16'h4000;
  LUT4 n2457_s1 (
    .F(n2457_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2352_4) 
);
defparam n2457_s1.INIT=16'h4000;
  LUT4 n1319_s1 (
    .F(n1319_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2589_4) 
);
defparam n1319_s1.INIT=16'h4000;
  LUT4 ff_sx_9_s5 (
    .F(ff_sx_9_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=16'hBAAA;
  LUT4 n1693_s120 (
    .F(n1693_163),
    .I0(n1797_15),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1693_s120.INIT=16'h0E00;
  LUT4 n1726_s98 (
    .F(n1726_115),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(n1726_111),
    .I3(n1726_112) 
);
defparam n1726_s98.INIT=16'hFFB0;
  LUT4 n955_s7 (
    .F(n955_12),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n955_s7.INIT=16'h4000;
  LUT3 w_next_0_s6 (
    .F(w_next[0]),
    .I0(w_next_0_9),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam w_next_0_s6.INIT=8'hBF;
  LUT4 n2590_s1 (
    .F(n2590_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2589_4) 
);
defparam n2590_s1.INIT=16'h0100;
  LUT4 n2353_s1 (
    .F(n2353_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2352_4) 
);
defparam n2353_s1.INIT=16'h0100;
  LUT4 ff_border_detect_s7 (
    .F(ff_border_detect_12),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam ff_border_detect_s7.INIT=16'h0004;
  LUT3 n1692_s117 (
    .F(n1692_154),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1692_s117.INIT=8'h01;
  LUT4 n1692_s118 (
    .F(n1692_156),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1692_s118.INIT=16'h0001;
  LUT4 n2589_s2 (
    .F(n2589_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2589_4) 
);
defparam n2589_s2.INIT=16'h1000;
  LUT4 n2352_s2 (
    .F(n2352_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2352_4) 
);
defparam n2352_s2.INIT=16'h1000;
  LUT4 ff_cache_vram_address_16_s14 (
    .F(ff_cache_vram_address_16_19),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_vram_address_16_s14.INIT=16'h1000;
  LUT4 n1732_s13 (
    .F(n1732_19),
    .I0(ff_state_5_20),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_next_state_0_22) 
);
defparam n1732_s13.INIT=16'h00BA;
  LUT3 ff_state_5_s14 (
    .F(ff_state_5_20),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_state_5_s14.INIT=8'h10;
  LUT4 ff_next_state_0_s13 (
    .F(ff_next_state_0_20),
    .I0(ff_next_state_0_22),
    .I1(ff_cache_vram_wdata_7_15),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_next_state_0_s13.INIT=16'h0D00;
  LUT4 ff_cache_vram_wdata_7_s13 (
    .F(ff_cache_vram_wdata_7_19),
    .I0(ff_cache_vram_wdata_7_15),
    .I1(n1690_98),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_cache_vram_wdata_7_s13.INIT=16'h0100;
  LUT4 n1692_s119 (
    .F(n1692_158),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1690_98) 
);
defparam n1692_s119.INIT=16'h00F8;
  LUT4 ff_color_latched_s7 (
    .F(ff_color_latched_13),
    .I0(ff_state[1]),
    .I1(n1797_16),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_color_latched_s7.INIT=16'h4000;
  LUT4 n1693_s121 (
    .F(n1693_165),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n1797_15),
    .I3(n1797_17) 
);
defparam n1693_s121.INIT=16'h007F;
  LUT4 n1797_s20 (
    .F(n1797_25),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1797_s20.INIT=16'h8000;
  LUT3 n1682_s97 (
    .F(n1682_104),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1682_s97.INIT=8'hA9;
  LUT4 n1683_s96 (
    .F(n1683_103),
    .I0(n1683_94),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1683_s96.INIT=16'h333E;
  LUT4 n1686_s98 (
    .F(n1686_105),
    .I0(ff_source[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1686_s98.INIT=16'hA900;
  LUT4 n1724_s98 (
    .F(n1724_114),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1724_s98.INIT=16'h0001;
  LUT4 ff_source_7_s9 (
    .F(ff_source_7_15),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_source_7_s9.INIT=16'h0001;
  LUT4 n1725_s92 (
    .F(n1725_108),
    .I0(n1797_17),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1725_s92.INIT=16'h0004;
  LUT4 n1793_s18 (
    .F(n1793_25),
    .I0(ff_state[2]),
    .I1(n1793_15),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1793_s18.INIT=16'h0008;
  LUT4 n1730_s95 (
    .F(n1730_100),
    .I0(ff_state[0]),
    .I1(n1797_17),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1730_s95.INIT=16'h0009;
  LUT4 ff_cache_flush_start_s13 (
    .F(ff_cache_flush_start_19),
    .I0(ff_state[2]),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_cache_flush_start_s13.INIT=16'h8000;
  LUT4 n1798_s23 (
    .F(n1798_27),
    .I0(ff_next_state_0_22),
    .I1(n1797_15),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1798_s23.INIT=16'hB000;
  LUT4 n1688_s94 (
    .F(n1688_101),
    .I0(n1688_95),
    .I1(ff_color[1]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1688_s94.INIT=16'hA333;
  LUT4 n1689_s98 (
    .F(n1689_105),
    .I0(n1689_96),
    .I1(ff_color[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1689_s98.INIT=16'hA333;
  LUT4 n1797_s21 (
    .F(n1797_27),
    .I0(n1797_15),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1797_23) 
);
defparam n1797_s21.INIT=16'hBF00;
  LUT3 ff_state_5_s15 (
    .F(ff_state_5_22),
    .I0(ff_state[2]),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam ff_state_5_s15.INIT=8'h01;
  LUT4 ff_source_7_s10 (
    .F(ff_source_7_17),
    .I0(ff_cache_vram_valid),
    .I1(ff_reset_n2_1),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_source_7_s10.INIT=16'h0004;
  LUT4 n1794_s20 (
    .F(n1794_27),
    .I0(ff_state[5]),
    .I1(ff_start),
    .I2(ff_state[4]),
    .I3(n1794_19) 
);
defparam n1794_s20.INIT=16'h0010;
  LUT4 n1791_s3 (
    .F(n1791_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1791_s3.INIT=16'hACAA;
  LUT4 n1790_s3 (
    .F(n1790_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1790_s3.INIT=16'hACAA;
  LUT4 n1789_s3 (
    .F(n1789_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1789_s3.INIT=16'hACAA;
  LUT4 n1788_s3 (
    .F(n1788_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1788_s3.INIT=16'hACAA;
  LUT4 n1787_s3 (
    .F(n1787_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1787_s3.INIT=16'hACAA;
  LUT4 n1786_s3 (
    .F(n1786_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1786_s3.INIT=16'hACAA;
  LUT4 n1785_s3 (
    .F(n1785_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1785_s3.INIT=16'hACAA;
  LUT4 n1784_s5 (
    .F(n1784_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1784_s5.INIT=16'hACAA;
  LUT4 n262_s3 (
    .F(n262_9),
    .I0(w_next_sx[9]),
    .I1(n263_7),
    .I2(n263_8),
    .I3(ff_start) 
);
defparam n262_s3.INIT=16'h00A8;
  LUT4 ff_next_state_0_s14 (
    .F(ff_next_state_0_22),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_next_state_0_s14.INIT=16'hE0EE;
  LUT3 ff_count_valid_s10 (
    .F(ff_count_valid_16),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_cache_flush_start_19) 
);
defparam ff_count_valid_s10.INIT=8'h40;
  LUT3 n1692_s120 (
    .F(n1692_160),
    .I0(ff_state[0]),
    .I1(n263_9),
    .I2(n995_7) 
);
defparam n1692_s120.INIT=8'h15;
  LUT4 n1692_s121 (
    .F(n1692_162),
    .I0(n263_9),
    .I1(n995_7),
    .I2(ff_state[0]),
    .I3(n1692_158) 
);
defparam n1692_s121.INIT=16'h7F00;
  LUT4 n1794_s21 (
    .F(n1794_29),
    .I0(n1794_18),
    .I1(n263_9),
    .I2(n995_7),
    .I3(ff_state[3]) 
);
defparam n1794_s21.INIT=16'h007F;
  LUT3 ff_state_5_s16 (
    .F(ff_state_5_24),
    .I0(n263_9),
    .I1(n995_7),
    .I2(ff_state_5_16) 
);
defparam ff_state_5_s16.INIT=8'h70;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1711_s100 (
    .F(n1711_105),
    .I0(n1710_104),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(n1711_103) 
);
defparam n1711_s100.INIT=16'h20FF;
  LUT4 n1709_s102 (
    .F(n1709_107),
    .I0(n1709_103),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(n1709_104) 
);
defparam n1709_s102.INIT=16'hEF00;
  LUT4 n1376_s4 (
    .F(n1376_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1376_s4.INIT=16'h0A0C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1377_s4 (
    .F(n1377_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1377_s4.INIT=16'h0C0A;
  LUT4 n1378_s4 (
    .F(n1378_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1378_s4.INIT=16'h0C0A;
  LUT4 n1379_s4 (
    .F(n1379_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1379_s4.INIT=16'h0C0A;
  LUT4 n1380_s4 (
    .F(n1380_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1380_s4.INIT=16'h0C0A;
  LUT2 n1380_s5 (
    .F(n1380_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1380_s5.INIT=4'h4;
  LUT4 n1381_s4 (
    .F(n1381_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1381_s4.INIT=16'h0C0A;
  LUT2 n1381_s5 (
    .F(n1381_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1381_s5.INIT=4'h4;
  LUT4 n1382_s4 (
    .F(n1382_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1382_s4.INIT=16'h0C0A;
  LUT4 n1383_s4 (
    .F(n1383_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1383_s4.INIT=16'h0C0A;
  LUT3 n954_s7 (
    .F(n954_11),
    .I0(n954_8),
    .I1(n954_12),
    .I2(n954_9) 
);
defparam n954_s7.INIT=8'hA3;
  LUT3 n954_s8 (
    .F(n954_12),
    .I0(GND),
    .I1(ff_nx[8]),
    .I2(n919_3) 
);
defparam n954_s8.INIT=8'h96;
  LUT4 ff_next_state_0_s15 (
    .F(ff_next_state_0_24),
    .I0(ff_source_7_9),
    .I1(ff_source_7_15),
    .I2(ff_source_7_17),
    .I3(ff_cache_vram_address_16_15) 
);
defparam ff_next_state_0_s15.INIT=16'h1000;
  LUT4 n1684_s95 (
    .F(n1684_102),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[5]) 
);
defparam n1684_s95.INIT=16'hA900;
  LUT4 ff_source_7_s11 (
    .F(ff_source_7_19),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_source_7_s11.INIT=16'h5551;
  LUT4 ff_border_detect_s8 (
    .F(ff_border_detect_14),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_border_detect_s8.INIT=16'h0200;
  LUT4 n263_s10 (
    .F(n263_16),
    .I0(w_4colors_mode_5),
    .I1(w_next_dx[8]),
    .I2(ff_dix),
    .I3(\w_next_dx[8]_1_1 ) 
);
defparam n263_s10.INIT=16'hB00B;
  LUT4 n1686_s99 (
    .F(n1686_107),
    .I0(n1686_100),
    .I1(w_next_0_6),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1686_s99.INIT=16'h4000;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2353_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2353_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2353_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2353_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2353_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2353_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2353_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2353_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2457_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2458_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2458_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2458_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2458_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2458_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2458_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2458_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2458_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2589_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2590_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2590_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2590_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2590_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2590_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2590_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2590_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2590_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2704_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2704_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2704_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2704_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1319_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1319_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1319_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1319_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1319_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1319_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1319_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1319_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1319_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1699_107),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1700_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1701_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1702_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1703_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1704_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1705_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1706_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1707_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1708_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1709_107),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1710_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1711_105),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1712_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1713_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1714_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1715_102),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1690_95),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1732_16),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1681_145),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1682_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1683_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1684_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1685_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1686_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1687_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1688_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1689_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1784_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1785_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1786_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1787_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1788_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1789_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1790_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1791_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1724_109),
    .CLK(clk85m),
    .CE(ff_next_state_5_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1725_106),
    .CLK(clk85m),
    .CE(ff_next_state_5_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1726_115),
    .CLK(clk85m),
    .CE(ff_next_state_5_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1727_105),
    .CLK(clk85m),
    .CE(ff_next_state_5_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1728_118),
    .CLK(clk85m),
    .CE(ff_next_state_1_11) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1729_100),
    .CLK(clk85m),
    .CE(ff_next_state_1_11) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1730_97),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1731_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2352_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n262_9),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n263_4),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n264_4),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n265_4),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n266_4),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n267_4),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n268_4),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n269_4),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n270_4),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n271_4),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(n305_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(n305_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n368_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n369_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n370_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n371_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n372_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n373_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n374_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n375_3),
    .CLK(clk85m),
    .CE(n313_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n689_3),
    .CLK(clk85m),
    .CE(n606_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n690_3),
    .CLK(clk85m),
    .CE(n606_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n691_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n692_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n693_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n694_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n695_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n696_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n697_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n698_3),
    .CLK(clk85m),
    .CE(n614_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n954_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n955_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n956_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n957_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n958_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n959_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n960_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n961_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n962_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1084_3),
    .CLK(clk85m),
    .CE(n995_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1085_3),
    .CLK(clk85m),
    .CE(n995_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1086_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1087_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1088_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1089_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1090_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1091_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1092_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1093_3),
    .CLK(clk85m),
    .CE(n997_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1142_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1143_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1144_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1145_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1146_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1147_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1148_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1149_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_latched_s1 (
    .Q(ff_color_latched),
    .D(n2696_5),
    .CLK(clk85m),
    .CE(ff_color_latched_8),
    .CLEAR(n36_6) 
);
defparam ff_color_latched_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(n1348_9),
    .CLK(clk85m),
    .CE(ff_border_detect_10),
    .CLEAR(n36_6) 
);
defparam ff_border_detect_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1368_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1369_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1370_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1371_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1372_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1373_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1374_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1375_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n571_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n572_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n573_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n574_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n575_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n576_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n577_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n578_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n579_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1794_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1692_144),
    .CLK(clk85m),
    .CE(ff_state_4_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1693_149),
    .CLK(clk85m),
    .CE(ff_state_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1797_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1798_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1799_10),
    .CLK(clk85m),
    .CE(ff_state_0_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1792_12),
    .CLK(clk85m),
    .CE(ff_count_valid_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1793_10),
    .CLK(clk85m),
    .CE(n1793_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1376_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1377_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1378_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1379_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1380_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1381_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1382_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1383_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1119_s (
    .SUM(n1119_1),
    .COUT(n1119_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1119_s.ALU_MODE=0;
  ALU n1118_s (
    .SUM(n1118_1),
    .COUT(n1118_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1119_2) 
);
defparam n1118_s.ALU_MODE=0;
  ALU n1117_s (
    .SUM(n1117_1),
    .COUT(n1117_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1118_2) 
);
defparam n1117_s.ALU_MODE=0;
  ALU n1116_s (
    .SUM(n1116_1),
    .COUT(n1116_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1117_2) 
);
defparam n1116_s.ALU_MODE=0;
  ALU n1115_s (
    .SUM(n1115_1),
    .COUT(n1115_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1116_2) 
);
defparam n1115_s.ALU_MODE=0;
  ALU n1114_s (
    .SUM(n1114_1),
    .COUT(n1114_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1115_2) 
);
defparam n1114_s.ALU_MODE=0;
  ALU n1113_s (
    .SUM(n1113_1),
    .COUT(n1113_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1114_2) 
);
defparam n1113_s.ALU_MODE=0;
  ALU n1112_s (
    .SUM(n1112_1),
    .COUT(n1112_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1113_2) 
);
defparam n1112_s.ALU_MODE=0;
  ALU n1111_s (
    .SUM(n1111_1),
    .COUT(n1111_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1112_2) 
);
defparam n1111_s.ALU_MODE=0;
  ALU n1110_s (
    .SUM(n1110_1),
    .COUT(n1110_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1111_2) 
);
defparam n1110_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1200_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n926_s (
    .SUM(n926_2),
    .COUT(n926_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n926_s.ALU_MODE=1;
  ALU n925_s (
    .SUM(n925_2),
    .COUT(n925_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n926_3) 
);
defparam n925_s.ALU_MODE=1;
  ALU n924_s (
    .SUM(n924_2),
    .COUT(n924_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n925_3) 
);
defparam n924_s.ALU_MODE=1;
  ALU n923_s (
    .SUM(n923_2),
    .COUT(n923_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n924_3) 
);
defparam n923_s.ALU_MODE=1;
  ALU n922_s (
    .SUM(n922_2),
    .COUT(n922_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n923_3) 
);
defparam n922_s.ALU_MODE=1;
  ALU n921_s (
    .SUM(n921_2),
    .COUT(n921_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n922_3) 
);
defparam n921_s.ALU_MODE=1;
  ALU n920_s (
    .SUM(n920_2),
    .COUT(n920_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n920_s.ALU_MODE=1;
  ALU n919_s (
    .SUM(n919_2),
    .COUT(n919_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n919_s.ALU_MODE=1;
  ALU n1533_s0 (
    .SUM(n1533_1_SUM),
    .COUT(n1533_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1533_s0.ALU_MODE=3;
  ALU n1534_s0 (
    .SUM(n1534_1_SUM),
    .COUT(n1534_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1533_3) 
);
defparam n1534_s0.ALU_MODE=3;
  ALU n1535_s0 (
    .SUM(n1535_1_SUM),
    .COUT(n1535_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1534_3) 
);
defparam n1535_s0.ALU_MODE=3;
  ALU n1536_s0 (
    .SUM(n1536_1_SUM),
    .COUT(n1536_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1535_3) 
);
defparam n1536_s0.ALU_MODE=3;
  ALU n1537_s0 (
    .SUM(n1537_1_SUM),
    .COUT(n1537_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1536_3) 
);
defparam n1537_s0.ALU_MODE=3;
  ALU n1538_s0 (
    .SUM(n1538_1_SUM),
    .COUT(n1538_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1537_3) 
);
defparam n1538_s0.ALU_MODE=3;
  ALU n1539_s0 (
    .SUM(n1539_1_SUM),
    .COUT(n1539_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1538_3) 
);
defparam n1539_s0.ALU_MODE=3;
  ALU n1540_s0 (
    .SUM(n1540_1_SUM),
    .COUT(n1540_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1539_3) 
);
defparam n1540_s0.ALU_MODE=3;
  MUX2_LUT5 n1358_s5 (
    .O(n1358_9),
    .I0(n1358_6),
    .I1(n1358_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1359_s5 (
    .O(n1359_9),
    .I0(n1359_6),
    .I1(n1359_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .n5284_7(n5284_7),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_vram_interleave,
  w_pulse1,
  ff_reset_n2_1,
  w_screen_mode_vram_valid,
  ff_sdr_ready,
  w_cpu_vram_write,
  w_command_vram_write,
  w_ic_vram_valid,
  w_command_vram_valid,
  ff_vram_valid_12,
  ff_vram_valid,
  reg_sprite_disable,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_ic_vram_address,
  reg_sprite_attribute_table_base,
  w_screen_mode_vram_address,
  reg_screen_mode,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n127_3,
  n355_7,
  n354_12,
  n354_13,
  ff_vram_wdata_mask_3_9,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_vram_interleave;
input w_pulse1;
input ff_reset_n2_1;
input w_screen_mode_vram_valid;
input ff_sdr_ready;
input w_cpu_vram_write;
input w_command_vram_write;
input w_ic_vram_valid;
input w_command_vram_valid;
input ff_vram_valid_12;
input ff_vram_valid;
input reg_sprite_disable;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_ic_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [16:0] w_screen_mode_vram_address;
input [4:0] reg_screen_mode;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n127_3;
output n355_7;
output n354_12;
output n354_13;
output ff_vram_wdata_mask_3_9;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n185_4;
wire n185_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n355_6;
wire n356_6;
wire n357_6;
wire n358_6;
wire n359_6;
wire n360_6;
wire n361_6;
wire n362_6;
wire n363_6;
wire n364_6;
wire n365_6;
wire n366_6;
wire n367_6;
wire n368_6;
wire n369_6;
wire n369_7;
wire n370_6;
wire ff_vram_wdata_mask_3_6;
wire n354_9;
wire n354_10;
wire n354_11;
wire n354_14;
wire n355_8;
wire n355_9;
wire n356_7;
wire n357_7;
wire n358_7;
wire n359_7;
wire n360_7;
wire n361_7;
wire n362_7;
wire n363_7;
wire n364_7;
wire n365_7;
wire n366_7;
wire n367_7;
wire n368_7;
wire n369_8;
wire n370_7;
wire n354_15;
wire n355_10;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire n367_8;
wire n368_8;
wire ff_vram_write_9;
wire n34_12;
wire ff_vram_rdata_sel_2_9;
wire n369_10;
wire n368_10;
wire n367_10;
wire n366_10;
wire n365_10;
wire n364_10;
wire n363_10;
wire n362_10;
wire n361_10;
wire n360_10;
wire n359_10;
wire n358_10;
wire n357_10;
wire n356_10;
wire n355_12;
wire n371_10;
wire n371_12;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n127_s0.INIT=8'h80;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(n185_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n127_3) 
);
defparam n185_s0.INIT=16'h7770;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n186_s0.INIT=16'hAF0C;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n187_s0.INIT=16'hF5FC;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n188_s0.INIT=16'hFAFC;
  LUT3 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8) 
);
defparam n354_s2.INIT=8'h35;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n185_4),
    .I1(n127_3),
    .I2(n370_6),
    .I3(n355_7) 
);
defparam n370_s2.INIT=16'h88F0;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n355_7),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_3),
    .I1(n354_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_3),
    .I3(n355_7) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_8),
    .I1(n127_3),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n185_s1.INIT=8'hAC;
  LUT4 n185_s2 (
    .F(n185_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n185_s2.INIT=16'hAC00;
  LUT3 n354_s3 (
    .F(n354_6),
    .I0(n354_9),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s3.INIT=8'h3A;
  LUT3 n354_s4 (
    .F(n354_7),
    .I0(n354_10),
    .I1(n354_11),
    .I2(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=8'hCA;
  LUT4 n354_s5 (
    .F(n354_8),
    .I0(n354_12),
    .I1(n354_13),
    .I2(n354_14),
    .I3(w_ic_vram_valid) 
);
defparam n354_s5.INIT=16'h004F;
  LUT3 n355_s3 (
    .F(n355_6),
    .I0(n355_8),
    .I1(n355_9),
    .I2(w_vram_interleave) 
);
defparam n355_s3.INIT=8'hCA;
  LUT2 n355_s4 (
    .F(n355_7),
    .I0(w_screen_mode_vram_valid),
    .I1(n354_8) 
);
defparam n355_s4.INIT=4'h4;
  LUT3 n356_s3 (
    .F(n356_6),
    .I0(n356_7),
    .I1(n355_8),
    .I2(w_vram_interleave) 
);
defparam n356_s3.INIT=8'hCA;
  LUT3 n357_s3 (
    .F(n357_6),
    .I0(n357_7),
    .I1(n356_7),
    .I2(w_vram_interleave) 
);
defparam n357_s3.INIT=8'hCA;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_7),
    .I1(n357_7),
    .I2(w_vram_interleave) 
);
defparam n358_s3.INIT=8'hCA;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_7),
    .I1(n358_7),
    .I2(w_vram_interleave) 
);
defparam n359_s3.INIT=8'hCA;
  LUT3 n360_s3 (
    .F(n360_6),
    .I0(n360_7),
    .I1(n359_7),
    .I2(w_vram_interleave) 
);
defparam n360_s3.INIT=8'hCA;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_7),
    .I1(n360_7),
    .I2(w_vram_interleave) 
);
defparam n361_s3.INIT=8'hCA;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_7),
    .I1(n361_7),
    .I2(w_vram_interleave) 
);
defparam n362_s3.INIT=8'hCA;
  LUT3 n363_s3 (
    .F(n363_6),
    .I0(n363_7),
    .I1(n362_7),
    .I2(w_vram_interleave) 
);
defparam n363_s3.INIT=8'hCA;
  LUT3 n364_s3 (
    .F(n364_6),
    .I0(n364_7),
    .I1(n363_7),
    .I2(w_vram_interleave) 
);
defparam n364_s3.INIT=8'hCA;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_7),
    .I1(n364_7),
    .I2(w_vram_interleave) 
);
defparam n365_s3.INIT=8'hCA;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_7),
    .I1(n365_7),
    .I2(w_vram_interleave) 
);
defparam n366_s3.INIT=8'hCA;
  LUT3 n367_s3 (
    .F(n367_6),
    .I0(n367_7),
    .I1(n366_7),
    .I2(w_vram_interleave) 
);
defparam n367_s3.INIT=8'hCA;
  LUT3 n368_s3 (
    .F(n368_6),
    .I0(n368_7),
    .I1(n367_7),
    .I2(w_vram_interleave) 
);
defparam n368_s3.INIT=8'hCA;
  LUT3 n369_s3 (
    .F(n369_6),
    .I0(n369_8),
    .I1(n368_7),
    .I2(w_vram_interleave) 
);
defparam n369_s3.INIT=8'h35;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n127_3),
    .I1(w_vram_interleave),
    .I2(w_command_vram_address[2]),
    .I3(n185_5) 
);
defparam n369_s4.INIT=16'h00BF;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(n370_7),
    .I1(n369_8),
    .I2(w_vram_interleave) 
);
defparam n370_s3.INIT=8'hCA;
  LUT3 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(ff_vram_wdata_mask_3_9),
    .I1(w_command_vram_valid),
    .I2(ff_vram_valid_12) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=8'h07;
  LUT3 n354_s6 (
    .F(n354_9),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s6.INIT=8'h07;
  LUT4 n354_s7 (
    .F(n354_10),
    .I0(w_vram_interleave),
    .I1(w_command_vram_address[16]),
    .I2(n354_15),
    .I3(n127_3) 
);
defparam n354_s7.INIT=16'h0FBB;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n354_s8.INIT=8'h53;
  LUT2 n354_s9 (
    .F(n354_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n354_s9.INIT=4'h8;
  LUT3 n354_s10 (
    .F(n354_13),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]) 
);
defparam n354_s10.INIT=8'h10;
  LUT2 n354_s11 (
    .F(n354_14),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam n354_s11.INIT=4'h4;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n355_10),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n354_8) 
);
defparam n355_s5.INIT=8'hC5;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(n354_9),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n354_8) 
);
defparam n355_s6.INIT=8'hC5;
  LUT3 n356_s4 (
    .F(n356_7),
    .I0(n356_8),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n354_8) 
);
defparam n356_s4.INIT=8'hC5;
  LUT3 n357_s4 (
    .F(n357_7),
    .I0(n357_8),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n354_8) 
);
defparam n357_s4.INIT=8'hC5;
  LUT3 n358_s4 (
    .F(n358_7),
    .I0(n358_8),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n354_8) 
);
defparam n358_s4.INIT=8'hC5;
  LUT3 n359_s4 (
    .F(n359_7),
    .I0(n359_8),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n354_8) 
);
defparam n359_s4.INIT=8'hC5;
  LUT3 n360_s4 (
    .F(n360_7),
    .I0(n360_8),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n354_8) 
);
defparam n360_s4.INIT=8'hC5;
  LUT3 n361_s4 (
    .F(n361_7),
    .I0(n361_8),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n354_8) 
);
defparam n361_s4.INIT=8'hC5;
  LUT3 n362_s4 (
    .F(n362_7),
    .I0(n362_8),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n354_8) 
);
defparam n362_s4.INIT=8'hC5;
  LUT3 n363_s4 (
    .F(n363_7),
    .I0(n363_8),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n354_8) 
);
defparam n363_s4.INIT=8'hC5;
  LUT3 n364_s4 (
    .F(n364_7),
    .I0(n364_8),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n354_8) 
);
defparam n364_s4.INIT=8'hC5;
  LUT3 n365_s4 (
    .F(n365_7),
    .I0(n365_8),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n354_8) 
);
defparam n365_s4.INIT=8'hC5;
  LUT3 n366_s4 (
    .F(n366_7),
    .I0(n366_8),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n354_8) 
);
defparam n366_s4.INIT=8'hC5;
  LUT3 n367_s4 (
    .F(n367_7),
    .I0(n367_8),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n354_8) 
);
defparam n367_s4.INIT=8'hC5;
  LUT3 n368_s4 (
    .F(n368_7),
    .I0(n368_8),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n354_8) 
);
defparam n368_s4.INIT=8'hC5;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n354_8) 
);
defparam n369_s5.INIT=8'hCA;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n354_8) 
);
defparam n370_s4.INIT=8'hAC;
  LUT3 n354_s12 (
    .F(n354_15),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s12.INIT=8'hCA;
  LUT3 n355_s7 (
    .F(n355_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s7.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s5.INIT=8'h07;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s5.INIT=8'h07;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s5.INIT=8'h07;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s5.INIT=8'h07;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s5.INIT=8'h07;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s5.INIT=8'h07;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s5.INIT=8'h07;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s5.INIT=8'h07;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s5.INIT=8'h07;
  LUT3 ff_vram_wdata_mask_3_s5 (
    .F(ff_vram_wdata_mask_3_9),
    .I0(n602_3),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_wdata_mask_3_s5.INIT=8'h02;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n355_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 n34_s6 (
    .F(n34_12),
    .I0(n127_3),
    .I1(ff_sdr_ready),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n34_s6.INIT=16'h0400;
  LUT4 ff_vram_rdata_sel_2_s3 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_sdr_ready),
    .I1(w_screen_mode_vram_valid),
    .I2(n354_8),
    .I3(ff_vram_wdata_mask_3_6) 
);
defparam ff_vram_rdata_sel_2_s3.INIT=16'hDFFF;
  LUT4 n369_s6 (
    .F(n369_10),
    .I0(n369_6),
    .I1(n369_7),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n369_s6.INIT=16'h5355;
  LUT4 n368_s6 (
    .F(n368_10),
    .I0(n368_6),
    .I1(n203_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n368_s6.INIT=16'hACAA;
  LUT4 n367_s6 (
    .F(n367_10),
    .I0(n367_6),
    .I1(n202_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n367_s6.INIT=16'hACAA;
  LUT4 n366_s6 (
    .F(n366_10),
    .I0(n366_6),
    .I1(n201_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n366_s6.INIT=16'hACAA;
  LUT4 n365_s6 (
    .F(n365_10),
    .I0(n365_6),
    .I1(n200_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n365_s6.INIT=16'hACAA;
  LUT4 n364_s6 (
    .F(n364_10),
    .I0(n364_6),
    .I1(n199_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n364_s6.INIT=16'hACAA;
  LUT4 n363_s6 (
    .F(n363_10),
    .I0(n363_6),
    .I1(n198_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n363_s6.INIT=16'hACAA;
  LUT4 n362_s6 (
    .F(n362_10),
    .I0(n362_6),
    .I1(n197_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n362_s6.INIT=16'hACAA;
  LUT4 n361_s6 (
    .F(n361_10),
    .I0(n361_6),
    .I1(n196_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n361_s6.INIT=16'hACAA;
  LUT4 n360_s6 (
    .F(n360_10),
    .I0(n360_6),
    .I1(n195_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n360_s6.INIT=16'hACAA;
  LUT4 n359_s6 (
    .F(n359_10),
    .I0(n359_6),
    .I1(n194_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n359_s6.INIT=16'hACAA;
  LUT4 n358_s6 (
    .F(n358_10),
    .I0(n358_6),
    .I1(n193_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n358_s6.INIT=16'hACAA;
  LUT4 n357_s6 (
    .F(n357_10),
    .I0(n357_6),
    .I1(n192_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n357_s6.INIT=16'hACAA;
  LUT4 n356_s6 (
    .F(n356_10),
    .I0(n356_6),
    .I1(n191_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n356_s6.INIT=16'hACAA;
  LUT4 n355_s8 (
    .F(n355_12),
    .I0(n355_6),
    .I1(n190_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n354_8) 
);
defparam n355_s8.INIT=16'hACAA;
  LUT3 n371_s4 (
    .F(n371_10),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_9) 
);
defparam n371_s4.INIT=8'h40;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_12),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_12),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s4 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s4.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_3) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  w_next_0_9,
  w_palette_valid,
  n1449_11,
  n1627_7,
  n317_10,
  w_next_0_6,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_sprite_display_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n240_4,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input w_next_0_9;
input w_palette_valid;
input n1449_11;
input n1627_7;
input n317_10;
input w_next_0_6;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [3:0] reg_backdrop_color;
input [3:0] w_sprite_display_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n240_4;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n360_3;
wire n361_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n365_3;
wire n366_3;
wire n367_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_30;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n199_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n288_4;
wire n367_4;
wire ff_display_color_7_9;
wire n197_6;
wire n196_6;
wire n195_6;
wire n195_8;
wire n194_6;
wire n199_6;
wire n199_7;
wire n197_7;
wire n197_8;
wire n196_7;
wire n196_8;
wire n199_8;
wire n288_6;
wire n195_11;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_10;
wire n195_13;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n22_8;
wire n240_6;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_r;
wire [2:0] w_display_g;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(n127_4),
    .I2(n127_5) 
);
defparam n127_s0.INIT=8'hBF;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(ff_display_color[7]),
    .I1(n249_4),
    .I2(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(ff_display_color[0]),
    .I1(n256_5) 
);
defparam n256_s1.INIT=4'hE;
  LUT3 w_display_r_2_s0 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(w_next_0_9) 
);
defparam w_display_r_2_s0.INIT=8'hAC;
  LUT3 w_display_r_1_s0 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(w_next_0_9) 
);
defparam w_display_r_1_s0.INIT=8'hAC;
  LUT3 w_display_r_0_s0 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(w_next_0_9) 
);
defparam w_display_r_0_s0.INIT=8'hAC;
  LUT3 w_display_g_2_s0 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(w_next_0_9) 
);
defparam w_display_g_2_s0.INIT=8'hAC;
  LUT3 w_display_g_1_s0 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(w_next_0_9) 
);
defparam w_display_g_1_s0.INIT=8'hAC;
  LUT3 w_display_g_0_s0 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(w_next_0_9) 
);
defparam w_display_g_0_s0.INIT=8'hAC;
  LUT3 n360_s0 (
    .F(n360_3),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(w_next_0_9) 
);
defparam n360_s0.INIT=8'hAC;
  LUT3 n361_s0 (
    .F(n361_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(w_next_0_9) 
);
defparam n361_s0.INIT=8'hAC;
  LUT3 n362_s0 (
    .F(n362_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_9) 
);
defparam n362_s0.INIT=8'hCA;
  LUT3 n363_s0 (
    .F(n363_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(w_next_0_9) 
);
defparam n363_s0.INIT=8'hAC;
  LUT3 n364_s0 (
    .F(n364_3),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_9) 
);
defparam n364_s0.INIT=8'hCA;
  LUT3 n365_s0 (
    .F(n365_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(w_next_0_9) 
);
defparam n365_s0.INIT=8'hCA;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(w_next_0_9),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_3) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(n367_4),
    .I1(ff_display_color256[0]),
    .I2(w_next_0_9) 
);
defparam n367_s0.INIT=8'hCA;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_4),
    .I2(ff_display_color_7_9),
    .I3(w_next_0_9) 
);
defparam ff_display_color_7_s3.INIT=16'hFF10;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_next_0_9),
    .I2(n288_4),
    .I3(ff_display_color_7_9) 
);
defparam n216_s2.INIT=16'h0100;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_30),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n197_s1 (
    .F(n197_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[0]),
    .I2(n197_6) 
);
defparam n197_s1.INIT=8'hF4;
  LUT3 n196_s1 (
    .F(n196_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[1]),
    .I2(n196_6) 
);
defparam n196_s1.INIT=8'hF4;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(n195_11),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n195_s1.INIT=16'h4F44;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n194_6),
    .I1(n195_11),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n194_s1.INIT=16'h4F44;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT4 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s1.INIT=16'h0001;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT3 n199_s2 (
    .F(n199_5),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7) 
);
defparam n199_s2.INIT=8'hB0;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s1.INIT=16'h0100;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n249_s1.INIT=16'hF100;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT2 n288_s1 (
    .F(n288_4),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1627_7) 
);
defparam n288_s1.INIT=4'h8;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT2 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s4.INIT=4'h1;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(n197_7),
    .I1(n199_6),
    .I2(n197_8),
    .I3(n199_7) 
);
defparam n197_s2.INIT=16'hF100;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(n196_7),
    .I1(n199_6),
    .I2(n196_8),
    .I3(n199_7) 
);
defparam n196_s2.INIT=16'hF100;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s2.INIT=16'h0FBB;
  LUT3 n195_s4 (
    .F(n195_8),
    .I0(n195_13),
    .I1(n199_6),
    .I2(n199_7) 
);
defparam n195_s4.INIT=8'hE0;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n199_6) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT3 n199_s3 (
    .F(n199_6),
    .I0(n199_8),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=8'hD0;
  LUT3 n199_s4 (
    .F(n199_7),
    .I0(n199_6),
    .I1(w_next_0_9),
    .I2(n317_10) 
);
defparam n199_s4.INIT=8'h0B;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n1449_11) 
);
defparam n197_s3.INIT=16'hBB0F;
  LUT4 n197_s4 (
    .F(n197_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n195_13),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s4.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n1449_11) 
);
defparam n196_s3.INIT=16'hBB0F;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n195_13),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s4.INIT=16'hAC00;
  LUT4 n199_s5 (
    .F(n199_8),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n199_s5.INIT=16'h0001;
  LUT4 n288_s2 (
    .F(n288_6),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_4),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n288_s2.INIT=16'h1000;
  LUT4 n195_s6 (
    .F(n195_11),
    .I0(w_4colors_mode),
    .I1(n199_6),
    .I2(w_next_0_9),
    .I3(n317_10) 
);
defparam n195_s6.INIT=16'h0045;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s6 (
    .F(n199_10),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s6.INIT=16'h4F00;
  LUT3 n195_s7 (
    .F(n195_13),
    .I0(n1449_11),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam n195_s7.INIT=8'h10;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(w_next_0_6),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n240_4) 
);
defparam n240_s2.INIT=16'h8000;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_6),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_10),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_30),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_14,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_14;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_12972_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_12972_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_12972_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12972_DIAREG_G[22]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12972_DIAREG_G[21]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12972_DIAREG_G[20]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12972_DIAREG_G[19]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12972_DIAREG_G[18]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12972_DIAREG_G[17]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12972_DIAREG_G[16]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12972_DIAREG_G[15]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12972_DIAREG_G[14]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12972_DIAREG_G[13]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12972_DIAREG_G[12]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12972_DIAREG_G[11]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12972_DIAREG_G[10]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12972_DIAREG_G[9]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12972_DIAREG_G[8]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12972_DIAREG_G[7]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12972_DIAREG_G[6]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12972_DIAREG_G[5]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12972_DIAREG_G[4]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12972_DIAREG_G[3]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12972_DIAREG_G[2]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12972_DIAREG_G[1]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_12972_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12972_DIAREG_G[23]),
    .I2(ff_imem_12972_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[1]),
    .I3(n86) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_we_even),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=8'h80;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n84),
    .I1(ff_address_even[3]),
    .I2(ff_address_even[0]),
    .I3(n87) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_REDUCAREG_G_s (
    .Q(ff_imem_12972_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_0_s (
    .Q(ff_imem_12972_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_1_s (
    .Q(ff_imem_12972_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_2_s (
    .Q(ff_imem_12972_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_3_s (
    .Q(ff_imem_12972_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_4_s (
    .Q(ff_imem_12972_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_5_s (
    .Q(ff_imem_12972_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_6_s (
    .Q(ff_imem_12972_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_7_s (
    .Q(ff_imem_12972_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_8_s (
    .Q(ff_imem_12972_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_9_s (
    .Q(ff_imem_12972_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_10_s (
    .Q(ff_imem_12972_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_11_s (
    .Q(ff_imem_12972_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_12_s (
    .Q(ff_imem_12972_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_13_s (
    .Q(ff_imem_12972_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_14_s (
    .Q(ff_imem_12972_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_15_s (
    .Q(ff_imem_12972_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_16_s (
    .Q(ff_imem_12972_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_17_s (
    .Q(ff_imem_12972_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_18_s (
    .Q(ff_imem_12972_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_19_s (
    .Q(ff_imem_12972_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_20_s (
    .Q(ff_imem_12972_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_21_s (
    .Q(ff_imem_12972_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_22_s (
    .Q(ff_imem_12972_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_12972_DIAREG_G_23_s (
    .Q(ff_imem_12972_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_12972_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_12972_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_13073_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=8'h80;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12972_DIAREG_G[22]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12972_DIAREG_G[21]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12972_DIAREG_G[20]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12972_DIAREG_G[19]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12972_DIAREG_G[18]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12972_DIAREG_G[17]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12972_DIAREG_G[16]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12972_DIAREG_G[15]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12972_DIAREG_G[14]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12972_DIAREG_G[13]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12972_DIAREG_G[12]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12972_DIAREG_G[11]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12972_DIAREG_G[10]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12972_DIAREG_G[9]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12972_DIAREG_G[8]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12972_DIAREG_G[7]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12972_DIAREG_G[6]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12972_DIAREG_G[5]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12972_DIAREG_G[4]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12972_DIAREG_G[3]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12972_DIAREG_G[2]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12972_DIAREG_G[1]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_12972_DIAREG_G[0]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12972_DIAREG_G[23]),
    .I2(ff_imem_13073_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_we_odd),
    .I3(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[1]),
    .I3(n97) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(n97),
    .I1(ff_address_odd[1]),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(n95),
    .I3(ff_address_odd[3]) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_address_odd[7]),
    .I3(n91) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(n93),
    .I1(ff_address_odd[5]),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13073_REDUCAREG_G_s (
    .Q(ff_imem_13073_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_12972_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_12972_DIAREG_G(ff_imem_12972_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_12972_DIAREG_G(ff_imem_12972_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_14,
  w_h_count_end,
  n162_8,
  w_h_count_end_13,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n62_8,
  n103_10,
  ff_vs_7,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_14;
input w_h_count_end;
input n162_8;
input w_h_count_end_13;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n62_8;
output n103_10;
output ff_vs_7;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n219_8;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n75_10;
wire n75_11;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8_31;
wire n160_8;
wire n157_8;
wire n62_9;
wire n22_8;
wire n103_9;
wire ff_h_en_12;
wire ff_vs_8;
wire n216_9;
wire ff_x_position_r_9_12;
wire n103_12;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_14),
    .I2(n75_10),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT2 n103_s3 (
    .F(n103_6),
    .I0(n103_12),
    .I1(n103_8) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT2 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_h_count_end),
    .I1(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=4'h8;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_8),
    .I2(w_h_count_end),
    .I3(n103_12) 
);
defparam ff_vs_s2.INIT=16'hE000;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(w_h_count[0]),
    .I2(ff_active),
    .I3(ff_x_position_r_9_12) 
);
defparam ff_x_position_r_9_s3.INIT=16'hFF40;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_12) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_12),
    .I1(n22_10) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_12) 
);
defparam n219_s3.INIT=4'h1;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(ff_x_position_r_9_12),
    .I1(n216_8) 
);
defparam n216_s2.INIT=4'h1;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT2 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_12),
    .I1(n163_8) 
);
defparam n163_s2.INIT=4'h4;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[4]),
    .I2(n162_8_31) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8_31),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8_31),
    .I1(n160_8),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[7]),
    .I2(n159_10) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_12),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h4;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(n62_8),
    .I3(n62_9) 
);
defparam n62_s2.INIT=16'hBFFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s7.INIT=16'h0100;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s8.INIT=16'h1000;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[4]),
    .I2(n162_8),
    .I3(n103_10) 
);
defparam n103_s5.INIT=16'h4000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_13) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n103_9),
    .I3(n62_9) 
);
defparam ff_v_en_s3.INIT=16'h6000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[2]),
    .I2(ff_vs_7),
    .I3(ff_vs_8) 
);
defparam ff_vs_s3.INIT=16'h4000;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8_31),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT3 n62_s3 (
    .F(n62_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam n62_s3.INIT=8'h01;
  LUT4 n62_s4 (
    .F(n62_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(ff_vs_7) 
);
defparam n62_s4.INIT=16'h0100;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_13) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n103_s6.INIT=8'h01;
  LUT2 n103_s7 (
    .F(n103_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]) 
);
defparam n103_s7.INIT=4'h1;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT2 ff_vs_s4 (
    .F(ff_vs_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam ff_vs_s4.INIT=4'h4;
  LUT2 ff_vs_s5 (
    .F(ff_vs_8),
    .I0(w_v_count[1]),
    .I1(w_v_count[0]) 
);
defparam ff_vs_s5.INIT=4'h4;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10),
    .I3(n22_8) 
);
defparam ff_x_position_r_9_s6.INIT=16'h8000;
  LUT4 n103_s8 (
    .F(n103_12),
    .I0(w_v_count[9]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam n103_s8.INIT=16'h0001;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8_31),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire ff_bus_write;
wire ff_port1;
wire ff_bus_valid;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1639_4;
wire n1649_4;
wire n1673_4;
wire n1679_4;
wire n962_37;
wire n1057_13;
wire ff_vram_valid_12;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n162_8;
wire w_screen_mode_vram_valid;
wire w_vram_interleave;
wire n1627_7;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire n317_10;
wire w_ic_vram_valid;
wire n1449_11;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_9;
wire ff_color_latched;
wire w_status_command_execute;
wire w_status_border_detect;
wire n1705_105;
wire w_next_0_6;
wire w_next_0_7;
wire n1709_105;
wire w_next_0_9;
wire ff_border_detect_14;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n127_3;
wire n355_7;
wire n354_12;
wire n354_13;
wire ff_vram_wdata_mask_3_9;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n240_4;
wire n6_8;
wire n62_8;
wire n103_10;
wire ff_vs_7;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [9:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .ff_border_detect_14(ff_border_detect_14),
    .n1177_9(n1177_9),
    .w_status_border_detect(w_status_border_detect),
    .w_sprite_collision(w_sprite_collision),
    .ff_color_latched(ff_color_latched),
    .n127_3(n127_3),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .ff_bus_write(ff_bus_write),
    .ff_port1(ff_port1),
    .ff_bus_valid(ff_bus_valid),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1639_4(n1639_4),
    .n1649_4(n1649_4),
    .n1673_4(n1673_4),
    .n1679_4(n1679_4),
    .n962_37(n962_37),
    .n1057_13(n1057_13),
    .ff_vram_valid_12(ff_vram_valid_12),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_vs_7(ff_vs_7),
    .n62_8(n62_8),
    .n103_10(n103_10),
    .reg_interlace_mode(reg_interlace_mode),
    .w_next_0_9(w_next_0_9),
    .w_4colors_mode(w_4colors_mode),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .n1705_105(n1705_105),
    .n354_13(n354_13),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_next_0_7(w_next_0_7),
    .w_next_0_6(w_next_0_6),
    .n1709_105(n1709_105),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n240_4(n240_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1057_13(n1057_13),
    .ff_border_detect_14(ff_border_detect_14),
    .reg_color0_opaque(reg_color0_opaque),
    .n962_37(n962_37),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[2:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .n1627_7(n1627_7),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n317_10(n317_10),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1449_11(n1449_11),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[9:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1649_4(n1649_4),
    .n1639_4(n1639_4),
    .w_register_write(w_register_write),
    .n1679_4(n1679_4),
    .n1673_4(n1673_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_vram_interleave(w_vram_interleave),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_4colors_mode(w_4colors_mode),
    .n354_12(n354_12),
    .ff_port1(ff_port1),
    .ff_bus_write(ff_bus_write),
    .ff_busy(ff_busy),
    .ff_bus_valid(ff_bus_valid),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n355_7(n355_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .ff_color_latched(ff_color_latched),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .n1705_105(n1705_105),
    .w_next_0_6(w_next_0_6),
    .w_next_0_7(w_next_0_7),
    .n1709_105(n1709_105),
    .w_next_0_9(w_next_0_9),
    .ff_border_detect_14(ff_border_detect_14),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_vram_interleave(w_vram_interleave),
    .w_pulse1(w_pulse1),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_vram_valid_12(ff_vram_valid_12),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n127_3(n127_3),
    .n355_7(n355_7),
    .n354_12(n354_12),
    .n354_13(n354_13),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_next_0_9(w_next_0_9),
    .w_palette_valid(w_palette_valid),
    .n1449_11(n1449_11),
    .n1627_7(n1627_7),
    .n317_10(n317_10),
    .w_next_0_6(w_next_0_6),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_4(n240_4),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_14(w_h_count_end_14),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count_end(w_h_count_end),
    .n162_8(n162_8),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n62_8(n62_8),
    .n103_10(n103_10),
    .ff_vs_7(ff_vs_7),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
fcbNH/o6TQbc8/mfIKOFuZCx0IO3emd8PN2AYVXIzmofr9RkMIdoYScdAGtkusY70jJzyYQjAjNq
YaMT40hGzVsPolx0VFsanvM3t7YkEojZn5mahUhkX3l7XlVj6Z3jfHoL+E1pfAC2z6Bgee0NoPTP
D4aWjdvrqA6BOvcyNdeTWPupH9TtbYy9xe2QdVv0IUiwWWgA/fx5Qnq4+FekUS4KGvza+m+rgUb1
lEd3IVLz5kec6/r5Kk6cYJBL6glb75mMSvDVCVpmx0aYshmqsiKngnKT0fXpTmrLFoq1NYvA1XP8
HmTzk5L65ctyGbuGaNuzOzzS6epv6js0hOhwSA==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
cuwQ3+3C9ypFSfDT0kwtkB0jHA1UH9kNDOiiesZlRB4lKDAX7v16UPxu3gsCFNIsUhdS7DKvJiPS
72U4+xpS/MI3BzNeeckJs1PW0FeC+iLfNvpGUqvaDUuX4Fvr1+H//X5V7IgJEbJyPnQwl5+a2bQu
yhQjguyaldfS+gXyg7ujAIB2GcBiYAoeThyUl/+bh1aC6Ncli/vxFLJpMrGoPNSXzdK6GjRLoNTy
5LVbTSlz1yE1wr/Ls3DjUiw0ngqYFNVLHLRyjeUFvVQRHakY2HFAPMP7NtnvW9a1dvAcoqJ0IpQL
7Ym+fFy5207N8t0OGukRcM2elQGYKK2owPkL0nxYFq12FzGJIUdpAMXonCMOPb8D3U+Av81szmjv
OQL5NsAMnK8wA/kNn/l6LYwnh/WnIVcTHPMIhQzjBOUeoJsl6qfhPum9eBQKLWZsOe/P3hy4Cx78
9LZbynkyF2qds0YoryKF7nM6S7xNI2iQdjtt0XZr53TrTjUoC3U6UsQVKzdF2fZXLC1X0Q6gGJyX
8iMK/zh2+ijZxMn9uFVwE5ZK1a4OUNG8nIu9LI53wmnRTKKplZwnGo828cCX3bwFgCAdhm/mUP0L
TZTNmlVeSq40F0XOTX97gJ41kJySMB1NmvWCYzPeF956MRmb1sWDgwgt+bIiKe0SEY8E7KLDl3nC
8B2ujIk7zr1oAl/fPb4TksjZ7MHkUwG/UwO7jS1Mp+ZTO2K6ILwUXTu4l8Weold473PV3iB76BLf
h4Zrhh5NPWe+1gZv1B86Y2B2gc81vZNw7jLlBu05IZKaI30A3rPrW8vyJJEjdFTb21Hblc2a1z4j
QPKbddZhdw2nnPJKq0FrVRqRMoJx4fMmTr/OmjKE8EC5JB6toouhBXnf1IMY0oT9D0WyTKGOQZdM
bEBaU3Y36HHxq1vOKt49d7pQ795O56DLPp/hIDdReQKlKgQgkbAN+3O+IxNiKdkUGeqIGwj7AyUF
X7hWe8teyQJdT/Nl4pY9mTN1OG+xpw6vdBZqOJjRF419vySZe6HklQzBm08g8gMrZpoYA0LaADFq
vRW413UahBawq2/fnvVv3YV/qzseK7NpThbtOxnWf9WUaNEsETSutNgV97AePE80LH5ZUJCtHQEG
2odwFw9AglbW8LT4lv9MoFvlrOSY3Tg9/byMmqUQMzIPu1bku/tCjcPw1u3IL0oqYe88xqdPnmfe
sFw78azRPjWjbXaD8IZfxrEXSGjzBDmFVlmnIyRZ7RqnUmSYnmeLrYLRf3kU2LLlDQhcCQh/IA8h
js4afdlnCXAx/4qwbkDmUd0VnrWwe3RKMZ7hCnbjONsvqUGn8lDEO6yTo7gqgAQjToD/ZJJaLOp5
v13wYMBrl6pMZyEur1+rt7gNoVhf/9fYdWgo3XskK5QgVbK++PvjFKQ0hFjsNWqCe8rjAazWsMtW
KfbPkR2D4WGIVk2iVkSXUwuP0tfqnqpdWwNHGQrLQMrRA3cICROrAKm4/rKZRmf7Oj+LpWYmW7Mn
6abiIV31sTOu2rVhUdQZzgk1IVwjt5FVtG3yB9e6aMWTnhxRAhj+8k+w7X3wyuZOfeNnIrS8SEek
Uwm9PzrRrxhvPr59VbM5JsvBicjwUgcOXsGBp12HaU41UQHGc2Q8S4I2XqV95LWkC+/mpEwsudjp
cT/+lX46IbTMYRBriF5VIaJSFj+l9QucCW0PX6MXtqhJd5vtK7QogWCZZP+rr7sgO9ih56MmvWpP
CntJYlYwkrORejhfRGHyvBNKD/n8aWpUet8+Vuq8yQGezfGJw6FGweSSLv11LceQ+uXH25CqRjW0
3qErKh1mP98u7/5on3GZ1luCw/rBdI38YGaG0VYxfMKREuayIg41Q+y2DZZ4NT3KDvVA6roZ5nLw
vBmGGy/kgmeu3jkszlDLQZ3k+7LE/K0ecnRPUEcVl501kL8xgqnFEgl5vp9xs39tpFIt3OcHz/Q3
l3ob4l3Ssd6rCE1q24SIM5T2VXHDTc7meV0uMyqSTDl4KPhcHwPFGWgp9M5ZA/49ht+KThgxzKus
4EaAzpYZ807FztwAYsDmSp7w2qN69v/cQWs+5Vhc6e41+zC+VwH5cdGLV4rpvsEy9UuEjOXKUZnE
IWjJSBgttk+HG0kc2UqMaqsnNJJShgdQu6M+tPCkBkwuF4atHQYIG9aLkbClFzdwxBoVuXJcFCZC
ilVj7T/xlxk63U2ztljF/30rO7JLUXV9eBYnoyj1kTcNwEAsm8skJdXEiNyEmAep2N+NIr+CbJT4
TITDrj2Bd0PxGBDULoMIXzPXrxqYn2rIkuFsOTAK6BupAUA802UGvduum21JZC/zSTE0ka9s+lB0
addmLIH1/KyD6aLtwxiIou+dlycl7xVKgE1Xu4b5JgFIDgk+jcWN4Qt0YjendIfR8MrxY+ExRSyS
cJGo8nx4UcTb/bf7S6D0QzK44QJ0WO1rkg/c560dl6UQsXCE1q8GtgUI210pqXUCumnlym9BpyLH
UjAHt3sEvCdB1+OGHaAQIIRH+0tr/l2cpFNYuYHAI9pbR03LywSo8ReGawbisgbV1TDHK5ml/EiO
e7MtFvjFVv8orBzPI8OUV7fGnZHPUJfyI2eUYMaQrapHEpnsPNN27yhQU7Kl8Z5McpzW9BvAHtqJ
EKDAGAlraZW0ZuL50cZpftNE1lRJrezk/W4AeyWnjWUlRLJNbawRiwdFSS8UkGOIOahmX44lxnwh
Nyoq2ZC67s0q9vLh1HCDdK57+k1WDrbQJQ4sOUBn/N/EtYlkpdxfQeTGCJRfTEfd7OOqYneJJi45
wMFiKwbttNxkfMdssB+1QLel54xXHAjLSQeyyLEI9if/+8ELPBx2JpzS7qhwrNijX54z9OVTttN4
Bj1bNxXLv/PP2DLLhqlCxzgFNkWX+y3Hn3U9PkhHFTA+b7BM1xPdtgmVPNgLdDeKGcAJ7QNjgaa5
2D6JYnbmUQJckKEZuawiDGithj+ni6feaMLNYq+AbBZp171S1WP44pIhzQFKmsc6nX2B7/WCwMwS
+O5Uqep2UnkHVb0QkfrMOcLo3Udy6TaZqRFqWadYw/HnuRppNsudo3+4FDCQNAlSvbFERfRXGY7z
iqP9V8H3QdmfQeDEisnBgBscCtHr9KYILZIHNfoO2w06uHMebyxjLg5Coh6oS9gvhoagtQdwHc4h
RLf6Mi7ALOuqImms/2SNTFjUb0Qehxn5cN/P1x72JgFaRO/GBCr0rth8udGRb86X5gTToGYSqg7q
G0o65mxbJ2kON3DJN9yYcr8s0k9h/9WhD3yRUhrw6V+Pb6X6f9DvVmP0anCi96Pa7FHZWj0T0qtE
1Gvr5kj60fwR3Xv2CLU+LPn2oC7h66xqJjT0Zc/6U1X9U2iDF3dDgn+qT7CEHnoCCQxkJc3tjD5R
qziS0Uv6A9jnneRQJYTHiPdJbigKs1cglOCT9iJFWvYo2ryNyKZD9yv42i8aNfHFdLXxj7Hv1g/T
nid2sp9wSLc3zNWLq85yFDveGBxy/7NXG4J4cMKpsFAqxZCWrgE56sfgjdzNeSSu8+t3gQYPxkDs
p/nnGIlZgcPl/S1yETpRKEtT5SA5seauuVkLtCdAp3wQCESr6pf0tIXuKImg4z+5lN0Izq9KMEYa
UMYQ7KrBXc5kKl3WZyxdlMwXvgXKFnyQw+6nRbsNeLMz0+YUS5THlNP1q60Nmd86gn0cuAKiJXht
Q1Rz52AMLdhWUiXRlBueiLGrG2b28TMdcPYwKYZQL5F8v5zHhpXT+RycDJUAtFlR6NoYRf6ZD4DJ
6RlzWej7qrF4B2LSsxRly2aNeQSJ9jtsmdOpWoAbhqJ1TScZH/faKLoydhseODe5JiiP47r2bVjS
xpLmGEYdhka6wIw7aP7WrEsHwo1N3JC0JJtRHNXvN4m/pMUzI8QC9Q7Bafdmw6YSsLILcEfNVJc2
sIOH6l9h4cybIGkmtKfYCR4Zzt41t6/5GG0b+5ApS+ukp8VaoPg7RABJ5hdgfyD1K97lZI21Bc+o
/sL253fAkVm1ydbGZ+s3BN69Q6v1+36C1oHgDboThoBmI7uFHKjgB/cN3Dfy1V/o6cWKyy5ayNlo
7T8nVyCNwbT4u1DlIwwiU4RrWlUabKUAYzHKZYAHeGMPX1niAcKTM73fJoGMAtSrrKwghKUAkTm+
0vdIG7MW4T/NTYrzp42JQYmV+WGJrqH0WiRRdBctL1Rt53RtRiKuhKnVGYguX4LI5EoQBwbpwnk/
6ejLSEclktH9vJ1tiCpTyRmafEX8rhVqP67cGJcOgjwQw8wBkT2+jfy8HXZFJH3RROHnufM+60a3
B00Kh9kygLCwKZAlZqfB+Oz9ed449w3D5MYw8IJJH0e3NBXeyU4S6KGDB2Kcl3dM5IyTSymH/pKv
E8ESkxkehrAdctVo8oDkJwf+itCIAymgdb0wGWYVH920lkdJdJjXorDbXqyM33H4CNgyyklamyOs
pE1db+asiz2eYdZWG9/TeOF8IAEDGL4nrfbf0lWFWA1sUEYLMbrCbpCwwiKoXMmj/6OlRpv5ROnH
xKNS+dfrTquRe+Bpak7240Nh5m9c4BwY39oaZULwztLNibvIzTRLCGyZvxJ+Znl7+8fRckrbT+q9
lZsdaShrwc+ZtiLzgWyDKxfUJRxKzBshB5+0A30vPboms/O04ZYLcywI5aifh877gdLci9v4RPUZ
CfoZqSG8KCX9vrPVtrLSE7xxdGQFo1RxoN4NgsY8Sn4yf8VXU3nZ1Ks6j1Xj6ZZf17CW1ar5pxDY
y5wIjxahVKO6cPeA1txMTfkmkRgRfHKzd3fddV7KRg/X3VJMnC3vkLqkeQq1LBwXntJOHuaM3rDp
gWa7F5W9/X1cJK+sEk54I7xF88T2/0Gkd6YeRN0CLTnrpeP1i0DwIry5oGf/HOMIS/MQkE5S1M5j
35btAQ1n4vQyZNa6goSFqt1GfJMgyBNXAdBgRabi6c99GbFBzxo1GlEV0FdNOZo0MknEOPFuBaU1
SYqFUJrtQv1jbxvBo6JJ3bE94rdZRs/F/TGcwErLfSCTSf1uwjie4jyagvxb6zoc7d9CKN6XNHaQ
ki7XoymPkIkmm4uGu9+Ez2sQX765uqNznzETBhGpPNSx1/1p30ZM9xvxrPrv5hcl0XcqKpZH+0mJ
aULXMxEOxUG53doSn8gpmujxTgbZRJJ5fSRUwqFkBqp73H7bTFXg1atIFMCzNxde3mG4IDz7UFgl
MhhXArvM1yOKwTOTMeVIQkZa/HNCAHuYj06d8YTLCbujZvXomGuWQX36o7XfJbSjNY/Ol+91M1R/
ER1u3jZpN8uOB/euvltfvkrcIbEYGzLu5K69hdzBPcaLfC/eFbizQ+4mK9Rc/RvU8KvQryLG6mFa
Xiuz+raOz832jilmeWA3Ru6MnCVFjy4+gtfRPjW19RUT65we7+S7gpbi/wcxI3EeQoocGlP/1ubR
m3Uzu7AlNqIIl94kZlD+KoryJ0GyYCnCeXqPoQCJ67c+l7ZN/P6zUkVGjJzE1sFTmnzn/PHi610k
NiIqqNbOC4zoKPy9RUCccCkzN1pfeP91id1mCtHEdNwS4eWdq4RhR0n51Cy1lp/llZkXPEqNU3cq
S75d6xy70iP9ZwbYQ/vP1FkjoTx+LCrRBY1BTdYdRa6XKZqzzmNu1MF79BTH9DYN7DJeru1ea47m
YU4nYwbqLGmANrgB9AiB2fEdZFwJLw8lO3exShiqV5I7kwxsqYKY/7t0zfPoXhgnteDp3vrguob3
/cO86CCkgERHyIM33iVPh30G7kGIsKra0ZTQGRnP5zN9AkEkU7hmYX7mIEwl6tAP7abnnKVRGjJN
rHmEhMM9aMCJO0Rt9vGM5WPMMZaWzZkB5Z0TrSBf1wT1y/26RPlF8RoayhTI8HbEBuzw3RP361jB
p12aDKPecRMVtLZpIxhSIMQVxjaBIGO0YpdirTCSG8iynBUgfHo58zQsZTrRuq4xUxF0MRYT+3dU
tt3td7fIX0s958GqFcqwpx/cXcVgbEoTobiIlGcdfZSwRKuc/08taKQCh1FEEZ/IfTE752aSsKck
srqg98seNbK23j3dS7dDSJFcd6iKDBEB4vL87zzKZ5QbztxDXRpO28buBPXhOf+nPZIPAqkQ0F3e
mlttQCx17LV2GJ6drbhUCgmVH6OHxvThCONfzJvOJuvTx6JJ/igsK1mbPw/GqfrS47V5klrqQ9hs
LoJmibu2gciCHe4Cp2Gk6HmCIea4qQb7bfbOaAToFYX2U4XwSw0FL9yvY/5og/EGwnyQkpl17f8Y
+Jt5WJs7vCyalZrMtPxxt0pFy5852Umtoa8FfROwms3MZVQdYafQA+J5fVwel4Od3nX1ci5XhmTX
K3gzXi3vhs65ounbmT4vbBsttD1inAaLcrIyUJYsOQZw1oBNUTCZSgDNBzEMSzTZFyO0HLtuBJ9c
JE4Yuep4Gr6G4J7C5ZXd2LkzAUQZFWyWccl6lFL5qYgif6rrxN5GTA/rcHIth1yCTASsujmg1cDJ
Coid3+x79Yb/eOAGRzYREmnVaaplDkvPyZGLhsA5nYwPCj8LLtuhrjLY0UcWTHkFH2tOyf0bsLVD
iwkFVCK7lSh09mWXx6hy7jOwk9G+LxaTHNlbdBS8GWM4g0rEC9ha7Ra/LKsYWNE1T4HZIwmG9ARj
RC7BGqhUyb7bWkQWsgRZ4kjAOhN+ND8hAwQpLSKqmMzx1VTXrse7zNbkuodvLAG8iQlIyPk9Vcgr
4yLZbFpWC6jQFTax08oxA6A/Hjhf/PAwdzq0dMVdpNOqcVG2hw61Pm73oaJgMoDOZ0bwEIZcALJd
/NLGYmq25l6fn+MuV4/Kjkoer4YQS29R2DFYIKNmi0N/0gg4FMEff48SBYXzSC6ppbid3XpC8BDq
UR2Ytgux3+kdE5xanbA2REhzNJEayaLxA95uwTyzoFNjnudK4LOTVrnWTvCVW5sAyt47gzBD2Nx/
PwyduMDbZBh0z3H/8ax4k5Y42oei3B3ksW4JbwFiMc8ZnEHypOeAfHJEL7Wq7FauwaEfyc9XvQNR
mPEYdhyPlGusB/nfEq5u49IQJ/dC83BuZieLQ450XqgSglmKqQsVUe/JF7D+j8NpFwH8PTC0pDSa
WGH3nWGGc34X5311HdJLLUzce1s2lgV2Oz2xa7TI+8jbIYNaC9nE+C9t867kZg1fj/VGr5B9Dzpe
vBD8L7BpnWJ4XV7KDSJ6HFvyOK36wNKUSB3tMlnhcVy8Kj/ow7b/y5f/qQLu8I0YxjogXf2ugvT9
+/dDBupOsDJ1Z1jtCbZEvQ880KYF3FTauQI5KulUVpG6psXoRgRi2YsjMoG/t1uA8eaMbfVAD7jY
26iEzznKA82DD8dirLYZgZPZ+rDp3kR3w2wTKs5aL5UcvjFWhK2qit2uDSV96Rzky53ql+8++8LP
xdHNLNe7dmZ/lHzW9I6TetSXuovcJkqsLEUj5kE8WAA1LOf6IQjIhWFaia+cxsNvW1dl0SGE54Zi
o7NRl9Sq0BymiTXgnVJbXxK9NWPw3nRSak2cCaNrKoKTCUW3mHTIPaGaA5f1YMdwiOznPYTbcM+i
Ki8O2sZFI21hHm2A7kVlt2vxq3C8Wt5VWSvrkHsskwKmrOEGGgnVkpr4aLBGn/uYbsCZJkJ1hvX7
ZoD8daP7V3T7q2CgZGiwyUs/vISq/0QeHD8NhbLNzRvf4jSaMkc7iXD1zJ6t5YCil01cjXbNnEZD
3J593PUJ1Ko2XfL6nVxlFJlp4AjL24JDpDstq9JRV6HoNw1K1kA9yiF5N5TXer6zC0ZR9NIW8sjL
bFhBWgkhDdhocwvdNSGt2NAt82+N1/9PERye/xQCXrkASWzpqkvaZWT6ikv+Gd0uzYy8KIswFxks
MaeiPXq+nfln6zJV7DE4y0LRDScnT2YfIfNT7z1d+hMxYG7WgYhIkGPuiXwHHq0kzy5gjiB5gzmX
uDGtnEGNLFsA6f8dPgxvQSBJ7ALxIflI7+DDOHwMWld/n6ZOcpYftDIvirhHRCkDJCd4jolHJ4f0
QJrikHfrsiWx6XUpnRNlpjIpQKmlnm69FasInvnm15W8LR3X4/3PdB06A4Z8LQzLT1QBY/it7Eqo
p4RvxJoiJRQlqcPop4Wur0HOFEMdt9kh4RFsnJRMnegdFVnkGWSyR5y5EmZsQcQXSto84I8VAwcM
8epDSPsE1ZqeG957VatezZ/JsJpp288s2V5OqydN+6/M2CSJV8RXo1JuQJBSq9Fo7J8bAQ+85xTa
YClrERmC/rg7+Ubgxbgpjf6Q6/TY0QHrU4HUa0P5CJg2e80GQ2iHv7y+kwfywZGo435JxE43C6Am
QAxcGrOUSBksvUQ0y1wVHjpr0lqFqam8YY2OL/mUZ5c3RTBlMxf/AxCJugpzzTG/eaCvnJMhg/L7
RCfF5fZqJSl2UZ5nznxigC626Qylory3Eur1jGreZEHGZf3EaS20J5r/oqap8cAZ0xEfuEpBorvC
uPzjD1ABRfuGUl66chXGfCR01r4qZgpn0d9m/VeGp5lcZjFpf80DOfqG3H4u3/fV9A+Wpir9z9WF
WYIHXdeyP413Oztuo4qUe5vmt7Y8b1AU5xPbGfUQU50IefrgzVmC9sG0Cx0XwKOMJx/O8F0AbiHt
k60pv2jkuCUHgApZ8BdwHN9kxZ2DM8HYl6i78J6BP8+8UaY1pxU0uCI8FYSqKkXuNY396lmx4ifr
z7KzMojC6f2UNZDRhJ6A50KLEvuhpYybog/c6iES3Se7W31pr+wmnbKEi9tdo6LxzMB2zGNtEk4B
Vbjwo/UGkNqRlh8bjy/3C4PG8Du4K7nVxyKKj+9Htct7ELdxDLJ6E92PD5c8FyW6EbS0/Djjcq/Y
anNAYgH3pCaKIi5DUj31sBYTID/uDlu79PDOyuU8F24tdFAteI8PEPo7YIZtihQIgEuhBORZExNO
Q3GdC3fb8WVqfW8zSJ/DFRByn8QUfe8/37RNAig20ybaIjqNP9QvpVhh/9tIVFPGegl8gB+z/1ud
f+6Na5xcVDFDl50mhK6hwz55iDWF1eu4+xgBS7qjRVW2M3mAcq8+2zdpQ0ydd4jixIu/3IQbvL6W
+r5l7vBsLCG1s7wVvSj4OS5ixKhU7n7WDR9eFYARUlp9UIoO3nRa6Fp0iTKkSTbGQKvSZjx7b9np
IQmu4COJx1cKmB5O53qIVP5XhxOPEtwa800oNj7lO/9tsatABjZoDb4kwMqS7fP31EEXyT7kX+Jy
gMcU9e0tC0R1ktAShshBpKJdGL8Q2FyHc/refR8PV4T2nuroIL/IihNXrB1OWwjE52EyWnKpwLC1
Qo+CzSEvr1DS2K7Y+D2wXUI8iMWD6gR06LrccJo0AjtKFav00w1+LRlTnQlGYMszv8zrcQmNtq5v
wY9RuLr0gIzY99ygq9TLd0uDXrZL+1HfMj7vS9ICvDN7fnucyDfwsIDg0lBWkA7QhdEeWpusYFgb
qvnJ4Sk0cToDI/18KuNB5lRaK5FtB/6H6V30tcnYm9rF/j76fwNLQBnoVMWUhrnowjKGDQPcT7mi
nB46SG50g4IyiHQt/EcdHs2jMcJ3rhQ+cvLhJ3Z0BzaxfHi7unbOaXf6flAioQMkjf2PCfcLdKqg
tMMJygvqm2wM2BQuNkhEgkN0P4lLsB4qljV2UoucyL1YyA+5M2WvSMUnAlUxI4nuvLxlxpYpp/IB
Ja5EMXyMdoP7Lqqanft3ZZRrbf/2bIibRNsuBlyHv4fITYeA6I7YLGGf/AITeomoGvZom1wGO93r
t7LCRS94Kzu8egCH5z/R7AbYgc/1I27SKAUhy1/ORNIkJa7IWil9XhBlBGXnI4Gmy3bHIiRosM7n
1rXO1IF9MK7UH/YvAeWUMs7QxmjOvbics55Hgjce/AYTAnMw/zVwHweJkoSTF97rJFoWHCp04FwE
3GNIKNk+eqwRBEgmrD2qHFgAltGkzFZ9B5xkbywovU0sxAVdslU5tMZqO1vlkc4LPHB9BHOIhI2p
7m284XD5De8sVnLS1Wb1uUcIqY5XEXdOvQuwWeOhRcMkDkgaPS/PGE28xEnNXUXBaXoCNpBbbzp8
Znc1BYiVbq4tQ/J0b1WXShdArhFyHKuntCIFHsuRUKrwYOZEahyyzmnfj7i0xClMpj/i6mpzKL91
/eRniCMIsxu3nXYUru11a5JbFrAY+TEXaUStu65DtQuKMgLdjGSdJag+fO1AcDXLga/xAyeUkH4W
XCacbVeeb+NhnSm7gWS+b+jpfTxpzKQwg6IvwyuLSH+/DwhzsB+tpLuVP27++eJ/uZhwtJD925lC
RfUuzSVg3CgSOLiXedgZxUIwXJKTX2a7pVXYuvdNUi4cERGd9G4SNXIbo+38pnpdSXjwx1xFfjCe
V3o2MpD8MqsTIOQfnJPJynfHbaN41HTZSYjKmESZaieaor2qi4qyoj8uSE25doxLiO2B5JlfH9EK
ujK8UjJnNsEoVxykxPVUZ6i9fduRScc0uH2v8PEkBzGzL0E6aCrpVUOIbLKbfezfALiwl6/iec69
sN5GodHdrGPjX5b3M/6MxYd6UIpiRfWj46taPUPNcfHr7Ns2UsacpEkVTYg01CySNfteAoMg3hey
K1Col0G6tzUleE/0eAzWAONcUpLHwHQWtk7UEKiqscTmNkD70zhQDdEnJVtq9ktsGKw5QfzVY0uo
eKg2WbQHJ3o10CGM+OFJ9si9QlrzETzQKUvQKJU4l48q7r8ENRuYNNo0QhROpfJxtk3vY4hvw1at
Hn0SUOil7BRCbKC7fJxrYPTtPF+Jwyjy/frEoydaRn7xqifBPaNhZPAnK+sF57ndtrVQieHzb0TD
Kc5OiR4YMDFzE/18az1ykwFzhHk81kROllOvhiUHUH7tvalPp/h11elSmH0G42rrpE69hGZmKQEk
pyAg5d6ZK2QxxLWAhGxpRLtar1+84y1KWytw8n+d+L+CDXCnbez/NhjI5QbO7VoH9uNFbAijTGxR
FNKp6m08+tmjLk3LvnWj1ddQ0YMy4QLGYxywxeVjxcFEqyxfQqDwPlqiES9OqUEru2k1gvOLFG+9
vjrlIgutwpMYVk4xNc8JPcOqleCl0GsPzIVNMWZ6adFOzMl5twfKp5/vY1iIZlPScT1bUt0ke8mf
2I9z2b8DA/u7TzwIpyVYZ9ru5rRNfzYKYIwM9YkOaLKR+DaUGPSuXCkWA8FA4gNPRxGK0gNIzpYb
qaKWYTRHvWdVC8hIQuXhGtW/tes405vAJ5TpCyqIHUikFtH7UcmqeoZgMeZwdggmVo/lyDVPX1js
pCWUTclSRLHRQtZpigj72IMWyRNmBa/a4uP/fGefNmcenjFCNMFinTKiqQgSPfSnJyTEK8SuTRFB
WPQ7yCrrMvKOi3u1Svjd95lZLtP8wQZae00kkSOZ1NRBHTVvTkPWFtvQMvJxxGM+L+Supn+FCxtv
C2agaJ/77h7QBHt8ltuKOk08kDyREF5nDZFTBg8ddJJT6wA4amcrsvQgJtR/yNpNLbrYmyQzjYiX
ivDAg+Ky05xeLpomOLqQVbbqI7wjqHbE4wQ9ax7x2tgP9+9lfJHSJPvPDChuvYi8C8UdN6dsfwS5
IXjfwvMs57wJOBcK3bpJIGRaSNN3WCquEJpb2PknhFuBKE9leMWWCkyjOk+nFaxJAus+3PfJTO2d
uJNjGIJa13aoyh7OJxVc4SWqiNQORZ4ii8YpnUORTG4br6pqrGkDCxEgBrG5MqdrHhyZM8sivt5G
x0kx51cxTJqlVZGCXxych+/HG+zxJpe/pRstxyN59aoosQxXAHihYeFh5cWOGDt3ja4wENCedvzb
Xh42edkQRTj32raslJv5xk1qQL++MKFYfiBANlwz175ODCAsBDYhyMHAdXjaxJfldav7WITBui76
DCog4i76tuHJ0w5eu0YLdd5Qm9xATfpcuM9XGKK6DnYIhmdcodJdXgLdDrVXLGSr8GbiNP1d5Lb9
mu0jBBrrGTbIUNjjOK2lX0VXPCzGlgMOIsmEY25r7HhKnTiYB4J3vA0ENskGHFwh/2JcvqMkHDTj
f34Cr6CpxL/nNCvlY78+v4JaOogqO67o2n/yFy6IMeOUa6m9NrXzPmJ+hX2+vyZIcjsmr4jvM3/w
z0l67co3VT17lsPZ5L8B6id3aEpHBca+II6y0bVTMJEIaoBSx4VNF4dDFVIxAAyyQFdpHzigkgMm
lgq2kCYhdCMfZVHma3C1+vIWSZ8Ha3TLAvDP7M7ueeamBHPxybu0tHltIwKQ3KCYV8tLP/v0tPah
XJOCjfWajjQaGGVnw330L+3uMSAcTPXwfcw0YibhdikeCCidbo2WjKUvGdOzdE8Z1X08wAAcfeiq
M5T+BPjQ9Z1XNAiuxh6/50EvphU7ZjQUmBqGgTMqqRxJz2iapVEi2KLAF7CF/ArIMMog9Fczy9jg
1hq79kMVCGgwoBASjK9GVs+9jOwRDMkyLEg9Z6tt77jE99ocoiNt2U90MMqzoKcE6WYtG1YWNGIe
DnhWV/eQQJ3AxP9yMC1P6FliMjoXcUVaWbdNm6vW+rNAU04Zf/osfCytPEYCG5kv8zyZTkRu31ZJ
rbbe7XwWIuNiIkdOTFCp15Nw+fUvH+iNJr1lRTPakcE/Y8DKiLIpgD8Sd+Kh23xKVMqGG/bGzcfm
DXDY1/GauyCAvCALhOhCWbDwNQONuZcd52QtsfNrykkbRcBLj96fHETVz7yTf6JjxD+Lj69wA+7+
vsHtBao4wxTJXZdVO9h5N4fzwDyDyPgBuekBoO1DR7b6u/aA4+qJSEcyNhG671E0nfggf/ySi8ys
q4Sf8F5164HazT78aTSE+KOt2cxBVv5KEwIZPs5UgPtZQWjVsXGlInhHO5cc4TCSGRyPOUS7u3k5
/DuTxsMzp5Ez8CHVVHcafuiVnPMo8KaaTBHGeRgvTySU0biL2pR943o+qrk2I0zfue0XGySt4Mqn
TJE/WH8RHigxTH6tKEnJvXhazJZAq8aYNT49WDJU9IB9KAyp1yfWePfQRHWn8qj0MJSRssCgt83I
iFU/6APXsrXoXj+i8vuKFOtmhubUePCzAK71m5zVco0LxBJE7U3JYwHV2VrwGxDOIbt6lJzFfWPo
JuAxYW1g5ylF2RSZMwR80I0zDtz/XAcsaVBTKC/M+b6Empvi8z3keRV2MtzesBxAsXW1fw9o+ndL
3uM8/ygNHBhiadOUMnWfXRe8s5GAc0zr4CqFOuar00kuqfXIWUl59tvhpF/T4sqd502osxiWU3sC
u0dSqqhanRojf/MPfQu6c/zV3M2h5huzpA32TXd0/elr/t9JLeLDU2Od/nriZg2xRmBpRmhBO+za
/L+SfY8DMQFAByaYLm61GFgwPRrP6H9DGxwI0MAybfhp9KJfUHW83vP0W0jJ+VSj+tAjiTyaBTMf
jCbX2JVmEC4EWPsNWzJI0gLhTi19WiS1F+lY6eu0o29WlUqNmoiHc1rJg8rFjci+LyAsxENTZW8O
SgICfPKmukuayHbceW51Mmem4AlmiUbL2gO8PWuXc4gO6+dtpsp2SnaqTBwctTnJSfySFflwn1Pe
cmFfvQm1JTjvZAigAdNtPwLwT+Z9if62S2RcFqDN110BahB2KW6coX/8+ykKmlBIOb1GDTNm3hC3
NlHdc/sSXhpKo5E2o/TEVDsysXw8NRrV2N20/IGE43EtvGwMI9W0BN+9IQIYuRUeuJNyj7MD1ghY
XVvYEpTkVyxWMX8qH3/Ay8my6qUAr01xfM13UAn4bT7s6BBi3RqW9gNPk7FtEJnBeLaeOlmpfOLA
boBGeTeLLdkThk+7OjiND9sTDrdSzvY74LXW0i9AdUDtVziII8fdRvdYqBkSZHe0txSP3LaXORzP
cskuFr9TRXLRwqKKUv2QwkqP4ejGn2VwUdEkAgrTqVTaFVmXYLC6CjdzBFgOWXCYRAhN5yI3t1z/
iEAiiRGmJL61gQCQh4QRjnstm6VyiOM90TEa2i5Go6R/6q5vieEHlpvezTRzXW6ZVPc1IZH115ZK
NjLPbJy7Fq0+ixIgLMpOpNi8dVEFqcfG6p4OV9Zzy70A9tGXtVlrPchc/TwuOuA7tqM5uB0pW1SW
NPWgz3nuYQNS+vy5nd8zxGUKXN8c4+SkIf29On5FA9NcUo7NKefhPOlkUnvbODTKSPIXJiqEaGob
1rp2vaoE7WJSes9gxwexA64jr3aIvyRLoUpr85hQUhDexnaXJDqz26GHTnLcmfybgLvsgF/r92aZ
48vi44+AXvFImj7sTy2017Mw1lH/ithj3UaagfDxBtoykSc5QKDGLQ1DV3jREVTzYyWGhqFyvITn
7tMod6qJb+BsZ0Q7NqTUrv7pzEY5G0X8CasdrUlFhN+o5l5RXJIa25OQEo44hIO9QwB/y50c7A3r
37K7Pbp/6M5GuuMsJ5+hqzDv3exLZBMiKjcnzohEyyVc/Imw3G/JeisDsWMok++newnT/HoLL6bN
zNRCIYDUTtvIByg9r/NwmGh+G0rvJ4IEmN1HSKN0lP3P3O8GAJMsdGj7fppuDyx840vjUfCdePws
rzRNLgnQJ54YCnHl5yeX87b0aAI4iTYkLzOIWNRi0HkpXCkiqaNN2mEpdZF9WFeJ4OuSHek0skdy
GD8+XpC3iq5Aa88f26hGgY9nOf5WZqI0lERXitIhloP26vl6LHOZxfrN7dF14unywBRardY+UmAl
sgxYIOuaNOzk816i1IDI9kt8ujL3+Ab9BNNSYBuUAeunjmuUwWhryOgmrKdzxnbt/ugM/yk3J6G+
R3bdUJrCC9r1mbKTKPGsa//yRN8PfwrWnd5zPWJmOqRPGYkuOuxA2UTQupYDujpb6fztsLFGSC1y
We02RspUovGIcJck9bNpBLAt2wYWNoW8PCzg1DTcAcYmIRTyTT7S4y3K7tqNVegDciOMC6pyU2JO
ABCd9yxkPcwbXXqWmS/tdUHhtMX+KLAr01/fYqbKEXgvY4bSUxdT3bZO/l+Jrff3WYlxblnkk66C
aepCces31sJg7SaOK9b1Lj7FUy4LGybGe14JaQykcQupEAqDh+fHSyZx/o4oUWkZJozcp/1X9FV4
tmnTKT1KSDgJlxn1uOoqEHT8JvIUGAf+kAJlvDjUnIuj+DMELbt2f5p5gLmzX/5KlVuf+5DIfMN0
uBpi4DtCv4gh6bQtSr8jejWQO3q7QErr91Wbh46vQXmV1Qmxq0+fXVdGbTNsTvqr8hUn/cvEvgk5
B0xrVDHIf9KaVSATzTXByDBOhTnPMCUz+HcyPYQryQCsEaKzzIEJJ49Nl9POIGvNR0pPsFHWI5F6
4laXNmohEGjKC0b2bbEXl+2vj2lIK1TvbXZz6h/EWU4NDUAybwNz1UmGsGyKGSUrR1g3Wu1XzD5v
0DTX43l+GtpOcX/mZCppMpZCPALgLUm+TNI87pFnyUprwXHTIL5NQmasmGzQhkCE8P5hkAG+IiR4
B0PIaRSpfBtS9oZ0jdZuTGweXsIyVOPqu0DiwoUqZLFRLJ2jPvSxUpMNyzSQLAb43u0lMCzJegDI
ZYS7PNyjkHMqTmNGYbw3bqCYmScnlxjGoyhzvX/dSlrcj7nREG7Ee0dg7wnRmIZmZy/aV0dBcucK
kkVCpElBaDeG/yljDmaSZS1/jgCIv8ONhvIJP/klfz7BY2D86JU5XgN9A6d7Jmo80GMxgxTL3UCR
M9OxT7+UeKNTcqkwkec9+827pUiW1gkCv2i25sbHTJUy5HAkARqfmuJCni2pVrVNYYVLDbaqmmZS
qKq8PnkF2kRSfM5OP21WwSy1I9CDgwtYW/9rxFoNUUMBZH1iicsB/3NEF0WrvrLDy8DuFLWu2dBd
IkvaQdnQH58CxoiFjpHuOlHvcHP1f9gbcWDAeaQ+JCmfRAqyX+HGD8GpELAmpS+Be/zdvute4G7s
+GxsT++m9KHP5XLY+kPcj0cg5F/WDHV7HJI3Jbzxot+limIem/SnCr7bZj1xwXcDt3jLCL98NinT
vga22EmYP6XFPkZPP5H43SkrXiHISlPQ0vvdw0fPIDqckolQvOf7VsLralUSHxppW3GFV4A47QvR
cAx6MKFgAVuClSX+m+bBiFzyutNFnZruEe55q9ZHsUAsv+1ApXcnt+/ph0HnqPjgMVbR1heZl5rh
DaZqq5IDuQOZQw25yCdd5OR9kJz0oiV0BG+TCs5361Vzp0zT+oEk+7bMSjeqq9nRwve2IYNLW+Qg
ygkutbN0b85U+y2ggpxiAq+TqUjBXy7JgdsqZCcPuRoroB2hlvfKciDWiXLOQCutzXska4fJ1ya4
J7tcb4rCB/LTnFDQBq/Mwc/wcESzU5C60vMyV4trrCuJl8YgyMJK6HusC2L+GxU5LJW+usrGstwA
Ky6pll5TRFqa+j3wIi4znrBuVUgBBczbWhVYUnzjp0vZ0SAIioIMq4hHZYe29GmvxNBq0ZJjq0RR
EhPr2j6HxHGWvUCb5BIHanh8Ghlsh0l267SpjuT05YXlEAh8ouyxTOxC5Ox9ge0JH3PCIpJwc9yl
luJcMujVgM6iXUoVOodpLsgS6yYxRXHEcYXPaj32JubMSyLmltMhAoTYmh5OM18dFmD6sonDduet
dxwe9sGoGvvTiUROGxZcKLq9fhRWv37OhIOjzwrtP75Ye32EI70eG74T7j9Cg58EpcQ5nJg38gHB
2OwKPuCMNlQZxIsFnweepGd7acG7koap/C5y8zZKO+hopxVD3F+BREYQbg3ATATxwhMxTJTTUZTM
n3f+1/bkq6+njlQFSZ7O5iMUYZq1/0UpGnJ9SxTD2S8LobUsitfTZgmZd8Mbxjss0E6Ut0hF9qKJ
/G6LJyaUc6ktxdy/2Th12hYVcUQ9quuqq74GKjFinJLu/Zg/nXKS4R5msadeeqMSm9FQmBqM6WgL
MgX5fY/oJtoyOCITyrVesVpIBEXygg+eAsFcfnu+RhDeIijeJKdCG3X/9iJl4hpI8TjaAbCxvEj+
FP10nznA9vDeP+kDk28hBWFslvmL7FUFFRHs5M6sS0DEs9qQSjIMFjuDzabmAehIFJoKrq4KR3eL
0CUGQB9SGAk6HdCvnXGt5pgaaSB3Th+wS0q6m2lj0V1YNEX8DQG5DcRk7E2+gTifwHfzAQIjgEAb
wiu3TWlS903ZkWgO9syOfcirAu7DpUWiiFeT/t/JJ57E/6O4CEn2/nuh4Eb8RopbbaZoL9YAKhLk
wOOUuvlpYDjIITwda8OdnBchZ7M0JQD10y03gQ6MDQLaTnhI0hcRK7IjdjF18Tenq1ceoHDETxHR
1Y3aYI2GwL/cPTtINC155L1fz8mMmJgsmSFjbiuVxkZvoBoINhuJLdKjgigUh2bTzo7l5SSLBl4B
SW5rBcZjrj2LDS0r7jjRddPP3lzv6qI50fCJQmN7z/Lo7J87c4kkvzd7q8CXvaCodRyYCxPJ91Lh
RqzBfBrpNI3Y7q6M1gj740Bpaug2VD16voLdaCBQqq8ajLbII72xSozBmXkISSvQwfOqikmphU2E
aRJpooawZaBuar4AHVDEdG6tNTevN1MBaga7mdTJRVkwy/3mmN3I/RsdwuC82RtTdtzelttSbd9o
tnIHUfJ/WAjno9Rg+t+RczHz6URDEPcqqH4Da7+e7uzmkrSefwSUr6orfVWkcL+Z65tBRvGPK9wy
a5H4ya/QFuC06M1dMIuAjwemu/Hu1xBPSc32yEVX+5c7SxWK8IQgBNvXBtPOnELRQeX4lteGqkT5
skr30oK6iaLOCXmTx5ihtXIHq+q20W8fkfOFqkLVBn7KZaEOi7w+l+uVSnKp5BP2J4HOrMfDkAXH
HeyTculVMi+yqEsr5mJCSiNdOkY2595Bc60pNuT3LpPKixRUcpliJHg2NtynWPskavJaV4zcBV19
lFT9Hd3jCPf68NPrQ4XBJ2pLVegKI2nVG6e/KBHzOL36PQGQaiaBfxvf828f/AzHIUNkJIfkyF17
KZUvhI/PmPamrkiHJH71UdWOGthKWeyp7N74K8M0YEr3sPIS6NCuDpwqo6C84h6auBhWXIqjFyXN
sV+8xOndm1Ifzl5832XIvWFQdlO7GXkreL6nltH7PrJCoK8JrYcobSOZw/4vDQAKwa9E5gvkXOp5
6wxFr+osbJwwmK1aJoWXvK2ieI+euVi4syvNqkBQtLc1VDDkemXXQTWKJ6xXI4GNawA8NUdSMoNC
Cj0TR31QbdegNz5XghOiBDEACA9iAqiKyA7GVP0G0OJMb/dGNQm84tq5b7GM+cvZcove4k81bcLc
ftf4cAwkzTPMPHJjS6L7ErNYahjP3Lgg8eFiIZx0Wtl7Y25o5e4pf5Igh0vHp9Vx5AtQUnJJWwkO
u9bbciZfPMSyokHvAcbkFS3X0St0cquB4aDAyz4SYDQBoxbmtEISpxvh4ZVlYqEiIq1BBA0uTRjw
67COesaFq/OvcXigiTtSGYKa3EqOIROxBOOUtYJYGxQ/m0bon9FMuRadnFYDyPS8Wh5Ivj8Znc6e
zU5H6Ay8thq4Ev9iRdzXDSFdnmk5SbhHxwy4N1667WKi9NfyDyrp+B39SCqLnnlgBLWQbvN/aMbE
YnEuYPrB4YgBwjoOnDub2bOIfZTO4YKzcyyrc3IVStBjJXHChuB8STu84zfIQD+qLpObVoLgvCdg
r4sL21JYyJ2cMU3YCNp6J50JQcfiymKL6LnXPbvEPq563eigU1x8gfhWmzrQIEt1/lkcHiZYZ6k5
7tcBenvlOjFIfMfm+B18SGI4ZRIijeYyj+sP0wTsUWitBy6CcvAqMAoLAChDMhK07ys1kOEfMPoA
n9Qv3aO9NrbgkSkdj3RptaUzkfGAAe4cKxj1EB5CYUnk9fyzWi5ojwSUpzIju7Xi26Ji/OgQEYaN
oXi4ILOqdXk4OSSB/D1oHLXc6RmcJL0uoFIPdEc/fSksZsYUKb7D5GGpSTjdI4B9hukLpngkbp6/
N43PxIvXJJIppNVhNtlzXmvPXwto0T1M+UgnJltuVN3EZxV5i5NMAZUxgSHCSOG03Bmpn4wC5/7M
V1+eFkaciAJzoZq8Et611k22eslWAXYLlMKeRwEMGaY1QUCGN1JLlU/igLr8jppm/3S+RoCZdrXW
Vw+ORW4EcFhN74sUQpyeEYJiFiGY/1OQLPyOmQx/O58qz55FYWlg8131GzJpusv/wf1CLK1XoiqA
Bp0TLOQZ2MNssHgX51D0QXAHlw6/ilGFDHP6fDnEF9ax4BHTKUVg8YAL5sGr+dhmwyC2mFvQ9lo0
0dp0icisChMMb5kyeMd3M++sWiWEVODPck2VX7wjWUIx+XgOUOqqn006f3S1EO9O6zzW2xBlQehw
Hr9Qlklh3Tub08t2Q8nIwp9c34uhgelz1Dacc7jNXeLdn0X8X4IToVbbYH7nBPjJk+5+R//9Afq9
P0Ru5dpGr2dVRoMNfi1Nf9us2I1dC6RIhEZnVaU8gwLpUMW07xIRuuHVTtRnJnJ+AH6jRUcY8n82
9gMXyqvoQEjEFjxIRES3bR4uxI1BCOQuKzdIW1NDZeyi0FCtpxlqdWL9pvI9LR/F5AZcLqbIl0nU
flJS0PD9rxFfo1Xj2gYAz6IMbIgM3Js1L/emI4P/+sffYA4sFJzRicBWOgNYfYCurfCjXk8BO993
RRBykd6i1FH50hQct2MXDT/iDYXbW40rDQR9HkxLCmOG2FJfEHe3i2hLB4LKFuRp+O1FzCCYJ7S4
51KrNZjTkTBTKlTqiFUdblwTMeR7AMHWEnpUQvHVpgE+xCQygPbSp3gWkFC9iEdRsup/RCY9u8ZT
pqNnMwAw7S4jircB+KBhyiFdHtl536TuVyfnn/yILkFIW3/X2KGCMqJu20Sp5+jmUzolNudmPNsT
/Fy6DvK9yh7B7tqiJtICcnudYg5ph9KpQZq9YLyPFubeg5x4tNKp2FksZRnHPRdJG+um9cUBvmMV
Xw7pTkjsVceRUkiYOkbDly2JGksw6uWcTUu75TVGZREHndD68yufTbX2bnt0GCOEHi8f2olVsq7b
w7FbK1kvdbClbLeEexFmaDtgGZZs51n5cgQGB3l5dY9Fpk9twLIX2UDTIgteoPdJ0RgC+dNBHwso
MqO/rL53s50xKj6A3y51BDgRNILNEKKRNgFYkk2tFLR8/gjrkXqKpZX7i3flHWm+oefHCfVyr73V
fjinRCMLPmIYJP+zBiN5hFlft4mJL6fmOdu7jcM7R+DfkRWsnQepH1qLN69LkPMGTnJpiLWEg7KL
TEEv93W5RUcFue6SsL8RjltdGXGh3wu0mBMsmUwjdq7HstGInaJe8W326k1rfsLwWV/WSFglH/wK
2K2iVqIB1D2+vPOLq0w8AnXiZSWcE5k4P+qs4cKKQu4ppLsjz3kTTXEOYOUWeVSKUV1/zRRj4mV1
PM+HwBn0W/zvL5tXZWI1R7feyl/7BqUJ0aFcMNrESK7AOCUyomFTh3yHISVRC5i10eAEA3hpAr5L
/VK0A1It+J1GGwBVNtIntxlbABUk0WasKfSYj1hTl/EPs+F0lPkvH1vTuIzncgNZVFh1ody/1gY3
rjUk7gnxsqWG2hM7yMdAya4vIZA80ZtAX+6zjBDFHSjYjFN5SD9VZISK9OpN8r2+cZDrzcVuzlvm
NmB7B2bzevJ/ieI/9qoZ9DMIRRph55LwIrYt9cY0unEpSvT5Tm32SEdth3W4lVkCiT2GHPfyBRiD
C6OIq6Zerkmc0wviteBnmBhM2v474GmL6Gtc3rdbHJEQs07M9ME5H6dyqPZUYPPX8DizxPSybXbm
z/n+bvF5nEM+pg/y15Orx67monEykmpNO0kodNGU993EBle3hStTPWIjekcITOwMlSza6jfD/SqS
WHKvAG+fDt+fBBKpe+6mnfgIV0WjeqD5seRZW5d+H7+zeuSBYz+HTITyoIxW34Z5bw12CdLrHRqm
/KdQLgZY/z1InYLi+Xsf/UXrpfGCc2TNs6FFxutHDganv1ZdcNIXIJ0eQSOTf9Q+IZhLcee2nRjr
6wJ4djKV0UO8OyMdgJ++aM5Nin0BIkDNmquS9a3rEcZjca7hO6FsnOKLFCNYh1PsGs3I0CH76UJx
kCsgSsXyA2sPEkeecvBYCVqokkOteJSWpjK5H7Xhkv5vLARPQon2BoNh8GEtQoK1tlPhheJI2/Pi
f1r/BU4H7mTPFuxQOlnOgclx8Wcn6L0puf/UQ14BCaB5T7vANzYwiE7xCT4lLwHVRRECnUKBD8SJ
AtrFacQhTosSgcohN+a7SPf0zMDGTBU9jG3oGOhba4nIPZtAJcLL551iGbbFMk2T8ck2ioSczzvp
65i1fnvdhCFEUnQZBlfXNyClV0/VZDLuRR2oSGdSEskztfKmrZyY+B+UM7uF5hNYfv9A/o/hkdvg
cvFTwJs/NSVd9x6AEXr27hynBLFT0KmXnyFtt60aJw2HZ7KOUotRaepr6esS0ZCvzvH95rFfuLNF
uj3/jenkllPbXzf6+n2vQ0tuGSDDrJzFsofxOiFIlYfApaEohZCtxQu5JuSZqA/xEAfm8/RAUhwj
PMdZ2n6PKwJf3snF911DNO5IGf1aKhfuBFCWw/VtYRYNOQ0LfbobCkIWEXvzfTNFrKuFnHlrAVJY
uJjRrdAvtPlqWTmGF0lpX7iAnef8ebhtdxdY1/Ldz0gLSHHxuhVvkA0XWQRqh4U4H8rgYx9ETB/v
TEmGBFaciqjObeKmDr9iX06E/5+2OfSjQRdxYRDldREjrvo4zNR+dAaZPDy+qgSOHBu4703QsCnS
AJujrHz/q7BxYNJG41ukDVY5vqRQbqSVbdnCusTH+WJ/DkftTdonmrt2nhnts4dSSOf0q7o+6kVa
qHkDm/eFuEZYCg+XNOLNeA38YoKXpvnBNVUwuD64ctdUixzF0kMxTEQEadAy4MC3VE5Rg0zaaWw0
TFARr7tqbJpY1eZ2BhCBbLmA8vfSRryn3GBhQibxytc9uN3YXFqTasxxy4Pcl8ehkHf+j6cur0RY
HLboQeSf7Zuei1YUnJaTNEocb0BLzuHnPhJUDnqHi+0c6JQotg5SJnOdwSuQ9nbqHSIr/94T+hi0
2xeLDIoXvhDEg9pAvlE3DveoB37tHP91+uerUN71zfR1vEuuGj+8kRKFPy3OXcQkYBOdsaothsIf
EGOXLrphGeCEHraoLT9GPpBxRDwtaue8Sc7/HyuYBY1kA13IPfW2yty7qBelaIZcyLyNsL5DfEek
fYVPhH0JMr1pc3hu8jaw/LtGKfGvwiNP8e44e1rl3oWroFgJ8DU6mFqpirllSFK6dbFBTsRCDP7W
PCQ0OoxCa9tanxsA0A0Cv+N+d/RdMAOLDQC/EkTcFAXBVGSmWYHMVZP3CGj5/SWKxedX3qVQzCrM
zR2KR3+DF2EB9bTXZzsfPxE4RMXQiF2QRzxlYG1rMV9iMTocuWA55GByEgR6KIHWHZxbmzJcouBh
hUtx0zBp8HY7DMZAm6plMc3obCNFGVjVPjSPX70IH/K4I4dyHaEMYkb9gQcPWwRxG03b1whVAeq1
C3rvdQ+I2cojy01HVW4txlaHdhoF8WksufnWHYv1WR8VP7wr6wnX1E70q6EcMb2acO2OzHSeJAoK
wL2Z5kSO6mn2ZFcd0ejF7gMxsiVF/IUs7Bv0LsarZ1tzKirO+hlrDLe3k7oHIR+xM09m6tQTaEOR
V8cPAhDWGiCaX4MNLMReR5lVgOSsODPZH9XB08Fdvm4dTv3HPy2TfmCs8pT/yiCzDc4O1ywqt+Tv
qMUwRKwMsey1PsxbSQYB2BaaDquKmbAuK7UPMkhNfUxMAdb3dZOgN5lB8uAIXrPXZWJ1Sz9NhsIj
S+5JzxMuAj1/PF16Tw49BvmBld+EkhvC9oj1D8Z+sXAPBis5+AZFss9AAKMXfi8/Xtglj429nojI
hFg92VqSX9Y3jMCbhTbOBzTJnEvd2gO1ESN1QbU72abXfPPDU4xKbtaz/ufTb0I0STcJUTIueu5X
CFCimM2aPXNOm4GM4rYwBTRibCSw4nwypRGYpBMRXjF1xWYHIu3yeeOC1gNmYpFpe1Tq/TzlBmSN
A8e+4JOeMg4GnwqGsCglLrL9B4AVsIbfA8BhQD4jE2zbvRAnGZd5AoLTERg+42kiltd+u43SvBFa
D1ln/v82enMiS2gpqOwP4yKxKl0dksMqzACU/jXZBktyUjMCWoCJOnri3eO2FcOLRjrmEAsvP8HM
z766ml/9eF9qpF7tpPp7UahxUGuqhh4OrQOuS/8+sTi/JgEXjPCf0xianNU6uNAvKq8bQmWENByS
9etNUvNdC4Hl7QIvx0rAIslNCUfEGIqdCSYeXhdoC3U+x/wTgsqUZXFUnSYcJYd73YR0vDg5GGcl
ndAGlXg5/oF5kvkHKdBBM+HcMuU/KYicnllY3hxeWfqmlyL4RTzMvwBjBnpFgzFN6zzcV8YF6pJG
ywSrA2LpyZG/xZ5Gprk3kz7dLFxHW+WsuoJvqRXi+wZsM5somH1BnKZLWiY9CkB3/hT7SJGjK/E6
nZiMb6X9InPs9fjdRoDUWnkyPhbE4ivdf8E9XNE/eLpeYTNXJgfe81ADsvmwkL5Menq28nw0uKjM
E6xFuWvIl5Ts+rvl4FkGvVJPQsuUhc/P64+5HZaDhXm/jdqHkn1Re570tWuaZ04PclJwFjLw6cij
gr3F82h16XOtqtzu5eJJT30i/SiK2luHuLCfR+qYIg04ZMIpZVPmTA0R47cMSrcuG17dc7pLxYhF
vjAzOSdtFAyY4Cn84iJyIjArIZYgK0UZ19Gb7TtXRq+j2/qer5PGsUhfl7ypeRjJ4udRVvO9jm0P
CWE9In1n6S7ksrWag2wtRFU5gNT5XMrTC7nxANahCt42WaFJSCE2YepGkAbjNsc4Z3Q80wAXwJt+
uVz9E/mAx509zWATZZBVfoAfrPwcKz0hNpyb4AoWo1dBRl2L4YdhC00fEBxHVZSgjsvksczxF0kA
jH4dpfbDmgDuY1HH8dAs2vdC3gO3TucBNyLU7m353KFBFKM3UWVIMHfp2sZHs7Nf+nNWzyw9DS/M
S4qw2XOYEPXn9SQRewAk7XSK0g8oV9El0RE93DFasvRKRLYllFSYOLBVcUcq1WJqlukZpjMxO1VT
9XAnegjfeCApuAnqnaHIsE7ayMhq95fZd/yc70JM7BObEIGrSj4q3TLeq5iRLSKhejw8l7UNRoVG
Wy032KqUkjWciXP6uctpoS/fJq718tWlr/r+N5HN/+5htXv88ZxhvKlw/iClurPyqxiRKqvTIEfz
5q2H9Mcyt9ceAV/L7nNtujiQtZwKhVPq6YRRG3swxdhtHTqbLrdgCcJ/Q8Zaut2N0GvZr9FfqxzD
Dx+dq6THNgxD5m7oyyYksQ5qFa6RtOBvFEOiAUO207dmec0hLI314vcfAgADg1FcyltNm8CL5Ow7
WYPokWN+xEZYnvvN25K9tD6VimfFj9MJpO8tbgqoFwKp6SLiKbuufYZlGCsSfYVXKENhGNqrnqE8
gLg/m8QbDdYLxyy9si+F31lx0iSBYf29S5lS9CbSG92k/AWT3wVE+qDcxEf4bZQijmUfxaqDYQ40
EmWkuQ/BrcZ1fKAbR6PssSABVH6IsWjHILkWpE37XzQ0DD3Lnug/ZHg+9AwWp0uiY69AzbPgkfY3
wsoJt8xYYjmFaJoyLaG9lnhNluMGBIKBaIaMnBZ1tNmTEuoZUZ6Hf9zywFkfcpD7YVn11Vwkjl2i
pxmiN9Ki/yYcR2HZRzrn8SwRLN+J5J3ChkrbB1KP6exRxxNV5JvEVeP01LkhqbH4IuWn9bWj/Mln
b9AK32BvLibmE62rXaU3ZOKJZczeOFiCeLaSgQyeUizrHXBiVswv6QHCzH9Vym66kobpIDA/XeDO
Wq4v5aaAAmQExGKfJSt4GvKLZ/HJquT97q5IOrv6F0bOdZ386dBJCb9osI+CMNgOtmSqI0aA/iWP
v8NJropO46076EMhiwSRCvtsUpMo1I0PqqoVzPIHidcYa61N9Nv77pBaGrV04725dGLwxCXdUmtN
93P2HauUNOu6oPJvKmblZKGKO/lUNPcOaIh9IwwgpVV2GqbcTXrVoYlEYHqzbBr+e9yQ3jFYq6IB
1r9OukeAAdZoyso8GPSbCDTf+6BvEtkncKt7Sv6Xw+1q2mmW0Y2GceNyaEry8M9E0vxfX0uFVFnn
DBhj0GuHVN9HcmVQg7utUYXKKnvZSoliMF/MzZ4gdbdtLqkb/sFZivsR7Ui1abxqVt0WpWPI86y5
gZX/bl3l/KXGSOOzRaz6Kq58L8aFLKNy1ZjwHGlA9zTIGe+/VoGnHQ071niVJLYbo9MFGDxXk5/E
6njOUWXi3dsgWJTkLSkHdteP8EOLPH+jynw2e/ew+pvlFQkRmcM9ny2cGV8bD2ZW8yCYrPCEDEve
Fd6MAtaUeAWoCpegccLlyErMv6VTTITZPgxkwmz00aNolkCqxnldmkEPFzVyds5vtvdRuNtNn6o7
vZ5nRobAsAQ0mQg2c6HFEQDevP/4uQl3spjnUyDNtqUqHTwH73vSYVUBB/htK68Xxs9NGpNM54In
QAL+X2sYtgmH9ws1X0qPIzpNBTIVIjol3XZAEccNmvcas7kW7UV6GzIu5QBKqz+l6z763cOvnbiX
X72znAQyKvXU/53NF6l0DUfAIgtyQxZCAmHVJNnuaJ4d2Hf6tn+eC8fPEgzKUO+ubuvIjIDlCRKY
e6fZVWWpLT7/kWaWbh8rg2l/fCTTHmKjZPr/f9pur1N1nBtXDubO0+esKLAODddRbss2wMkq9G3T
hm522hFbq8zURErTjMpk2d9BDiI+0c4iqSKQ9FK6ED2RHwhheW9Tk+lJTWc1Q88U/QRgxJEOfp3Z
uMHB+K/d5Oe6gy3zaVQcHwHCfqUGrtDFYl3IjRJicdD5qrCdwG5LVZ1vAdyrgJvrVSROy7F2tSvp
R02F00bnbffxdx0KIyimdzsBp814k/LpMgdn5VyJnW0GXjpd4K0rPkRT+B5Q+O50COrfq4qEmCfa
WeQhkIvTSHG/OfS25KVL4AG3r7FTuel0t3Yt14lmBFmd78lnq+Bcy8+sVNT2smy7UKFHuOYNKj1r
P0o0AfQdpTTiwhYnD7vSvFkdWmGzTSRZuf8WXWvEWjJMJHE1H5JD/XjTHq+pygKu4GpVak8wwbAc
od9NZZtA8fxwHIe24Xz4W0oxFjuGUT6uiTaalHEW2vd5NHOFLc0lqNJhAsunrwLW6xiUVIv8825L
q4nRLWDwZYboksHL9pmqKSSpkavJFoZZmzSOTnfugdlpSq9amrkfgaz8pJNA6dzw0rWnyJNzcPzr
HWTDhVkQUmta9MZ5lNXHNjb5q6rZho4+LiyNYss1hco5wZpEIL5f2nXeQcl47JNiKpwFSJci/+2W
etpix4Wc309VYULs16hTBgMk1Ti2zx+xUdG+IskKhDTwwvZ+3NaMoDCQOsYzV9KHa9oqXBkwRQUg
orCZ0IpJ9sP0JYmPpdEisuTM0iJFxxI0HAznzCe8q9t1Wt2AXk5N5HZXvvadup9N9c1mSgojWDHR
70bDHPZ5/6QzBQiVW51K/gow+usDb9I/JE2w86uzPBewVnaWoYxwarQvk1HwMtGbf9bfjsvsLGiG
KhXJq42fAid6l+At3iA9rhVmnujmUF5SyZCCxfWULDlZh5NIl1po8A5K8DVpSDmPh/9MFPR0uQGl
BXW0309U7aciDt+t0xchT5hXu4jsO1zvQH2bxPaqnle0rwQpxotKHLD8tNAnvfskkRA4KbiHv2Wb
cTZk6DaIha0SL2RjlKzWjglD+yR6TlbDGsEjftvhcnbHgK2wP2oWLa7rZIT4QAFTFHgRDzUlFJFi
T7jR1T5ktfIN4Wt5NYt5SgagjqAHPnLzAfTzDgg3V9A8ek858tBw8X2LYD1+MSFdK3Kazpf8UOR0
PznG5QkLc6chkYmb3cqXKM4yPCerznHTMeA2cGLmlJRgcQYvA+07Qu3dRA5O1tEVC9zbvpUWaOPT
fZEXJ+xSu6iDGNo9ppqUPFt8GejOpDWc72LFv1EZJYk6PAb4xtSHE6ebhnNRgE6SB3YvJrQpOjUm
Hugga5qD6opb17HAsNa3/5LBzdabS1S2g7ZuDikCUsUs68ZzVyt0z03z3Z5VUPG8lSBLiYYHGvCW
ziXwQMaIzNArx3KCoXei0Mae7Xr0NoNpTBnfuX48BokW0sK/k5Ctv0bKpdqNdG8zdGDQEbpSaA9x
V7vePczce1Fq/NVch4benO3z8+6iM1BPxuzHsgCQCcOfn5VWnRr4ZRav9PuvSGtakpK3gFzH35QQ
CUHBWgCueBDhNgW3j5A940dV+R1LcO5RbxoNKxe5VnunWQ7gTcUw2iJMJwXqA9/AsYkp9W3Bi81w
82fyoEm7GO32+KQQVF4BinXgkdENuMSOgxJfcQQateDoMnZQFfZLMBeS+CISdZseM3YbNsYgAON1
duDL/xSy2l/LNB9y1h9jLVCgDJuU8AN4hwM8F8Iq+u+9eoFs9TzF5pRCrnpfMcmlMrR7VrDoFp86
duJFBAnG3J9Huls9PIa4ULDF3vn2A2aNDgoYcqJxu0Zt7nD5qHcBmeSStLGxEu3523gRx/bN+RJR
NfifpIC70snZUC6WI2oYzcA8O0z0bNtl3tWIH5PaWsOWwqYTULQMmA60L1KScMYPPLS38xga/GHf
OA7okXGkW2pKq9af8MWAyIxlgOl1lGXiKGqUaw3oHISzaGLY/u2yhUG3pdM0xqT3XODqqi5bxmGn
tYzUXLNzNYHbORAAjrWaTqT/zEnXvCLZiHTyCrYgkRgkUGnUprJwKh4YyLojOoc8eJIYi5HxwCd0
/5aKla5+4UxjIHC0/MAKa6l/mcZDWyRaXmXCcr0jIYOM3ffiqHUODDbmckSN39eK/5rLiyRq6adi
ad+maUHdKiHFXSY3Weyc97/RULxmfEzDSMLxwekjNdH9nQYIfvQ41z44nSPPAVKDiyWJlNdQ72H4
uDxatKdbq+b18xp1LTLECNquwRwhLT+jvTD5LOjW/D0fuPJSplm3IFYx9pAFChf08jOj5BXZ8fAV
Pnc5WEzOyGAiPnydxc2mNaZQFk9yvaUnuVpjnuItLtxLp/aECV0gpRvYsDbRmjbToC0jTgPvytOW
znBB03HHdHgfDb23puDNNKyAEcQ004kj4Rgzyec5j3vhQ9261i5EDn/P6fKswdhLmrpzsieHYdt4
IiGe9g0lsRj4oBJyqa0fjrlzHs1/Cu63xkjvDfEDFmarAQlfE03ui+UC+rRUhMEyNnM3Tkqiq4Zu
zJ/6GG1+NaEoYxvb26Aja3ovJezL7d5cs5kKsQGzTTx2ZAztD3CKaswtN1xVyBJ4CpcvFuAJJoZA
S393aobQU3nztEBDNr2Z77sqjISTkTMGihuFsJHRXGQvu03Oe9ITQutqGySvyFOeXX7NkRnhKO6G
7JUOFHELbWQqGxiK2ker5WYFgqf4ecBDQhXyQed6DS9V5lOCjNFioRb0Rsv/ELdRf5F3AKl7a7Ke
62joEXAbjQTU/GC8Hb0GYwE6JfCc8yP25d2GEBUDGhUDiRdDAtPkXqVaE0CNN42w96piW1GvI5R9
N/euXci81UJsLqYkQlIr1yvsIgDRVF7Ufkumlm9Y9wOIjPG5awTay3s2WSUbXRcU4GAs9k2QgSHb
BZCqP+xUC86EA8O5ZkAoa7xGXTVWECAA6BP7JJq1CYqZPHr4qr/hIlmoFBvgM+hV1U4i87c0RVTF
BEbA+9SrdGKboMYgNwGduRZYzERZubVxLnZVOO5AwUr/BK2+tKM2vHFSCC3D/NNmB9nuZ9CXascZ
A+LIn1o4ift063THNE//DRMHBXGJuhPAInaXD44nCvItd4OVStVTWLd323V8Bi4ErgQ9n1vaCd3L
aZnRROVtb6pL7HMTxTNq9tFhLbDCt50PXFSAWxONz4Nu5emcMzVDj2CQ1DNhWRJ2ppGtjcGyUFJ6
34Vd5R4PNfvim5ADMwqGcKt49F+mX3XFIy/zLKcS5UVKvM9vaDLHtlKybgkkYn42hN/9gzNgbj/c
C2eVKRKdbXraqdjt6EVMAhXnsESSVWyg19egWFLhwzNa9d8iwuPG4jDaEjNBHT/mzemSF/WBnXJO
PtCsFxaUnTdht6wtGDXYLJDHCOUXWryoo2pI2dKzeaeMgw7P/5OuYxKwT2i0u2p9ndeRm29aKejX
8hzu/ojqifpQncnVasuAUHJ9gYIfuhrOpd3BmXYl8y9ohxHgKg6ilcMq9w/QdedVmA7McSNhtomm
/Us17AtlsC7e/e+YDDbWLZzjvdL1yk4w3GEQ00KLVflX6yDupSL3svPKqVymAB92ZOLFySEZklAN
EYn0yhxkF/v+XJseBJJCZbdI8h3X2Tad2+D9tuqfNQKDzAJvvkD0BAu5i7ElvhAX2Qr2oryzSiSV
T0h4PKvQTYxMJahNUsFTxrTID2mbK1RhCC5FS/74HJDnRbF6XyRfe7uIYMAwzK/NjWUo7hXZ7M9O
EbBspgCBDUXSawPkTB0FskS348D+K9/ANfzqm6xGTUJEUtc7zlO57vPF0IC2eb7pPFPe7Hxe/l7W
SGGwpqiEnWrD77ME8RiG/S3lxLz0gmaxXzX6mz4znKZFuuatOITn38TsKfWt6m+gATmMdFcHUwqZ
v2p4a/rs6q2VfI7tlPI2spPpXfuPk0M7sVItN9oahKu9J9Ftf16BYNu16WfN2ppjfkfmLWhESS9g
XmQxXQfDUR+qfc3iHtpUk6ZXqlEYSSHMGysy8qpAMNAlW1wth7RwU5lIFeNXN3tC6uM29iOl9XJs
a8Kpc+Ao2IGiyPQHIEfOO0auSl0M0sMSRrw0/sPbGgPegMKQepneJFFAzIqYRQhVvUF8+3qClO3q
Njp6MAiIy5ZeHlZzwgn6wMrs94uL3IrOrAWkw7DGqS1DSl3DnODRAxp3Mjaolu+SGC9lEy0sovgw
0rSTXGPisuoX019OchI3tJtGQ8ebiTeu91Y0O5C5g9WUsPag35Nd7xkP//I/4+qbHwau1Fj7630T
f2d2AD0/6jvXqDcyWASsIb3+8dFyqCWlwUmDeH4ZjdWy+6rHYS22LpIs84GyZOU4l4qXtbWu9Qs3
ydCVNU/swm2R/LcTSSeQXe8c+Z9G9sAYMdzu4Vj2nupoqPv4uA01j2ZrgoLI8xqb6vubxlvkg9ey
HjtbLPkicTSt0B661MHCWyzRCI09ZW/tWmnGNQC5rd7n76TdetN7kgvN5TF/oQIBrGLgOcS+wb4y
dPVZQhYWzCJReSD+pJmWZvdf5BjXEvq62ZwTg6cZQ0QU7l0ByEQn/q6J6jkH1nJVOe7+RZ3YUoMH
PohcgbDJaGo+CwTDio9UIOzFb4nkF3Llms8wdKp2hnD9FBQUOEcxge0VnVPytp7Ovk7QK4l55iMU
fqCndl/Z2xnMSReqZoHvSzLgQBC8YUsVcDL2StefgujG6jNOKBlerGFECj54bAID2tKKz4eeacGg
gQtopLOkCgXIlXBuWKLHF4x1UCGRJhxAAUEsgzeY9fXnqb6OnDoC//zJ2bc7Ml9zISb6li9mgrEL
gD50ZGHyqn84oq9bM3QQ3k/7BFrvn5GfklZaSDaAXXplgurLKTh2AXf/VHlL3BUHd2VWdta3xaT/
wJ509ApPZI7fHwBDv8gRHFIht1oY152frdgesfEd+upMQre/pouGts/zP+NOq91bg65cIKk+GAkq
X22ppE9fAwfNh3Lj671VIqtnbCRK6JyEePL9H/ZZd26JKHZxXx+f+SCQLdryl2ikEEo2aF41qJ4h
iztx8Zgs03x7xafOrpcEpv8hjIWfu1pJm+vtpqSc9HC8F2dB1vKc1AokUTbE4keHiXlQMehnxzWJ
u6F58v6GRlgF7FuvVCKpQBclX6G63jlGHes4tQ8CL2XBCXWHUY5QNmggSro4BGBugKlhJOCvlGJR
XV7045nCmnRwQQR4t/StZO7bGYb3vuztJjsooIgKtcNggpPaAWl5glpXI/7ubH60mQ3OzAPsD4y0
S95PAfKcCJNRrTAQ0CumiXk7HCIkkt7zbEd1WBMmTwQtcxrOXjgl32kLzdbc6RC3Dxgwh2WQaTO5
4Fvm5Lp6jmH4TdSiKfvhPUlO+IvkhKgiQ97LzcpkklwMlijveo4sTSpPpoBtTxEMf615lxYzGsnO
abYI0LkzSUkwtDubfbHS/+SETzePGZo/zRDg696CCRytw6iB/ncKWruDle6ypAsGkzE91u+zYsd/
Y/wo+wuoCt3wjxZaTYQIWCuwIwnj2oidjuLR2eX+1t5vTj3ofP1RWFW2VwcDnUoZUamClWR/6w+C
pqwFb5HfvO+8yuqSxnaB4v45DJ/Dmygqgw8cFDcwlhpS59syaSToaVgs0NkURszrclakXAKNJa/i
lXJOqz3y2zJry5b/OWVozLezKx/QQImkT33NH7NJcCgPNNVrE5wmdcfcUw1Qygh6/nPpo3jCM1wL
dB80Q5cD4EMao9fJccd01JpPIov9Y8btazuqwww/D/VEO+/hYVClnXa+k6UHffIT0yDWxCbmILwD
ZFmP1P1ggxxhTsUgZGgqS9GQ0cRhZQRt7u+LYwI7zkzZv46nrCMpsxAyxYyOOsLqWUtjn5cOIkWx
TEa7fCV/1qwo6UtqEm5WSAFIQkOeYujOu93Lj4IQF8DcvuefuI6ahOHf6Lt4QLvJxblbPmpuNFav
qMHemttyjH8q1KXUlyio3O2UaksvZLdDyl//a38drjEjQkbaY/T5m7WZJXvCVWR7KSFTwa/SWSO9
IzDxISHq2ABRvqHfq3c5L8f2lo9PQQkB7BzawgyPM2T2qTKVzJ2NBRMRUD5hUIpSWg3SULIR/OYO
7/2Elyq1+whHRRU5byW80LQSAw5tf2OjUSuqbmlyPbFVnhzo+tXK1IkiJiusBClcexugnKIBu62C
CMkL7qIXAjha5sOnr08adSn4YnSiCztDq1B0CSR/sTlF0hVcMs1Q36eRKOTH/85I9ze38/KxDOf0
kJ5Ej14K8NxtvQkzu3oT1VGiQQ4MUKe9i1lNilYTb44u+Gqzi2CcOZM7COuNdkdGoJ+RgQhp5ctY
jWPqfiFAsXVhVKobUIvvOBrRPQqTBl81WCvOnla24SqmaajSWb51GwIb7bXUz3lfAfG4LfTtzPQQ
seZE9E/uLcU08pENXTMzOldtC1FkrmERPJZVwrD2EqNOpRbalkNinozuFPHSDkF3eMfZB4uBXfuL
hS6CKTcBhJzwLVhnUIQwqkxKdvQoMz6VdPIJF1+hKbT2RcTLjETG1PCB/imG/ZyHW4vR3ygpld2j
V0P4Rhhfv+wyknLpTuYnErKfNn/FuJFMVAZ20NM6qlgCd0FmtPohW8btFag6QdLXAR5XmP/ZrojY
G6TYXpN7QYLV6i9KnDhUTgK7Orlzv0t66wMRxWD3OBOrC4oY6qQ7Tj8dhtuwhZGFCxWUMGCabyXk
3m7GqEUOSZw4ZDxTOJiPsVNbQ4ECZMwg0aQGikcrGsim7XQ3vtbVB3Nvoz9DkN9hIQHNLEygUmcZ
yT7xrB3bnpR76FEvwTVtdh91+YNAhMMyREQOXO1BLSGdPVd9/ZB2mfYdNLAyA9CXLRhIne08d/Rk
6hScooHBU9SEcLmyqsP3/neRM/xUVuWwiqRSLIzGYsTMFoSMj1mwrnIXu5YXKn58suXclNrOj2Ec
MzvhNysT1Eq3RrKTJkS7ktcXhwCsh774oVgekTgzZc/+Qk9H11a7FgWo3xvsRNYwGxF7w0AGiPEG
iIZhkJXieK0IPV3RZ7D3PnVHuiOtnlGNI2x/qF7EwU4sRMK07TDwVsBKcGq+nhtffoQNYKQrg7ru
diARBvgZSLO8LVeEvAMjonjVCPRDAttYxDz99zhdVtoNFWaWPyHihS7w2vRfu3Qsr1+X2bnw1Ymb
3iYXdowAbcGOlVzZX4tOfKmVyAfkF272e8Fq89FGcLvUgPqeVgoXPUPoNIIQnsjKi+1OpoPmX2v3
t+MSHkEzCtyCOj2MtXdnKVcnbLig3HPljqsMQUSr1QgoNv8FUSgMWuZDcg+9OPl2Wguzx4bbXBN9
07RoGz/U2GfzNQWKV4k/UjnlewXOqEaYExxXgkxvqDdH5C55wBIkRDOaG8fosZrjPnlQcOZub9xx
O0TObEyyCgdIMxK6QCgcPyakkIJPYC887orQuVzQDjRM7DIqsB/kWPOqDiAh9rOaSX9H32CUDhvA
gKoZsdi0rFFcw4+NFyVMKZnYbKiPvl/t91LHDcMtgIq9jKhnOpyb6UyxNIDKaAOkDDyE98KZ+yIr
vzfrX9vk00nT0+EswHBbJr0xPBVhzuVl13IItKfRTIF/qEauVF2sdWWDcFeNkZbI3U3y4R/RAzgt
Wzxnc8k58XzoYV15Z9wBIzQDDd8IgNLen8uTk0K2o7807BKEe3CuL0AfXuuaH45ZlK3uNkJ3GdIB
VX9tQDE9BXsTcq+X54pvLMeGb1JwPzVpAewirUCOp9cFTXYrF79Ch17ZTNFa99XSSKDwIO4UIymb
X57dul9IKojF3m5CWp4Vy2RzLL/A3yM1d7+Nqr7y/mhpIOpG6rHvWdtPEteZdF/UiyUhgOKAgBp1
1ILNsnWDStYUibRYpMKQ0B9vol1FhscY7+NCYo30gFov4YY1l6R5pIROnZCTJ8NYubu9IAUYo1uM
qM4HAF0trzHj4ZcvmLVgxk75/8JLbck2tceT42XUwJGCfS0k489V1vwR3PsG0PtknTwiL7rbv5Rg
6Zvqex5J18waGOMk9ycnR/Irm/gWNRuOufYekVC830ekJ7Om6FibuJVNLHwy1FWk+DpTQ6R6HCZN
pGh0v6FH7sXCWBKnU3q0TdNffMylGGyhfbx83U0uJ5xXr3ErR10SjASRPa3883mx/B0iaDOpnqsr
1PQjGLqbmHbM1kqb81opPRVVYtxnOSBl5tmaA6gOLXjLJcjui5DenvjGNh9CxZWpPWnokUsH+Ags
969YEYIBLlx/08ddQIkZQ89OWGNG2JMTNULmyx64sawqWhZbsaHAsn0lPw61ICCHM5fKydhh2e4w
bo2uzus98iYcCPCu26Go1tKV2IwtZbC9xbzcSatcDjrnPqRBMywh9csE/ZWWiATSvNXpBKlRkdWr
gj/M6eE3LJ956GUvzwDqlSfDJHRxxUi56XX6ujH2gn/Jhs0jfae535PQqBG/gaXQq8/mPAu+guR9
3pIYH1/l8+LgCJ2U7b0kduIF6cF4DRQ4SfiSLTkpWulBzTXZ8+4qEh2RENP/dbyyRqKkPof5LxE/
yGkwDhkJahzXKWFTkObDLjJ/Xw/8mfI+9L9o25Sl4LjvR5BR9IZSphi6ppIZM/7NUVHHyMXUTjnp
iekJwkZRHtV+W0NQaKefNYU231l+anLeAvL1dVHIrM0pZuJ8qdMRxbkUL21HFJD3qY+FFupG3rDX
W3bh3fC8vukNP/qg/qY2RZH9urNz53cLaAscaod7Sf+abicQQToQSGkbyfyA/mgZTI1pLAko5wm/
2uY3w78978DYjcZKxSwLa6NE/yx94IsZg5QzLFZ8P5O/V5iSzutBHFpcDioKH90TLPy3zNTUH0kh
OdHGECCSQBHMr2aqL4OuyN7RZagPL162YR8TdQG7CFPg7nnNY8wryM21mFGh+ycwlNogw2Pta8T6
qn92yVgui0lyWn94NE1wX3yrrf6ns/mvHopw1zlGOAEGtAz44u50vE7ggda8+6ZnOdlx6FUc0BF3
f8q3AHDug2Z5dFc354FmuxPm/6dgMzaOFbWJuADxWH1HZIAskCcsMKgpiUvhVutPO3MmyAi3w95S
ZyvhmJA3/QbW/h72j/LwqVB1votp1L7lxZa8z6N0Cd3l2qNQFAaIgsYxzGBcGA10QQJrD/5sxXz0
R9IGLttJRDamX6pTOTxuq0OHuBHKzIqUU9367C7bIodv0CoaSx+teejMd8nQsEtRHfu8/TtagP6/
GSA7xpaC8DuOB5Py+TrwsJI8sG5l54Hcr2pvyNdAiur8HDu+x09Tv3ql399OLamtOKxZwK8u+n/Q
wBQxlaFB9m0GXSnB3714tM6mJig6R3EKhrhYGKiv2YT1Ro6RvfORVvg0vbhypHIbL5K2/5nH6mBR
6rypEN7XudfxfZL6GgvsM3yLSKamkqz931XOudI8B8iXKccwgHCBZtTXKAUWLvbTQ2+zSWsBFVWL
8ku1ji9RhVhVNcI0so+F3YHTrDbj2ruwwfAD1pVyRvB5UxorrqUNqFBuX5AM4EohCYsgmx7wDzon
tejkojknfmAo7j5bJccCTBvY9fWvIn8QzCdPS8upHeqBFWoEZPffdrIArw/6zLZFQ2g+e2rnUBY0
n3T9ikmSTVPaopdZZxKnnH6pR/fnAoLiDn2+DLcaB9UmnZhGpiSZJk662vae+WzmReYrGsDPvhk7
78XA+fKp4wec/3YEpjsVE34JI6YPE7yOIPrvGkc5aEy9asxDzRlGOrqkKNQAjTclyWkSIHrEr3Sh
K/Yxq4EiNPxGypJPuXoSXmfDbDujvkdwA6Q7DMvTQl+X6q7b44YoKeWUeI8Gmi9zFILVnGdHSqos
1nxgPVNlEnB9w3EusCG8hDZGJ+NaZpS/j17fdqVRZtrLuBfVdXltZLK0T8lZrE2iy0iJ4sDJJs8c
nsp5OcLuMYzhJjBQ1GPngKycw3ER/uwjXI4w5JlwFFpxLYIAp6TzFx+it1dPafKm6JEvCpQlIrTu
rmwT0wFV/eoel48Lnw/7iOipwjPJDX1BiYG5BpbZL5XfRZyv1x2IDvczCwV+DjpGkUk6xca1vrod
qHTGLG+vVTHuuoQs6lZegAa1nsvHi5c7rC006KA7r/okUQOjCONOdHSMG4g9jYdx+tjyIwdYr/ZG
5xDHfZppBibX+WEQf1vqQP+MOD2wag5w2pTmzYa2cTlDGLikkTIRFDzH9wxAYd9331pDfobu1B0G
PhJu3CfH9O5/F/h8Wz8TdCwTwEn9Iml4Rr4ht3ZALpfhUsZj6w6w9PucCdq8H3SU8ycRHHEVUGqv
uQ+7YtfAY/HYsZRJxr+WaSqLghbrW/Vw2JF/dtcyKugFy6MZ8QJJjtdT7Gs6WCGsqaOUcX2agnAd
RrDy0zCcDSjvfXbyi1sHE2mrkynlChDoaFLZmjkUmkvSHAUQ9BjPP3rHanHNAJ4O9T5iyIbvE6Z9
4LKDYPKqVrFP+Y0NumH1xy4AVHI9FbbqeMsrWHVAlBepoVtrkdN7b+eUmMSL7lLm1Ub24BkHVWqd
kgkkgkUnuhGffpyfG1GnWYF0BJCV4DNiGhlpwU6sDl6y55Nr2ae+I7fe1s+nAgSNO+KsQXajyD2W
l8Cf91lLI5gsmZwfm2ywqTr/1OYb60XFlRzGwu0ytReYFiSUkYx3iiCbsXnFU+D185sdcNaykI4E
aiMxzxiZYLJrFWqJ+O6KgcOznuEFFBNLaAtcatBbMHKb/3+5rUFM3W1ggZj82q3fPd0mEDiWAlHQ
h13N3pJ7q3YmdgE7HM+hmORFSucPDvodem1w6o5Psw+GkkwKvLvTDz1UxmbT6ntmgFz2ZwWpBhWo
yehhnPNSVISYRsEgJsu2BqcIAcZm9N6ZY6qsyMSxeUrNW7hYgs8Z8ASm+Zem48/5mG4vnd0XhJzu
Qm6Mbjvi+QjFtVof+IEn2+qjF3jmX+yR8v9V7yVpzFgZDXwTpTS1U1th2j8/wHbaaiD4tEmNJQ9A
FVZlAzkuyWhbjThzTPKQxdu2P86P2LLl8NeGR30kfQSuPH0qQTvXtYpSaoArg8Y3uMjDW4q52BBa
dYGqnFgdKUhXjEVy1IdhwR2ONTYK0H8VWufJKldI73BnmsYMnKlBoJ1Y1pTBOKg09mKQzCFQYwI5
69h1wQhT2I3SK4bNi0guH7yRSbBUhqvq/zrOeneqCGOVgtl7bMAGQufpuNJp7GbKMb4dZSEoLb0J
6rgAetmy77s0OT7XBpddnYpy3DBbxEYGIW3ijecQpdPgXvk9462fIGy4IMZc9sYhaYpsBq6fu959
G8H2kZtEUEQ7dnLSGGHbmSuneM4uUvS8NMyDPoFGdFV92GA29BBTvKPpfZ+X1Idw1hPEH7AdnpIw
VhmZP0L65gL3C5b5oSJTD00tK3dFFwFM5wk8MdSahUmwVqWTeI1x/v8BMAhUBkjPbGRIxTn+sYsx
L4GECzfSiDlq5te+0IWcBHoquqLT0xiMu1sQuNGJf5u+zDEAJy9f78+ThxtKTvcaxvN28be3EpfG
8+TL6voLwpoqOyUaSzAdCZ2uwHGY94tNR43o9VmMO0nxFPKRPcTMPq0XAwTZQcLca60QwHYgPPO3
MgsJ4tDc0rPsaQ6llIbW8uhOQ74y8uIZhb18mHl5LBnCjAdlkmQRHT1AyJpaalyr1YmkTOOPf/G7
UEVduNcuRa1ykLrypwtTTeSpcKrYk9RXRxB3BkwYbTYs7rE9LHAUXZ3zHDevzTTTaXeuHkzSk99u
s3B9o6mOVyA/Mvai+zLr/pOWMX0ArlsWACUA9UCKerkTw3SSw28NmOMXyLa6iIWF/DbGpxFwa8cc
D0NwC1kGqoXWzEanUUW5CxeXywVt+wDXeo60J6TDiB0bgpVwuTqQZXH7c6fnKKoT3ASJQ/D2VIaF
CeSZOthmobPfPDdLu73qKhwmv2U5fyLItQGdxFgIpon8ChovC0zBEzFQ7EASLUgQMwa6umzWS0tj
nCIG28LkdJRXYrLbar2DVN5XEdfVO8/jXEDS2gtWwF/lElI99Eu4blXNu5dUj+0wg32wwU0zxq4Z
4HxPZdjXZuk02QTzzGZGDnNbdqyD5/ZjDiTXSGE/V+9YJ3uaoqmehhjF0gFrJ+c9+Zb7XG8hFFuv
j2vckUe6xITSnnLvMmZ+WSfJkYaoeWSKvdbKP0tGj9SJyk6DPe3aY7XONeg+wsAN1iYNV7xydEkU
7IFhfK+KI0X3I7pHmZ/7OifFCJ6+WM6J3gy82B3stqeWrt4DD2iMqDGewfbC4MGEHydUW0tVZ7+6
IuIdK+vUrEflJWTdFO/4758nerMxRPQmrsBITKtVx/QYZWpoXXpb8OLU6v9A87Xx1HmgjGTLcfyI
j8f23J/Jc6B1m07IjroSuJu0mDkuPWj5Nog8r1GhgLnmw9qEgWkg2PFT+UjbjViQV4vlxamMUUBY
kf+o+WsGtte+XRW9tsl9MpOLTYolt+piL2IX6M+IYkyeOIu7ks/kbAy0WdU9ThI4VS2ifhz4IKt2
Z2nldhYOICIKd2/NDI52nXTGsPjPmh4xwQhXyTuENxIWU6QtWk5ZSbidmHuNvlEsALSGh2tVn78j
ChQxH599kWxOFwlcGtmyz5B+bR7fKLW83ZfXsnaCiticlSN4rjXoo9a2WnD/+XpmxRulXD/2uGPi
/mdKXEF6kWDfxuHdtwhfX6ZN05iL5Gu5eptGjt4ga9k6OChK6spYD2gALrv65GdsKmRjWAl+4V1G
YIKVyMD//wm6JIH7s6nR5mOX8eIKML9dSD1jBj5QnnpLX+XYwKqmCH0gCf900Pry6Pt03TBUwL4u
NOi8Tgxe8aJ62KlopP8r5WBW5ZHyamRdqIaorPRBeTZEG8eL2qaKTQKfKpT3acAduBuRr7nXH3af
ExdTYJoPeOg8NgfxG79NTSJ+VdCI59G2ZxbqFJNzVbE6TCp67H/EnuG6c+zKKp7Debp7DhaO4Jg8
nnOcpivyrJUCvQ3b0FMuiqAG8Cx0/WWj7db7Oxf5QJ08HRJHEF5du6Odtgi8Lw/KvDLEbro1/RZx
n1a39EPn8a4yjavIFTYhh90rDVwgFNPssg2Dam5pAu5OHv3fe/+/Dlfy493ppsbC05hFmALuw8Zu
h2pX1Bl/7XVSYJu87282+89bcTIQbVIr8pDXE4FLkl5LH8WOo/xTje4SJwV4oVZRr/IfIT84WsaN
OwJ/lGamYjWGqPCJkbKXhxrAkEsox19yZ6uC7y6uRfqb0MzU19WJ27TAUjyfiiX1K/c7F7ApLpxS
/zdI4/ru+WcS1uObqVQO9kkpRlLzzyhrKGlWzbAzQs4OVyzFSCGlSSe8CT2mHhQU1ynj/gdBo6zI
VFvpZAKr/d8YGACf5qqE57yZePjY6cW9orW9aUQXxTv5hIdykMSFrn9SCCzdG4DrLZYXW0CEve7s
YNeCWP/mMKbv0SBrXCzVniae9YS65xAgZ99qWSc5pjsYULVVo1vkfo8hJfEOBWaRHDaFho0VvHog
AN/QmeXf9638IYz4JasPkPmwiSdsQQZCd8hlOJwByi/5Wrkf2EJlvYyTTolKkomYFpzb7sSLYCa/
kyKVOA/NXmkVf4Owt1mmSjBxh46pL1fOan/vJfbQ6nawqqZntiRfeWYqpKbx+2FUlDktXNvtRMkq
XxmkSa2LoItvawp03V8eAZpNyjgY6xRD8vT4Yy8SJcCjPxkeHBPEtfqWlKWxPRvs87GLW/uBqR+R
AB9fsiEE5Mb5U87KEXmlHKw657gHwosBQABgx55W4YT1SEkbrcZuZvCg+1UJk9HtCcgAG8n6/hgV
yiHhl8hhKdRsL7oizPA3rSxocBQdXbyyFU/LpJpbRtuyYUK5kvs/St7M3WyfDQ4cPXNBJ230AKBl
W6Vx8Del2ChJ0B/jMTlbMbzPrAyKUR/tlJ1uF4m9MXVs7YPVpBnZzCWsRcP9bG9PO0btQvI4Tne1
d4d3Yst3zVOBSVKWpO0Dv4OrIdnB/GR4u+b84GndboxN8SsCbzNEJ9hBCI3hYMkefrL6qMF7gcdK
5X58E4Kc4HyUA46wzRHJg0GijhF8fvFZXhbe0QVOvo4Lhc+WeyQpLTDxIXrLvrHkBaNtRTJqvIJH
a6HArFYqW2YCoy1EhHJT67FsJMRWWia3iEFFMsnwZRfzrwDmUwZEcLSXkr8TwndBkfE1fD4UtlnK
53tzTd/Cmy4VFn+D5aeU0KiEHxnSTmolbLu7Td2KxFu/SkGv54TfFvueUN3ERRKzSPRpBR4teVom
Bd/6EYA24DFQMqQvZLFUxKvKe3ia14IRFkrUhig74vKAdxqOj05E53joR6GoXOUOe4/ygzp392jy
4z/P5+m7fCqcvOmGUKBLxy8c5X65fBY7YzjiMaXng7Co/Mex569kx+cuEY7iJlYzSS6/hXeSqoMI
dUosN7kheot7182LFJBi/omY70WICnpDBRIUuJ1gavUJWnL3wKhZCl4H9c2qoaE8AWTDOXt1buGW
Hf6NLKGTnaZjurWDR8BzX2k/2YPtnrPa2M8f8RElG794E4z0jg0OAYoaDNs17pf1my5wZ4ufRiXb
9jjCi/PY91M+bBeXw8A4P2pcSJGOXOWDoOLSnyO9rXE7NdYMTdm9cpWH1sKhkaqE6+Li2LKo1dUW
s/YW+UUyUk4GRqmCRhv1XSI7R4A3bnCm5c3i6UYx5pzSs0e5SeUbw5KtLG5V/Je9YBLkubQwAaJM
xxoRbMRiFxfdkpuSfqH4WJtIvQOVYeDVIj7jghr7rxugL8RMWEi5jk2WKYSh7wWEIbYARn8x1dWv
ZtG8b65C15nGl4CAeIjnD1S8U/B+EEYpXsZ6DxtZFVqc9J4PE0mNMd2qQYe4MAkeJiKh0w+GAxc3
a6su0QDXP96IJQocUcTGSDM7EmGTSZ3r3ZSAl4S73aCiSTHHA90QYwrbamImsjDlZC0O5GUphx/1
r3Kb2LvhdGw3UO8cRwuDA/iZXAS0DXze8SiM/HHZ8kROkQJp8jApsHCrARDy0SOXYEOjfTXXoSnp
PTQ2QDY/pQp/vSPWHlm3CmvjntwIsd/kNrG1w703vnPMnMsiMnXr7vWBBaPJ5ejxHsrhCMrbHpdB
QwHbXRXWrHmnkSvlbcKyYqzg5F5CTwOtDx8Id6bqMug/BLUInfwmoRcefXTDDA5z9Q7JGQ5ByHBB
uD1zrQcP31kzRUjyb/U6V53N3t/n4vykbTqw4SfSdlDqiPa6tkeedl/MpOGqqKuRz7y/TmQEnPhV
gvLhx0Rll17J9TZVieL+DPk3etKNswf72eTULoTKCsLk2gGirChj8g3wQxtKGM8jRzc7Sp/+FOOB
EQI8JKui4v9735WXi2kTjJ3X+d4C/fJ+mMmuOlqPyoUkklb2VGFWU6jTM3vVYUVDS6PRO6Pr6i8b
1aZIxSnX63r4XzbsdKlhp6F3TknA/eQkx6jhD9HB4VQ8/OMPx6tqebXvllwKfA5Ko1/jcZC+2Zr0
LBAJb+njZXIR5Oa2ScO4S0JXvAUDxTZF/xsT2oc/znULjzGckFWlfWZIXqvEBioxEZg8jFKH+We0
Sq/je8oeXcnngxpzY/3a3QqodRUMnh2Se5tEFVpyvf7/++KF3wAQt1ClMhKdJ0X6/LkYDgLP83Vu
GLQ/6cmGXf5r4bCvajxyk1O1D2Gizl+dkPuk7x1NQ4TP+ll74uDlGzL9dWwSjHEQk8amZ5rOifdz
3njjSSUqh5QCRipchv1pm5Wduu22PUlTcz8vylgBy6eu0YkuDEdpwrClIMO+cwgEMmNIihV2xS5R
gJmHe6AJSXUgV8oQ1iX7IoKgun+TI8kvz+K6V7NLrGaxX0ehKJc45ZyE+MZE/2A1aCnXRuO+xo1l
Nj41y6a/DWAwWqoOw5iWjZnrdss+455Pnk5I86dkaUITMjM/63ZtmQPjYNNpY10+Zo+rIMWrD789
rL9zVFxOdFQ9L1bLPdYWHbx5zSUtSnbkGpQacwONUBFKJD+Togkcxxz7ZYB/k5k5oNnM7e+TSHIk
oiNhqVzgxY0wvPdaNnFs8+Rra7LpNMZKu+S6s1hFLH6TsluJkEU9chVBKQi0hYuw7QGk04v4qMx/
3KvWkTUXxoJjSQdkOIAOPrBiiE9V4HVyts8BtcjUT4/bwBTgu6u5+isN7ZZ/qbgu54IKtn+6knn4
58yQcWsxbgu7gAAw4utVi23Jfzm5ycG+Pv1/vjqbkgo7pCSvbRUiuRlA/fCkPCtywiLsCsbMWVhv
geNf1AaI5LlTUYx2cm5Qna/LcbAlKVPEAfzyChV6w+uHJyPoNx5OnmDQIZ2YCQ5qZXWw6YSt1b02
mRtGVSqknTrtkf9TzzDvdQws34BEqKtKMbOieOZCfLPqnsLI9AYrpFYu+QfQR5EREO18VahbznnD
MMnKO61VS5V5o8Lh1Fi7gJeH9CNPCGKJYGZVk7X11zkFtyusheXCKL9Qd5h592/CDWIPdJGMhEmZ
p5oe6rUeMrJzrZ2rj4253Flk+IEFo0TWmE7P88d6cWDcTIetfqhXPP4IO1jYZomt1Hs8wzI1sBdS
PP3zyaJSwvBo8WDEKGxc/gdyWrE9oA0Y80qi9sp/uX7HmPClFQrkTneMNl0/nlXwOl9gRgJafsUa
w9URUtlNu1o6V8dWDPUkW5By66kFzhbnPm7pPK5YFr1AJXShH5CJ3Wl1a4h2LTUBGhkMv9ItEywx
0DPiMPmFlJRxmU96GQLgshAhRCIYv8v2Z2BovKTyivPmZKaIxkc0L2MkzA+I5L2knh0X0TnLDz1l
6OCDha0Mt1al4sB2fNN8ADzyXgHeulK3MyOqpwKxz0E/RbnOhOHZD+/S4XU5EyK+w5NhNnSirwnw
wnwaq04svro0OwwDzepW44wl8jTyUGCoBChMk8Z/su9XTO6dmSM7P7ymsjGga7rsRYK9iFQ2N2WI
fGp5Stb0LKLqpNYErHN1Nd0IgIKU7ZxKrraPwjn7gWzT7Lu0/fHHc6aFSU1FZa0X6DPcl0J36ES1
cAqIzU6jnTCSIgapEgEtSo9Aesqjidwi4aEYJcq7nN1D43QmRlvbFXclDaGcsQqno3gFLSf+GikH
Lu+wUZBxHNep4LfNBEFcrKWQ7yibuEHWFDpKtLOGh3iZlmqjKZVbiIq/qhp0G7GdXRD/yXitbMj/
QyDDNFDJXP4nGAaIAKfSLqszG/QBqfSMyZMMWj4VdwW0VDJUAuk7WD2F98zawuwP+d14vJo/GxuI
HJpYb0AvSEi9NlvYFVcjpvgSlImW5M/o9bmhzm+CEx5ZhjPaxaQRdmqjdXEVLjuPKgiSgxKRnrw6
diD1jZ09QN+HKC3WNoMfzIOG/jo5Bietpm+uARVChsbAZP0vmsjZHhCzODyvAXxqhhdZ4CBAXZwP
t4BohzIZrImxcQR1clNvIHw8JfZXl86bR/3OwDjZIcAknp0+xnwffvfPMlzGDNSmbxZdXkIlpOus
VOMXgZpHwA4M4tjHrFsSsH1169v2qFUqANRDWKwMd6pSfwsRWsmpqfTPLAV7orawNIaKq6+YpteV
x/dG3WnPbDAhdcAquAAegIgBNvB/q4EEOGQix90iy7YKVTd4lwIPskbOF2Wq1s6rs0ho23zu9ad7
GoYODl9K1xNMutb8vFGg3YkTf+oeWxt2hgSquaJDfIoVUv9oA47wVic3xK7GlyEWNBjWF/NUdIl+
V25yLlkTbEK6gK2XcyF4bizKouiyeTTOOBJ/yCzGgYBYhgmaQ7bDuJkKJkDjBXHmZGGhSeoJvOtQ
HK92SQFP1OTTdnMSUMsPNnVrne2TyNQpm/kFqht3iqDT9Ab5FR0gvVsUpDYZDnD0dSkAGUfgEcAc
dTQh776sHb9B7OFC6R5am+jHIH5asklA3k7RT1ff4EVdH0QWjmGmLxtmS/2vQPnZ7SKd8tAOCCBZ
F+LQmfaN2fnGtbYi5B4SdC5DGFMWVhSqje5cs6Gzo3P+hgUiWLXS5JvoGeZ//Gz9gvr3bCq8iiFY
BCxehUbZ4hfLNzogOPmvtlI1l5WVJ01U2N4YVtCdzozOUN8GpsCaaJVBcfvU0m88ChzQtSA15zn/
OBY9l0tGRI9v46oYmzENOVDrvGQEPszYP9kFjJZoLjYz144KB9+/W+Gjn+tkRdC9SbfXjfwYK0AA
pRNNeVYmWPj50GMyIXyGWhVpY0DZJEbXHCShzrsDeURDs0Hq8qhYgxwcl+LgtrteRT/xx+KaLvF0
zGRERsdfyg4/tRkMWjT0lb6AqGtb5Z9uQw7Cvit54ImKzG9KD4GHTUhiWfGvFoyOhBeAybycOX/2
WAwcPMBAWrZW4aQ98Zass5NNBzA2BsW04z+SQALrsTpGVEXu5Uj29vXr4JUgMKYYxRH8IokpcrKx
avJtVrRse8od8LcDAM30XSO5CY2AyoOO09ghR/uD2sxAXthFGXnAgi4FxpBeX38ZcVKev5y32Y1x
N9MtSEKB5j9wJKsyWHVMg21uxl5PW7C4jysY5JGq6AxOiPnWHdNXg5Q100px7rIbCIDrAkFSWL1y
hFeLLtF4oA3udvWaV+KXh0NPoAuVVP/KCpTRNJZsM152qFyYZcFRwf+bb9nJ8JrG9hh6cWT7Jcja
0SlUbi2db++AbDW3nq4tFfUeOKAvndiJ2GEgyz1KWY56B4LruzYrgky/F0QCSwqRUSHSu5KJJD1L
dXbc+OwfRd2Ga7lxBG8Y/MFT1Ygt8Oaku8InjH07Ggw1bebgdrSmZCHsGefQaSylLTq7lcfODuQc
FAnAFrBtK4latl0RUBndF+20KV0t5A5Wri2T4iXnzBWFkr1bUzxYR26d1+QtXL7Qi/08wSG/bKnb
FHoqMCw4PBPfLSmvFoVmR1l3Yr5uGK5SI0QTKNSQff8YQtihA2fsVIcJ1u1kioOZE0fO+HRF59sD
XZT87lFAaW6L0mWwv/ACw7rA/lRPRTxVexp+aOCMCsDzLTDiqgSsW/a+Iw98xsM2Ue71fmakvAxA
gj6EZFNGS1RfbHrU4mGyhV2VlV42HXz8tcgVs57jVcrPhXrufC8kRaV5K5VC8djb98sMcB1OLhRY
9aHzwXt/Jo+csJG58g0KEkvrBROeVQybLzSBB94MC5xeSTO/MFVQ4ftxq8eRoPhc798JV7D1UZHY
HijdVTOcHPzzgk8S0Fk0HgrYIGogqM5hcGF1WE+/W1GbgZfCT8x49t6eapOpme65rlu3XU1AB0EP
TEBIDykszCADk7bQuFbj51uACnXVZ6XpW8h4tGrqpe8v48lA9T4yRJ42Sy1xDcWHi1UA4606vvwr
iBaByX6vnagS5Xv/unmoJ1vtmoShPJ0Ju4zDqAPbJjQtitQ/eQcZRZAPGKsAX9n5CZSoDbf+T3j/
557MySF6HeLp7sXtmSS2IofRyljF+hN6eBlDYtfazrVf8mcD1tlbKzGgb81FCFV5BKJhpp05evyH
e/ay9v7+LeXS3N1l14GAO8OUTOGIEAnMZ5aFe75i5CFplaV1oQfT7lGQ/8z3BG7PpbHH0XhKxHyg
0AxEdAmPenmxBXkd5tP6KTzN/UX8omlG82/YoZ0UGgjXBvZ19LkqwNFRw1naZxiBPerGLPFxxQHl
0Nn7gVqAW5SvBAHsZzy+Jkv9prLODDYfEkuDbGOpaXilGNCeAdVk8R7Rr8o6DRv8OSPV9ntYYo6F
b1kPchJHgsLPFbWoQQLKchw5r8OAeRle1Fuy7aEp/VabPOSxTBiGJuqM+++anLwrptCmrjrPsyBl
WshJWU5s1sW9nK8l3fLiGH50qx3r95ppaInSyRlAnEKT0YyhJKpMCG9Qy+hP6ub555AsUqlKY3o8
mDi+d4zfRlwxkNo8cDzEFOgZ3rP8jFeuGcQ6A43Vw+G6hMCpJwQ2aJy2+56iTj0L3ZJ2fCmUuLVs
1Lw5PND1Tl+HocnZt/ssy3RW5+CX7XYAcLEaD29Vi/z3Vo3aHSdOKL6216hu9WiGN4DXTJWHVWZ3
+Kka3Ndt8rNhoF+582WQ/fIXmbCsiBjFFqBiD1SCv47SyHWkmQBjIY9rFMUcfYdsDEYN5NCCwzXn
aEel+cmThIrLp5SA9JnSZun61q5TIBfiInoTuY5PPx1F+7SCSRe3USJkGqFs7m8l2Mp98BHMIEvk
03pOd4M2me66ob2M+DMIsEPTU2Hl4ukklwQz1d7VH+vC5B9GzmJbB22bbGrafLt8ftCRk56UpFhN
gOpD6w+poFYwhsk0ThbiHSDPE/zbWRwtVCuSW5sMLqCX5LMb04f3qTtC5+4lDHrhk8yVxhH5I+qK
tEyBA2BmJWV4a2oqb46/zc8sRJvYiSxUi3IdEoz9ERJI+SFC9V5ijNf8Jli24s1M9NUvU2SV5tiU
OWGS6y8d/TGu6xJ8wftLQ8obo9IITIusfFoMMfHgOyZG1oQW527jq90kRdoZzZL8kiFlQ2GaPlZk
RpELTRq1kpyQiZsLuxtVwgSRVEnwWcCMBKu40FCqmaugcJibLIge39ihBYX3bNmz67WhDup66LKy
HiQQqHnSCk9RCkiiGSpLPyxiNaBr0wutst4Wij6Yx8SUxtzNQxi6zpNTd3dY6REOk14hMfAHnY0x
xKK1c5aRIptiltyBRoUmvM090DqHwDevIkVZxUgTECabrOEYv9w07qLwyVPzwsDJA9IOhkQ5DbvV
hJtinv3rgxhTYznnzO4xVL2Do7AUpZr11h8eoLb32+Idhml376Pvo1b1ns4IxnFaF1lYcFZ3coSQ
sbSEw3TeeI5AGrr5p3Keqi/pZZXiKg1mlL/74i4JxD1tVYdzazmPVkdm38jOCKf1EGp3LO69zylW
ndkZLoBESGRxCrVVo9Li788e9MTVpelXhXykeWjerHPULLV8nU88Z+S0hUmFmqMTcrQdk6lxAtuz
y4Jywo+dcFqy1jq7p3oriexF3BuGDAWRWPRWE/rosSb1+bF3TitFnlv6VsPW8NijOw5p8X6SrJ/k
oXVC1Pf69CDPHAy6B+7y/iyOfGys7lOyYoSLBbqNQJTYo1mROBjXBIiZN3QvTNZdLnCLAvASnlAM
wJOGdG8PyqjfbFmvgiIWR+8s1qhXdKdfU45F3bkwmER1OPKglW2pi0tHHYGlS2/7ZfO24b6SOinF
DPPZoeZI5pALzI/GzNDi+V3fcIyoZnqeBQC0nhVX5OfoJeo2LLv92xc4BhW6qUclxrHGffAZIXR3
q3Xju7KnQMsLT+VivGaXZlTjlMAK1BQLKQNs2KeHU9Pv5iLdk00XH0MpXUWZ2HHpqlxj0kir0k7X
6c9TlnvcSvm1P1fSb190t1hd+obAfcmgs6LKpUdLoQTieEN6yRT6cYw6U1hJ2BzI2VzxjaXb0sL8
XsknT5EBPTPmqWHfKSuM114NL9tBVbAFon4DOMBENZSziz0oxhJQwGSHSUTA3nQxFvPuFo84Uj5w
snix+I2FKRl2WapChxSG8EJxcJ8BUIF0VmMdj4YP0ZUYq4hPcMUIXAZ32cK2RRM3N6NVhy2QrX8e
dkkIdL/T7tXPVsAk4mm0hPdXXODGfWXXWguKZbvnrKuLK0GELDr8F2e3aYJ6XCywZLgiYIlEeqQp
2SLOlaZvb57MPzEpuZ3vbs0nuH/DTeCAsLbKftsmX9bsvPljr5+sZ245itp2ObpDPf7XjA8Yxkxa
8pxWMTMOsmu3iDgR9E7Ec7viBhRqHgsVTNhxO6PmFzqfOqKxE+lxZF0Xrk86mNfeAlGD17kPW4im
2b5Lt4tCe20jlBXO5wzw5c917oT+THz6EYs455JwNAe1P+VQqtNGSLJe2lo3CzlRNzkBiQM4oxE6
arfdJA9xtRj0mwQpUeAWYscqaHoDh2hbZp7KwD63M/Z2j23rBMwc/qaOS/BiAZR4reSKJAUIcqUM
NQ+mstchKCEXG+m3UvnfVql2LcFrWtq/CrGRU2iSN5iCi9rZg4kJDS9Hl0urEygH2946fUG5yEr2
noyn0CvB/u6A9xt7QIJYKBzic2BY4ZxBCrFtw5quC7mJCPBcxERlaXaSIn8lqUUtRxvtJiuatO+A
maiNFDmbS0+0sGX9YpczQsmS0+ksQq8u5pcURO4KylPh45LqmRBXtxjYu/xf3W6zmXCfIp6evyOM
QIMulMJMbsr0oY2RkOZilj/triIu4teWCHHWxFIvA60t3+TRaofpA16yCE4Rr8cDEvPMomxzfa7u
q9uYk3dWlEYNNQHdnWX7DpIy78V0oQi02f6ai+jRpXLyaLjaOJF9pDxZRCcFVvqRAT+diFVB0hBK
wWkyubEbHpJGdFbPO6Nva9eObuTfreEIz8Y9lS5kUDOR11IUWw8A3uV6odl9DGXIRhoMSxKPeKyz
373Te/fL9OySM4LvHINqHESdsjepq2AEp/7y82EHbMe1EthjdfFYKObO94lrtzKyYBPYcR8per4U
TMvDggrvjpfaDIbv1rpuW7hmnsGT4QObPi3D1jb9nfwXYtcpH8eZq7yrbwHlVkAHiVFMWd2+SWNU
QYdmm2tJlAZFsVmh+gkW4TeX6JQowgVuwvOpghkgB1FFODOpjJ4ouFqGNGB2PuJkEu/fHi8a21DG
0XgBavHUD/qZwXODWN8ZV8mANCmmvZv4kak3c43B0yiCukCnhOt1NEFh4OKA4TtMgpWHnXwOrSWe
jF+FfWE18mCNStSaBtf6CcLMAsnWoXKXncho/9JrssJX1foGB6EhwiZuTrLBQpe5OIRH9RPYSOd4
ID4Ihmma0u2EAoj2RwmvOVn1NjvkUy51Kg8H7eDKCfIrDUMLQ6vKtP11TYU6+u3BVp3z/QvorXfl
aQY7yZdcX8S312HP4E+wnvOce/unCpM1j4ZqXqHbo+A8VAKK311Ml8PgQOS+BU1B18Pdypnh5DFn
nYnpqj4nTTTliCeD73tOMyzaMAwDVlUY5B8QUUue3F1H6qXooL5fwEGWd/HBeLtRcsXUk0wlF3UE
YEBOARsdqTuacMd5NqpnFtc/lUP+7MdxBpI4NcPfj5aEaZLs360Qve16jKE81BRddiGqXdMpsZsf
Fy0e/JgUrgI9HIm6k5a2Bkbpp3Ug6k+3MsELJlWy4YyP++aIVPFhD9aE/fgfd7kyvMMLS4icKnzx
YSv1YM1bCX/Mlnhs2ID9axXUxAkvQopaUYU6+0osrK1uTjS2z4pRjY/epzt4aJFnvzq7iXk9zqqo
Ie+onS4mRnAOztmZdKBivpRyhXsK2y2CyR3mOMGappqGiZhuW46YkBMM2c+CZgZIIGf8UPMSIVQT
MB+dP24wwH+ItIdO5K57sWC9yCldfWz6+3PIbgSp3GkahzsWmeu5vR3UgWFHMetCBGqLFbRjprPs
01QozTvFmuIB/fM58VO8vzB0l3a/oatFPRpMW9oATPGDByxytVt3jNeS57KvAfzsuWC46BYXwFOr
DQSHQ2adynFNLwijFyclbWWHtI5V1rhE77clu8ojJ900oa+3XaaJMXCtIfdrA7XEiBw/OqizNblG
rgrSWLb8XOOJZlW9bpXAlJjd9ZLtmEReNAXtdRVAzVb3/1V5onYH7b4qBAtA0B5UopoGURAPCkIz
HYMQvPwc0OznEiDU+47Rbqw3acEsE6TbRdJd0DlmjhdnLKpSdrdT6z0GL1rdJqBS/9S6MsaZOxMD
QOJap3wgxGW3iNI+5RzVmiLhIOrZd+1Vt7ElS+dYP46sHJdU0wNSNcz2Agxy0cTg3pQ74gUxdHzC
iRVCe8Ul5JnBWDNyU4xilr1h9xoUrcDsYJ3fqt3UvsJuBRgUl7MqWf0a3aNn9rzdkY1bKGaEhRuo
2olcjS+BEiheEuqI306xIJf6LYhi2hmVn0wgeL753I4IGpQW+BgGqeW23d8cxK7tSMvV82rj9KTA
Y47+znCLeHJV5bz6mNiYyF5OU6EwBBHsmr5axY8sHxkTJnKnLLnkjeVevOwEKCC2FzXJ/MDQjRgB
bc3DY68qETUtR7XOQkbmMAHk5V5EE35rIDdXmjO+/DkL3XhlAR5zBklnkMlXiV2vuH+zqFAgWyBL
evwoajU7Su3UlzdEqcqM+v1/0kgc2QkVsdR0gj0SD+5zkcpDERHnXxHuaOvMUXVlYeIQRfey6wZv
Gz5d/f5v2H/yoDYeXaRX4OinE6EzyTW8FWZWauKcZ7uHjnCsudV/8rOgm4B4V+h9elkX1k/kRKDk
sFZ9L9QaJ7yRwNWrO1u0YpLh/G5D3OBlCyNxeWGIenUXBw60Ze/0w5UbozsKNPEnJ8tGuxE4f1eg
FW5W1/sxQD4aS232T47RqUVoF2uEWs5B5nz6+45jcVJUyfoZw5JZcBBsUkh56fLkm0cNxgnJI4E2
yhXDPip6mzIsk7ywjfuO1eHWEPWRt54skjPzXre3pehWmbtaFmW/4KkojV072iUJI4Lx2l5wxwNc
3CiCG2obEOdjabbFKAdjOMc00INH51c+U6eeY1RtsjoxgNsiOWUyud5Y3QOOllg2gY6tfafWtIv4
1/RqGtwyfVN0480PJN/Utqo3BstNSwH6Xf8VKGZb5TZkliIzulDIzMz0FY4NkPdIznxLLWNF3Hf5
ZHGAL5VJIiC82rY7G3AysSnb7CkyDsDjnLmM4GoYGgEmUcf+jwoxmLsaSvj4EzWQLGErJd974Om6
vh/D9F5fw6WjBBHNmRTDEqN1NVhXzxselmHy/OxP8WPMCyKxej6ZFKOQYNC/Fp5ebThymtzYCmzo
Xjk30s81AXGOPopAKV5mQ6lymo9WlJUuWyLPQ6x31lsa3S9sisfaHzD0sMqm/XZ0pjpkYgFpP1Cw
b+T6OT14MIfIuMpyUM5WsHseKCwnBbcKHDGEV4nlcb+Ww6GhnpdyjfcJR0l5fuGkheVSkhFus5d9
IuxW1ACnJ1P7YYcWI55jkeEy8kCJfThahRckgf4UM8G9j+YiW5VY1O9oiBGxckYCq4FHTb1JEkc/
FhHzxrg2PCqfe/I2tjx/z9w49CuwPxLrsG3XzafqI8zU0zLX/nwzz5sKbMa/Acmkt2W1yExVz51z
ccz2VnDdUXyzrmD8JqHfWAkZ7gpiA2qjsAwwlCRuyAlMhBIDaadPJJdjOwUIUkGZo4qfZKA++kyR
ullcyI6ZlIdLJGjjTMLiqHtglpQt7d6eMqduC+o/r/Nz6oXIiqqpD2yN0aAAuyCkcFYMk5Hggkvt
i4cYBZ/982xka528iyPdlrYkEeuG+PT8cecJ8DqW/t23sp0iAF1ITFv8Jrv/6skRMqcRXQgdnk5D
IJejoYl2D5st4ZFT+sKXy7XTYQYmXnWzLf+8GUOZrQMFpk8Tt7uVzs3MZcsLvzBmYzUyM1VyCsV6
bvlHrG9iB8lkSMCdUVKS0LhydsznXPEiEBwzPlko/83LQdz+ZaE1bke1ggXGufpq6sf4xLQhC2/u
XYMfZJmpmO5G6AK4k63kdl3RCko7JQHHSyR33c8bB/xoj9EChzDdD7qFwlXOEjjNSF+y/tvdNH08
llGbdSIlXld1ja0RrMn83iH4ePpy9ZP0FuhWr7CQVSM2FxHId98Qrr9L7i7MgsZXqC7kxftB8utU
OjX0ovAK2G4dTGEvF6gtZy4gMISTPr60tbpck1dUBPyfsJWoA0PARRbSPiVW+TBIMEMUbF1kUdma
YQcITVTnPOhDLsVo0m09hxSPmZ6Ar6q0qyiilLlxc2NTrAPejopM4kxaX4RL70VdVtf+JCCwIiYk
qrallFvu9d5GAaqO8a2jwMgZqAQWcma92xvFma3FgoUu/yDUlhp/tsemYkecajc4two4iOMqWumd
3BK5PWPwTgKpf/d/2+rUKJ5IEDbY9Pn9IWMRAprXeZlgR6oSqISIREev/NPX/mAxAOboMKWHTXCC
5ES5IzefRPsvkdDFFphDUQTf0+BtiZ06Joxd/vmQMgyvmYXHdTTbuzPESkvXiHYN+wCspDpjVI73
X+DSTfeMaK1TXyQb0+7O8U0hYqD8IC1Lqq7i13tIQR3tse9HfH32DCOfqcSaiC2O3Nqbm73MDTHN
JN4daaINoemm2YW2+bm91LnYaNquXlUVwp0flK2uTeGboLvaQLe5zF5lKAi5LWfiza/QKD0TUz5y
OoET9VuBPAqjbGBfPO/0oO6snZTSnI8UmmOpGx48JeeLishIzWKmwpWrhRS5X18T/GAWmiAxEkgZ
fyVkqXB6FU2ZN6t1U4yvWdGoC9AV+GTDV3tk7p00p3Kn/hYWUQokISXvyJ55QuYXuUpBzaNQlvvZ
40aFsF+O9WX4OMzaG6It0YlRY8mTBMbnIlNhGIuOFCrxRy0iz2zcoCKPyOguieA07H8nu9/GDtA6
Qak51StxD2G8tVRUIBWOnJx3ixsbW/n49tq51/mH3mpNKJaRPUhjLXtLPGmS/u+Vhd2pCVqJ51kN
v0N4eg6CoTVKbrxOFnAWmWWPsKOdXBqm97SqXS4NGjikJI3CQ7rv6BffXotHMtBxPO3ip6+PZTPa
rdgABrho9G5DPr2llD7S4siCy4ZK6DLnwn2qC4RwzO6qk9MrmmVTEjEc+x9H65AkZTvC2VzRIgYB
KUFLA70CNQcdI4vkOy7GmktQGxxD9i3TcT8+iszKD7A+0iELvX1BihxTE6AiSPW3nPnkcqW8ahT1
pyrvdqjsokYF2ZN0Aix6XffDIAL0GLYkWmHAaxYbUKyZdMIBq16SlubtBfVdvR7R6FI4isF6jCYo
9ekoJ25RyC/PLreCyM+bI38rNX40pkcx62lKCwVcxmQlrQhqF3vSr7MpC3pG5KuM4mWsUTX8W/NC
Ny1IdDyH7J2rpmSiNaVYE2TM0qtgeS8Qsg+qCMMnpe/HB+FSskTXiOrkw7PlFVHkI0D1Xbv0enF4
QxkX6b+T03mmPfByux3om17hu7H6QQmlSO6+wCJtPARkhGt8s1M+9F/Hog+9RawrGq/hbteAjH6U
+MIbTBVuswscKIR4ncJZNbSjUFEzeBYFaIk+X/cIGZlsQvj+j3kFZ1GvW/6MwKeOO5weoadrRzD8
udlogvAhqj9TqSLmhNBGR4Dgup7rWmFtoin+0meObg3KEAyH6Us+E3xtayvDSDnHw5ACaLyX71XG
t4bT20F0W2kyUFmilP8s7SZL2MAYEYboPOQuWTSrCOzMvQzku7/tTxr0PsQPDsTOH1kCFKRSjjD+
wx1141120lMecPNHjJUfVaigIuxXKbEP+jsSaagCDgTOSFA/V7OnygwUM0XT+DZcjMFxlcV6t70N
Y/HNcu4RvOa0jhruBBRMEOSIqcp9MPHae70uinCrd2LHOipsgFE0YX5Y/McQDjHwNdPAzdDr+deO
UftH9KpwuOhVWJWoiVd0raqx/wCyf9fhSdPJwv1TCK3Uf0mIhX/CpaxuMEpasBRNBEU/WH64sI8R
BGiTUqz/ybzCGUoEemT1WssiH0URCzea60cDMxEx8fY8f3YzJY7RUXKaQxGwt/SCvK4X7uYNepXT
w8tVulrEhEn5qfEgFFoGsdZwcNAELpH2D8+1H0dJgyAKdU0KbFMcUj5Q/vT9Kj9HYWx4DwFalBso
nw8F7A1BkBlrd1jbVGKJ8u98BLX3vyTYv2LFvo003lNaoQEkaWKY5Gk8BmWJ51wfytrSuLOhgq+V
7qOIQQDvyfxOS+CmBA1hV0mwu+72jyNd/GjYfhbFGl8xcGC7aF5rNFKYjsw3dvoCGMv7fa+xcTZY
3bhhokg85Beg9hLSy+8go+oTS6Mv9qSW21ZkQE4Atm0Vgz9AvigMZg0HjMqqoKMalt6m2FkRUVHm
+O4mPTVPlQwIOlSRyK3BGLz5Q8q5a0/v17tKME6khUq+9woRkY+eyOS3wlh/W04jZ8d9KzxZhUSv
xbi09qpo9gtUdybpjMuoDY5rcQCcPWFbFEux9mC5CFeP6wqTycVcUyl3Nz9hejPUFljD/8RAtZU4
XDTphYGbgL329IGbYBaj2IYsbpfHQsBaHqfSE15hiRo2JQONJjE5UQYRE23CRNHeRczSxFII3/BI
LFKEgmThOlsdBEkMCl+MQFBJS8x/oZ2gsTOv45nhRfEvcm4Ui9PkuMiitDyo8FfjGb/KFufUMGBs
xbxyaujrDXC1kg0eiohVCZip0T/s8CDaab1YbQkqUF+oU4JdrChac9mm65UJEt2drV6T1ht51lt4
9w9NOspYDKl0sqLHDobERjoYqjMg8ea9062y/GptSqVRwdgq/q28Wt4swZqF423OYSbj4Q+jyWfG
33gTv6d2zpAssBrxtw0FoLbe4BY353S+EIGJCE+QI1rqAj0vKHi3NVd+566GeWCUepI6OEtDUSyo
IOomjbW+U4GkiwxplZsColct1ttpEylxrXk1AmgkeF1jZLHjDez26GTOdFidUwLy/cTVL1i3hBPf
gOI0ft97vsNhGGjptv3+NTDmEMd7SvbVUauvKLdMuSHiCA7qxyrTKFFWKpceBq/ctF5gJRF2KPYr
NU1mqxpAgd6oib/xVHqm/ArnXosNAQdvste6F8kAVUZ7D/eYOvwcAss1+Ui5v4t3x5My61iOFo7j
iFFxfjHDNZESBAgvYRxSi+zmIXgnrpHxyUmdzTf3mNdLv6TISxVbJq+hNpVF08imNPC+VZACqHu7
uZir1n7uoA2TJBRX2TVfKyY6GO80vTvmgFFI781oU5KCLAa/vZkWq6rXz74/p/by5Fd4s+HQ9XoN
wCJIvXY3p2OMrv4SxvtotafZYwT5fIHT2PKNNHY9XwTC92Z1dkX3r7+gvD03+v/G8ttnPBlZgKzx
7o3g9yrqEQAR8soCT2kZEY8ojQKBq+GYVqmyWGgvCgEw5U3sYC4D5SR/Lyf9SVUPE+QvPwLUBdAo
TRYuxE/+rcIXkcSnYOyjTG3ljdoF4olFGHswt8sK4HSiJgW6ZitmApOEFYXkaXHq4QhyxMvbSXK3
+G84OB6yho+47HtAg+MpwI1NLk03/TtA/o/ENTi5j/yxLAvZsVuMIEF2mXAi5fQXDV/x51nw8BoC
kNeHZX9sYCb1cFdhcuUrnmOIBS+LZJ/C6Wnwz00Mip3u0MrTkVd+upIQVBtSqlHMgnV1MdvwvYRN
yQSIo/IHSAX9H4BbmPcRD9SU8jqnzAmD60V0oNVFRifG2J3OHpCLGW3ajWhVXbh699rPpTwhA8V2
zf966pl19Vex/6GJoEDJQYS9pIznWBo63uCYiQyPe6U85Nv48otUGuGf8mJQ1JzmLu0OMrQcywHa
e2yNsEIp8zYZ/qplNt8ehR9N485OVsLCj+u1XJbM2L2aZaBLB17nbTIcqG7ECyrguWwM2I+FyWtR
KwSxJguYE3z/w1ysCFRHeSowwmsqxKoKJVbkHyXFsurrI1eajLbVyuVUR8r3tdKGCdCGDhxexsEu
YAHZ42L0YP/bKTEbhG3LQ1dP6FGB0gNQKWXOuv3gwuEnusORAqK/Uc1XmSZGtZKn4LIbnQDRsmfS
+nLwqMaQshEp2lx4soe8pppqtl8qU1cQ0LUGCq85MWUVqYKP8spNTwjF3Kji3GB7TrMiSsh4K0Pf
OSBgPbl9ObnHngQR8lJLC8u1r3QbfW2eJDWjPpVfhhMTKeZpXQxrveEDP7zE4by2vj+PHZadV74S
zmN3MsIP+4EAmT/xju/LwlG1w9Xj7T9B3vwV86ZkHGbCU/BAyPtM9bR3eNvTgFowBpYoAZqPfYuT
Pp3CD7cYNpmIN6XusGYd3DQXBE2J0BKPmQElsY+p/0jZ9993XoYF2LiymEGYHi4t4IYIxkV1KT8O
jYNLp7ldqVvNLI8HQpR2J7J2xQDIkHN3RBRNQDdlwLQ29VmNzYNnKl+dg+nwvhrVEl1roJcS/uQI
14KfscO+ZdkTjaZguByu/d3ylQBOtE4u2eiq78zMvQ6QG7JeMzAKWVPhCIwc4nVIgekPvozLgK4e
8ARd7GkWo2BzHGVO1UYxGcmYxDo/7ZcNGMRcPclzpwSMWiWwqch2d/zufQkyJ1QOsGRYZu9XlY5S
7y34D1BOc6/NkL7ATaloc9u08OXrTWt2NFISbHvgpKtwwj6i1DmIPLWaBQDrf8wNNIt77rAyntZz
5ps40fkKV9Uv8Ok2MGAKYBfEXAVhxCloyLLtWFAhz/PzFb9Qo+UzFMeGsG4veEjGqm2WmaUspFFR
JVmVaH+qcRGKpcwp1c/Jpxsdi3wB7fqYn+kM9LeU8kkmx5dA13enEbJUgjwT1Ei8o7TSWPbLg7RY
iEKKtwNrZgtXYMM1g2Tm+EdFuNYFlGmVOT1BWYmEs+5OKN1EP3dox+O8t3n7Oglw1H5GVydbqXFK
LqzGqX1STmo+Ayl/rdZZsncxbjoS/EfIPIbI8izhoJ9QTV2586Mh6FxANoFlW0lY9dRYDF9x/Ti7
osSCzLEwq1M48TCsA+XD2stnbge5osFnxL8B5MF/CTxYHAQqh7I8OX/nU3fLkQ+QOHEb8gXFOycl
KyXr0I/w9/f8IJUjOvfhACnh+G+P84r//Mog/5TwPToT88sdqiqS9Cyj8doHX0cFlujobKXF8czp
kebjsbf7Uq8/xPnWvHezap3wm1Crg2hQJYPBRX2FfoCgLlNWtG935a4fNnABEpAQL4pTbqqAmCsL
+YWJ5dQO6mF2D3f7xAaD4yv5pzgolAmDbi3eTQK1f7hLEBqxeWnz/jEkgwp/XxUvsFTRnbN/UcK9
P+t4POY7HOrUbSvEuzGcR5WHwLE/w9YugVvRFeNAKw0YiuUFaScpGbrHOlAa1+bZlTx8sGervxQF
EBgPG1sfHrAT3FRQvlm6uneGe9jrP23wzDMdTPz+C3NjjgLi89NCZ5e362z0vTY/nh35YWps5kkn
RflDLJEW3MdZaNWNh8rq9hd9dB82GKFUjZj3qzM8YkHQrnrGNWCd1ra2xyZC4R/1gBZrGQfnC2qY
0B5Dj6WGNvMbxJsLVai+PruHo2w6Y6hbc5N44SNQYdA6qtxa0nRhFE4W5Y2FmSd4TH4iAnGs/lpv
vadogTm7HqCcrQUQOs4XUjBvnAKWeUc4JtomBq4Ebw7pQwAGOElIYjFc1emn/M8VmiIyEQBnLcIM
AnLrR3znAgW+99UweJPu9QXWJGwb0dQVNmfPbmbk1/6+7dtFHIJ4U8UL8P2R9Mu7yk9Hou+Xq4cl
jQFLxTs8AhTZ3TTH/p0aPfBjAYpJvY5kxOnNaDJyi/nVZ3XjKvSLOoOfA0GgsIPdaMcscXG3gS8H
Fu9Akpp5aQGpzgFzuDuXsfbz5uG+eu0zNCT4TWCkOMgTCl679xL5Jrc81GEI8JAC+j9LoqXZbkEG
Safc1tf7z2nVm44aMht/HfYdknpF80fbg8BimRISQ8OJ/GPN5GmDp45sC1DEOgWGeZyDHII7/UIN
OpOEwRaWz3EuaOq/a1GhKpctXgZMBMuZSHmii4pyvakXpWW4JUXLWuIq/IKBE1RnxJaTWNRY0rpj
LvZeaPuXKgXpoFUCvUQJk/LgXG3C8c4m+YxW/yXHtJleL4ncx1xLpRylsJgTFB3sR2jLjud4VavU
iTM1hIQXIC8jRMVAjXGRs6fjkO2oTRWBTy2JAQPg1dXkrJj0fT0voN3eAH2UNMkvK9GGrBPybKma
lbAJUBI8tmSF5hjlhX6pWevWPP7fNT8i/jdDmnr/VmtrEDwVJy5ydibLkCITHNAslAQmRZUz2Gcn
Dy1Cfpy+6Y7PWJDHtQnKbssYiVFhgYAxaupMH2NVzGJpkoBDEL/da+0BMow6pRSW6QgIUHHvto2h
gGpNPqJ1Bj2DB7GGxiQ36UjZ2zqOr/yMlBsZQdKdf2iuyrf8CTubzOzsAHpc3H+i9s9RvBDL9PKL
g9KIzfN7OJIG6jzDkIt3Wlyv7ULBEEZz8YEeFlumcJL2g74B3CCLGPvJOvmKr1M4OnUlZvoa6QEe
KKKyf2S5PQPB6ESxVsbtyBuAswYiQ1qki4ANb7cZO+3F8D488KKsWcBMJ7NuCkKXZgQLTIWNu/Hb
AL2kepQAeE4Xtag44EVIWg9RBQGJBn5I67dM3MEyUpf+yz+N01QAryC+o2oUi2vWBRGZMmWzcH8b
kqcUUvo3aDcz4BYxa5b8FY9v/baeBxDH2eHmb794jw0eeSBpB4/OYbFVgPFyWX8rrbsSjQ43KnyZ
7PzAPHjbLKWJQbdP2Bg4SIG8irIjTr+wISmCVcnouACUrq6ne1qiRvbBnPK/1Tc5AzV+CWwfOVP7
LVbkx5g7/JCXXHCRO1G8zar1RpNfy5efUvp8xUyGJXzJhGn/vAGSHReOB8Lj4rAYPljOfm2NayXd
AUitsYtIXdms3UWzTvk7iW0mekSVJxZUht2chJ+PHM++VG+G4WYRM87hhKlAIHjW7Vy+X4VV4Mij
4zDdLYLYPyq/pRvuiw3ewEJdBgnow6OZ8JLlmfxb8e/QCf4eQaS2rqjNb/+RmJTS5rnfULq1S/A8
db0RVZ2QrDxYXZ6QKM7Jmf2AJEVYmHXnn3BR1KfpVRXQqoQu9baoX5ZopGugVMNJvi4CjRmGacAp
XX3i5ko9SLBxdiwaSKut04jBXHuLqWBOAsBrL8EdthS0H4an5AQz8Eb/zsAPokLhgVB5SeXwTIYr
e9q0vTYJ410QR5ry4VjNVnrsUWUKkGGmB58uZOcU0gcNhPDQpiBIxZ8rroYexNfw7+VfZ0XYsgye
8M26lIsnPUHnBsxbkrKFI0erWUlim974puLjMgmJ0jbdzENsF+ipIMm8vdCr8wboyy+YZOZZuRQH
qcy6JeyjpI73fMv3Alq7OvbVJoLGC5YvGfzAPOdP2eCIHfH+jfXMbo94N7bTeokccnfGfvWzmBTt
bJBN5+nNGJ6gLxmRqlnRYLBsGi1f59dWcV3mwe4GCQIAHF6Khvf9r/STI6b+7Q93N3UXDa8nY0Xi
rFLHEMBY7gdzb3CGkaZU87EnIsilxh/yeNefAzTryEfx/2LXBmOz252HKi6YPLQtbBPViuXTwUav
DYaTBf/KDDVN/dL5v6Nx4xT/jfmbZ9b1EJNn3u6bt4J+O74W12DEH5EgCiw0dgi5OnyvYqUGYNQK
0ZQrhGcV3SKbcSuSnW6QpJ/APXTQGw62OKpG6tFFa5bha+ydrL9lgxwp0Z9xiZVpb0RfZUjfGLvk
td351OmWdkWu/4GqMKWlLwhVt7n/2YcY+llKi6erffaC9Uug/3CHT9NT9KzTeapHSg9PnFnpxSOJ
7XpZ9lLnew+eUEg5sSpKPrfEb9Y1ge5BUjFkupTR/sdOje3Sq7excOVnpjrouxdqcV5/mEn2QXbZ
Li/h6CmdF7l1vYL18REAIQrkimoe7lfzuuAoWo7igMp0tLC+6L91zt+u9jpSu1aG/bcou972xa1F
DJVzS3XjIzpluYzoSCvdrdJZHTbCzeqLOy6qodVfPTHYVOqsuT/c8tEKFC3Gltos6qtejE93etqD
7Zza7mvXaL/0WMn4iEXX9hhY3xwCSLsiSz4mQRT9+NpEtEzuDn4ZhjIUHA2SudkujiPuPF0vaseE
PKU7CRpFbSWwfe53VCvfmk48wJCeme9a7YJq83jsw4nKHyLw3BuquWdBjlpak0CywefSpSmhPP2n
52zU1PxRczH2g/8zZOY2hCgzmSC3p69SINwP20Ka1cswpSS+9xTLsVBhMZIV2SL0eej9T2Dhf8iL
m2Ox1+3ZyZxv5oKufgIWtaEDfQTCKd1wZBdKrqDm5J3wWmonmWnYs+DgvH9Erk2J1y84h4Mdh76f
Wqh6LzV49xL4m+o44vU6onfT53qZ0K1Y8GK/NPczAVnSaHam2BvsBCMPws3xTtzwRuO+kKZ5j4cS
l5wuaJ0ISvnz2oOSXcB4oxV3XQoRkB58oX+g1agCCDV+uhcosjem/4/uXn2zGdrwOPOm+lf3ZaHZ
eMc0Sc28SbIwjUuOG73eNmz0e50ryt8Tc2CWJPz5Fos+PePxhZLHhNJlNS8kYEQc94th/Lk/PDWO
joRo/SqKDrFV4SDifjhluCI0ikE6/KlAoMcAlgQ3MLDIZl5XYUrqQPiteb2o6hswlgea8J3Wz55X
i9mYMltxK+4CmHFQ2ETSk00pvai7vVo6/XMGhMNXfHJ059vUfZC/AFJGqX6UkZZFKpuAzrCHG8+L
3ISRs5Jb2bPNex+uQD+/N21pn+hOEjCfYp2IqBKs++qWubAXY/gjQK0Oq+u35vJzr8qvm5ffc5Ld
RwFA3mNQnXkfHYU01++O/sRX6bxCauVJ4I8UtxEiDT14eAhN7eTx+m9ydqpTJ17CQu2Ebfp7IR5p
2eDWVxKjFUqR1t8+fRxIivJwzGJUnAfAl14AxRbjSX7GuvF8JCeMJyBUystytpZ+MP4ckJdSk0gP
5tb3ANuEJTtsk0kB8+r1jxmXTxiyQXpYQ+sszGd9aLOo3sN1urGTXH0oa+kRLCnupADsd//4zr6X
wcLJWqd6oJ4fbRKhBDDmg9A2tQiv/Scpc8jE+SRoH+Y17IDSTAPTe4tkH9jYqQ9o7G1ETAqwdpEr
QG67b6LIlGfCr+NsjJxryMvTq4pA9KJjn1lV15J8n0JHVc34iNsAWdMDQx3oq9+CHTDq7gXUmT6V
Fg0fXtD5xGf4l11izinyK2D19Bknx7hEZJ+UAK7eTFN02pJlS3Cub40QePRAm9kFSTcUFzz7vmlo
PNUZFUMSXhv03NNboyAWVtor1/fvNEIJEbNTgbIKkNpUAsG+XNRb6d1+r9BSrjPwk0ifKDIyIm2o
iA5tMgOmtUri5OTjqMreRrxioTs55X/fkKrCXziHdCXJzr9ASZtey07uyhjcBCVHN3iJKX5vFXNA
TinnVHlsPcaKkcAzyhLIIIpZluAvuXYhotX8Fwpe6JlLeGlzcXxLPyVCL/0iqVIaDglIssjOCGiF
KmH2BA80lfRozniAN+kTj2R+zi1PEN/ecuAHg1+l4fyuBTMOvbTjjYUQqk3oQMvUc5+lStcE+P6r
9b1X7uknYbzfUkwqfTDE8y22+pb3wbR6WcW6KM+L4mi95bEBhYShJfhNdL7OnF6ipMHu4xI0pfhi
EQbRRQ9bF1miq3lSiSXDF0SgKPBvmeuPcbh0aq85G3IplIVwb09pltbdMP1PuHrOjZvZw0iPJCwa
gpTE1eJdEWq+CC38cDLGBs6dATPZJWoJ+4uTeCvp350L/xChExYOzrd/tPnTF0E13Jsa0xYJpMSu
txpxT5He2bFz626JBEdROTGHYQGNsLVBVjjhopSmveWSnRrdxtAXB8ZStOjXWZPTWcRaWfyxCNoX
qI1r58Mfm5ATt4csxTetefS27J85gkbE42gPfselBQch+vmllgafTIwrOujWmUcX0zpkThvwPQVB
ylBInnyqPBlvRRuZNOTIMOT8lIsMjQlWRhr32mXxfS37a1Ctrxfv15aLtMnV2GAEmhOXFKx24Ibv
4u7GRI7wHEip0ifEX8ZY+2+YAsUxj3ptIjhoHan05EksXldVsZKI7a95hT0axTmtA6LHqwyAX7z/
U2yNBQAeIEoVQcEdmbGkg718WtB5kjGOXV5jrYcdHzb8eNllVEHACVKjXycgNducUoIEZGfHi5F8
HzndomC4Hj+m9QlhD6Shxq2nKbnlnpkr6nmOJdTY6u7gR8L28paLW8vjD5ojU1i22Ns50ND8ZvN8
WLHKFjuyx4rxyXWTGPHCdQM8gLiVj1O29mrX7au9cytvFo66zXavn74duwOgFMPAeRS+gMdEcMjw
1JOa3+o2oLXWTQHv9bCmRqTym/iKEUeUscGWBSRHDTHUB0aH+daspf8e/XLu/jjRz5KQjk99IMEs
vP8kxQZpQhVmveYUcaBkckvO4evWlBKDt+1LUIH/x3TTTnSEhieAsj8iE0djYavYSI87u0DtSJC8
qB+QeVQKOfbjUHhGD91xVwu/WP5LnIlXZ4HVjrqPfMAIKAaMjImfA1sOqtQjc4zNVCpTR+aAr59R
LNtGdsMO+Q1gHJBYNfJh6Uua+3ehj8BLBl7jXQ09jnplaQbWt8mmK5HzCKHVgF8yRTi2hoEQ+U3x
p5PQ+x4jbdLqnIFIehavy5QItw1p+/Lm2voXr8A9vic/dLVDjt0wTZ086+KZsJve2Ny6+yucdKX8
rLUKNHgw5M1tkZP2SmwEcnU43t6SqtR9lhcBtIM2Q/iztxsoDGiLXrTop2vcsy4G4j6d6bAqma4D
oukkIoUCFp0UQfTShdUCl0y2x5o6uGGkn8Sy21lWBzgpMUuKrAhLxqc+2wevVXAwL+jFtlQbTBtJ
CANarSz7ZBnzipOHdHApI3LNdNSlDS34W2kqJIwAZLycnCn+lHey9jxntDtfDtroH1o/dXtcxKki
M5Bc8ooCJ+cXU0jCPxhdMCG7k/5a8f+SBgVPrBeeFZu9NZxfUJiCp2GVMhCwC9e28mEJn81c5P1k
0VuFnviRHqLo4CvsiG7c0MZx1F9d9kM1kIb5WnwX3LdjkCEAsbtbkfX0yRO8JSOtyNMVerzvPJpw
g3D7oBio/1LyXabvdBKZhOydLqLW2gnPsAdfLNbEjWY3yhx9RjXatXT+CV3WugoDatUMDE/UQ9Pm
q73Upr+BWy6Wmmz2mFE5uvmw1WtwqXQ03JHtZxHsDGzoLqblOe2Vt/a4nvOyCQhCgDQ6AIq0NS8J
+Q5dFKh9Jomn20JVVg/jM1WhIymIpXnzmZsZnfwLeEigGLvGVRhSQ8A4TuYDcs9kMRqjCnmoZVdU
wkYZXhui4yAtuwC/z5GG4ZjGwZDZLV1BMvzqcW3zM8Es9Smp5gUEU9CQYivosMnZKOilGqFmyS4r
JChi9Gt7Gwr3IP3Fsr/4TfPI0nHxGDV7uESsQF8w+NHeNwnd1z41KPkMH4Uw69hTkv+juDO8sdVO
VL7TFPUalaGjlULF7nPsC8Rzdd4o7qtQLyhXQZDDyj/eM/L5uR9BaygNzj7d9NALH/5liZeWj6/7
uYn93AttK7Zd23Os2yJvoIHfrpQbbtemdI3EF6gIYVf2L90/Q9/1F9bZTXVcU5FlTAgIb6cFqif/
YpDzX0z4ta6aKV+huRHcXQvZYgEAVzLrnFHF/SoAP+PtANmL2+rNWEpwm0R69DIo4PSiomRxCMlQ
xR3uT6Ml8jo/gYMMutGP+1O2WMjCyWxhUWDj0h9qH9boZSk7a+XJWDSzDz9JKBhnLinT2zpasIOY
Bwbi9lJurFejeYmJO7o5GmxgCjamiYNqhZXq+3mdDBD5Pjumm5XK+GYOWcGO01Bu06AyIuXWACY6
plM64CzxG4hBbF9BYtXDAgkRA8+mLW5bl+Y2djDCiDdU8k3o87q1WumwwTT0zT5JMxN271iV5NPC
VYUa0rQbEa0rBce1ifR58Wp0OZMyvHZwWIROqxnBpzwb7LyLyUPAaKG7V82lQ9/rNKYZr4+Ln1Pi
7KpfwAAZhrd/RhJZxHhNwEZojam7gvdmSGScXU2FLhg4cFt33RLO5TshXKa2fvPLBBCsAbl3UYQT
nx8mjrk5atd8n9uiZUf4NFeD4xu7v+Y3HugX+qTN4vGksVUOmouOWS0QpsM8ekrPMu3T1UQJFpFW
tvxFMwL9o+tS0YfnIc3eW3wVMIZ1neAp0EWzfWJRGma8Fl8k6SoHBxnhdGlaUYaidndcnQrsPbEO
49kufUGBNeammyf2BxUjrNfkxCXSn1I9PZpJ9dO7A5zGlDDtHJFpRcOD3aCiwa+haXXfB99nHxFJ
tzQfkz8gbvH4FaQILncEehpjhwdpG/1ob1zOkPVB3YpxlsT8bRwZMbspc0uHXI7BvB8jwOGKj08i
TFfOOQX2071hyZh/ARr0WEn4XQ5/N9GUYUP+2UzwRUyrfFfsDLcdkl5jTmWfk1hy2pWUagwVVXAg
cfJtdx+c5KZQQJtI1zdY8le9t1c7t1Mu9MglorF7h7IuC6c9tluvmt9hRpCjLBcep/icLOCjFaAM
8EMiWmcFxm2bYY+BU2F9s4kIiIX74W2BZ55UMz/r6PgvgNDhA453Qwbls4LmMdojHuhjkFMJm9yY
Po+eregNNEHUFjPxov3IF7Gyvk0K5w7urGYBNFYK1DCgRn1NK89FUvMfLffpiVZ6NJa4ensKxyAA
ZPuiZYdx7yiKWa4+TT9F1pdHA+ivgAGLftG21oFTrkAqsvy7ANKQkvRCVku8XHZJC+6xHiLWGf3u
J0AptLARPiJziCz4LH7Dx/mkcNdO9/VWdyc2KIoOuZFBTJpfDCh64PzstJ7SPO25S38l7KVfDEDr
NU8aRBtJfMJ1wdxV2+Jo4sBZRJE78K6LeCbiDC/7993wSo9is8ivTM76cRJIC7FeohZKOm0WoMfX
JHijruZJXIGk4ap9xbbbBeBNpyxhk1SWyXD9ALlDvR+FtnguJ9TkTiigoduTfe4BGdMw2Db70ge4
Skb6tlgsQ46AGqQ1W5TM9fL5J3AlhiWaf/3DesQpP8n+QZU9Hvt3XKu6Nn8hcTr/GBc80Kc3snF7
5EvJcmPLfEcyxo/diKmOvlmXssLmHbODyvtLiyYzNIdCv8i1WsEW6jIoIoaSoGnly1siTVGuGLMd
ZjlHm3aGOEE3Bq7JTTasQJWhzlNK7wtX5La6ZjjXjSe/or21LjLB0sOmFZeoZqwip1icSUkxS1pf
At5Lc65N8FLblnvAh3bY0SE1zt/CzJrX1V8WESglAemyrsBhD45rr6s4ciRcwq5QirLR22NOmTpa
+h30Mlqw2BF3xANg94gbnPXWPn+D63z3dgmWPmYtOq9VSvksVz0LmmcUIZBT0dvfU5bf7pn5EbpC
JvM2cgZkJJioLpoLdYCLOlQ2EY1hbqDrMAm4qqCF7MhTwEyiWzJ2RD/SylnAjK7P7eIuy91Ti52k
pRE5B6Q9thC29hfoSNX8bVAYmB43WEthv2bLBvsll26c5nnhqlkrEOY8C6ZK1X4QkJXhAU3U+WmX
XyGf2j5xL/KnFKukiL1+Z+g6SJkVGxcF6yVrDPfg7xay2tWbLj4ZRUcoBGSgvi7kS59z21WiGJHe
NxaLeG9kSvbxNzSLXWeLpNw/5S4sYG1W9jSs7fpI0yVnQOUqsv5dRDtTjuq6HLk0FkGiBZaKEDJV
vKwzoDxzhNWX/4y3Tcf8s5as/lv6O7ozt4oI+AiYXWeSnj92Ta9JIuMlbU2WrhRMUTUe0FT5oOQB
kZ0CmpTlZyqG4MxMKygzH8d524q6NmdKKCbPzQD4atIvyNHjHRBf/aSpPKamcwa8Nlgi2rssaAEF
yPJ5xwBlS8hMrwOUlFxUbn4TheTd8hpY0b+6ZFYcpijhw9qDz0EhJP/MkXJJmxeg33rRxeD/INtE
v6zoDBkEE32oCJMnmU0tip+1yS1iHitWhxTC8O5xL413fDHyEDYU0iAhCQARByMGMM2vL4PtEDBA
Cy9E2rIARw2e/TAInAiqyX1Smc7cOVDwIOI9hBov5dWs1HKyb16hFfycj1kjsiVnmZMRcamET6ni
tCp/HnbfxriKRYX8UUpSKteH34ZH6LRpvn3bBTfbrCNzQSxvvus+eeSQK9Sb2E0M+oCvuTQcm6a5
gq4sl0JHO2gp8on2Fph6S0D5Z4dCvb3bY0LnFlCn+uMZBFpfS+gJ/+By2CuFVqoOs+ig+7FGeGXC
odMl2nNY68xnbxP385TZb0yaDvwF+IZu1O9ZrLDF4MMzTkzP4Kmf9OBdWQ02LOM/NZBWO5+HZvy1
VXXkWet3vcOWACyOq528UIMllgyhLU8vWzJazLmld9FHR60ZxjjNFWdgfLoX1T8zFmD/H3LrNNY2
xzROP66PlxwxDMaAXD9a8RXhiGgwZu3TbJYAoZC8jjt6CuGi5H8Ji+PhKATkgVH+4y9td0/0Shmb
B4u7IjwYwBzE9L3Va3gixQM6UYPlBDNJWj80lTgxwP1rwnXXyKl3gQ2RUIYrpR+C73uj4jFvDISC
ODorBebggX59Mmiayd/jPgcmwbSCoYJe7i/3uYVw70Renf5kHRqkzQpktxQWn0MGWWCfFWZ/aLfC
9H6l3VVOpRRFFxCgdxK80kvQsCzpahH9M9X8WTkj79E1ZNLdefcgWiE6v1aGhZSYRCFHJX6LkTUz
OyQnZ+sTuzgDHzZaPXY0vCi3DxH4zAyXiR8/3b3OTqJCcTTfpH3TMRkVVqummlyA9Yh/sCsUNeeR
6Nl1lxzt2g8nWYRKpFwWhHuhRF3lGN9YaWQLpNcofKVxwOHmYIHt21seF92DqEMFaDxOYqIDiCd3
wCSXJoeJjxtIEajOptcQ7MjomOtJC5uH3bZHyOxZAeIUtVokCrXF2KlDDnm35BEUNzHHPStpobuK
j6MTBU9XF99TvBHDIGCRIhX3LuFDmfaMt0jNXZNlr7i5VMWyKuoZ/p7vPTvGkWFob0UGiv9zxg5C
mBkMRw0AK6N0u+fIRvoWbm919KYsNaTwW1IfmRh4kQshbs2FvX99xLxLlLLc24il4+pT/FWiL1aQ
1Bv7sIpeg1O+snKm05UTJYNr4Gizy7fWRiTtqZn8l0e5sBGa5JZXzc9b7sagzxLuVaWVPORyoJe/
qZ7kL7ZhoTK2O8RIl55zk8CDpR8Tt8o7B80/bkpEMUlrsc2Z370Yp8WY6AAUeTqs/K5kRz0Gb8XR
t55GKi+f5zzxiZvHGnpyt5NXNaYZAJue6azPmAyPjai7Q7OlgIHhfcaotrKdGDFO0VtxO7yXJxqE
VdxpFBlHayjiIDpFFYsabKVmt+AK5qRlKNHP1ziZn0Jf2wZxEihTJOxu65gbRnizVA4WPKTKhfdZ
2xJ48jxZcBCdENTc8Lrk5XC39Kxf3iyHTiInDpDCtE+oHgl5Hya6yp3IFCMBzwO+aYqU+QAmCRs+
wUnymktFYWJj13ZhTGZ66brX2niEuP6tQkC1upJvCEh7AXOZXum2paNr91EWk5niHnVT6ju2FaEF
uiL1G9W25ktF7q++4v1q9NPtpG1vbJK9tc14sVyTljQUer6OIS3wBa5xUCySmtaL/LOWm7c50mle
3aNph1r8xg8Skwg/365M9bLgWFvMtyp1ZkcpNPoUA/64cCocBC3LurZCceZoilFpfbEFyKv5zRG+
tvkI7tgCb1TYG6BKijHu01j1hsSR8taFmvJgBpHUabGF/Krh5wEoz2gSsvETjQ5YXJ61XHX4XSMr
Y7x9J4ogTpgVbnSaz6ay3xbQxRS0SoAR55mg7DEEutSoezyf7Cp96jpmbOoA5rJIuSNgAekoNWG5
f9eNH8K46iwd5PFbV0k/1Qokh7Eoo80ajGiz2WFrIA1la/c4oxnoA/PD4k9bbxFT8traWsandy6P
DWd0GQKz8lUqsanoW3m3dOjGPhjrXx6XErzXe76eT9io616uQ3GdMunms8QQ55InP/KtORjE+lpV
4DtMIonQhXSLg7B+0JXL9DIVh34KkiRNG/weV+ojeG6wmx7a/0td9QXwjjj1Al4Kv8gasWFVutbP
UdFa45SSW+cjHaK3//HgMY7arTAuetfBsBqeDSYtpn8lv+5KAVaLcu6JsAsWCGyev01IrEjM+qx0
GyFKj3bEfKAjb/GiWdcjRSpt5SC+i9KTrRDrxf4axnv/waRpFMGO0KYyBRMF/SDCyiREVVjgBHO/
4y3vsTqTPB0wCABBV/O3zRbr37oUqKJdAsfuJM6yRo49LEg4Ikr0xnklkfO2jLykE0t/tnO06fQk
9vVHstmEgnqVBHjgZTfF/Fqt037RKC8x0JBvxmn95Ovy1swePXSj1iBjuAxlFZPJ8Y6BwkI29tjx
1RCG+y8MK2xdys6Xz/hzWmaQ1josSJAnjmjBCFqeRgBgHXYyixVQdkBtHOBo52xVwp44MCKc7ZIp
VDK76UV6jcf8+k0BpIF/nrUjXjz4/dRxf84+0UanHEH+AAWjEvC6z9ydPC/IMP4UXnsSF6WCWX5v
e6Os1XnbpGoJoMVIR42VO1ozlNvUy4Aao1Nh/dwpxai/bMU0Xjr20fRtKWkDoPMjoWkhm8UiP3vL
bJGKWCi26xXMSfI4l4wnRPquXhiwa1zaJOUhVdbvMMpTYgBpZFQ4nKln/QayUAol/ymT6LJtF0Wi
cVQRwgth3NKBcBVMGfPIWRudZieNGbOzFx/WI5s+JF4KFJB3F6ytx0yZaQeyRq7vD2UU45s/jnZM
EJWoDym5SCkyZ5RIbDT/Zrkkt2Xyw/C/OwAmeU1vzXmDOc0I3TD4q1pZ7DQ8LCeWl6MKEygbRcIv
/JFZOY6IQsCboEAZF0as/WFIFGExIKl6QH9RGvT5seNxnpkQZzQFik80joVFk6Me9RL3JhTKkfTC
XdQykKfcQdHxVB7cMqiY1zwb9HH+H/u8PNbxvCGC28rJ9aQlboOloerBBar067GyQAUAb/flkROr
nRziub148u//NOfxz38uQ2uqwhal4CDNYhYib9b6Hyso5O0XbkiFmqtFtxMhgma/xRO54NnLEif2
iwL7rjpD130m4uQiQhSlq1DujIGtlvvB0lXPZ6BC8uvhMffD7VtsW0VHUu+iqS2w1RDMLrHM19fC
9xtAunCOCN3APKGfThrI0Lb1a3z/cQ9jquFLBe4QZCK8yOuAMyTBaKBj7VUYzeZGYqckhBnFcT86
TO8F74DO6bE7+lXbYY679d4fY1UOuy9zyn7P+jQDe88hO7LMFxqaIohVlNwkJPJFRKUqMqYI//nF
/5QUijuRI/WwjgvmH/wU5aGdzHiK/F2qPBH9Bo+oxAsozGkpbAi55Cj5hw06u9ChkQa71nNEuVyU
bT/PknDcQFHGX9guA9E7E9Gm95+27hsqYi9C4My9YdAUiT2GKne2o2eBYWa4m7BygRYQP1UBXwkG
h0j+hI0fbKw/8XAoHqxKog4H2e4oy5dzlSUa8+ojsqQLAgLbIQ5TxI9PFjhxsfHq5fgTTYYQXhyp
nxKbybKsCm8oHI1G83HG9eEARTmD560rSTe+ZuHSgbdtQEuzs/3cwW7K9xyVryX92FgMZCPY6P52
nAFejlnyGcHnklN34HPxA5G+NWrvbDnF+wzMrf3YPA2Ta/NK4p+a60zwUQ4pQSJjoRexFf3LJ96C
tZtWWR/lzt38GkBwS6adxvmQB/6POkRWLbW7ks+wTPeSheaE4U3pq8OBUaPEnK3mGLw5RReKhePX
tsPHnRBpwdA4cCs/CwoLcv470/H6kaloevGz/xwiYLV1XHiZlaDiyuhU66GS7FpgjB/XIPNVg5AS
igKCLfI/D38j82dkJ+uj6QTske6fdU97RpKr+SW9rmWKdzcbgK9gYxVxpRIBPivsH3VPbc+USiNC
AmU/oS1EOQricO+rtDi4FJGdfz2ORnZYLVtIvoyP++yk6xTtnMz1aThsYdL4rZzikTpEbgQtivJ/
yFnacFpbm9UMEBtOMhhjWUBPzYIcZnVYoZMqVDWB/n5l/hPfLsXx3Zg9evsWtycC0XiNgZi5tgoy
0EqyYNGJu4Cjg7rjW3WqmJ4jLDINFIX3xFBEVS9PcuZtGe04vtqt635ZY3r+KmHN0c/RjlbdeWTb
ex9GRp4AwnAw+3UZO392KS5PXmt17B3uawyDDtYqfMkj2tTVRhrbIy9fRcf/PiH65fniE9DSewN1
VwqoHdEsuZFZh5T+G02h1XdvJMxLL2VUQJXtFURonm7eQV2Sy36n1WoDxcIDRtaZ9rclBSw5PtLk
mgQULhWDQH0ds5nbmBA6U1OjBlVRWIUIytIKRs41rOOd+nh66nldk/8iKD2AX7vcsOVfb5zv9Ltq
C0G2yA3YQ0tcmmfkPMJRQesb8q5f/oXQRc1NrKrBu1MdSvdWidGV79g8nzt6qCp4BE+/dwYDzjXr
mkUOysYB9mInbTm77pajF9rRYdW1e42kXjOZyeLCJWQqQptWq00LVjtAplp0QTHYHeiZ/ulFFNDQ
IVdIVPf4xuMcIWw7WjnkLZLmkzMdWA3QOS6VBXDYTI4Prfo1JCqipxufhVSWBWu9yFe/WDybsSxh
sLi4gk0s83njZOBmMhrUSZAtKXO+uGYgL9WEgZEGEvZ2LmmLPUApxjUw0gTLIdxO+/XRxwD/8GIf
BmCP9/CRJ+xm+ruUHT88IfloGKtvZriZRF1zlyNOAnaoLlkvpIVBbObw1DRBuzOt+2iZzQ/ixXDr
9ZCFHa3Gkewhgo4tpG8kCEezwkQWEJz7sFoeE3bQaWJooF+gN4TwfBFJ49VEQtDxIxlUAk/2N7ZR
D3FDXFsupDklyanbQilzHc3ambGn8npEF6uDrI1W79geLRYZ5iRD7iozKwEm4rW9aIn6zPZRX7cH
1DGVoiQ9HEpD8b2PolIdIJwh7afyKHBCAF5y8bKIQFxAcd/AlFZxJK13LPuOlWKtSZzmPjri0Qre
h6oczbpYXmCQLfO1z2QVSbHasPNq/qNmzFIuEvgzGoP9qYfLlAVY+Bp+a+D6paeIV1YN9w7FVaV1
Eaef8MKTXbr8rpHvAExHHgU/DOLiXwzmyQk5UL2hEayou/f510S8s6JHkjhcnObEqOmHH8UhE0/h
dhsBIHeCVdCUrkkDu8y3YtW57Xx/4oj33HUgnOgXet4NBPSgEL15u6+xisNszxBDEfK33aIbGf8I
pgGfKVz13lsht/0Jj57dC95o4RNaQ9q9rn0Niem7XePfSv5fi+/dMZSzZcrFAQb91rQO+4QJY3z7
BZH9cycDsLbztHdTYLqmbiLsVJWeigd++hTaUn3iDip8KnPBIOpvphnPlZsyZLxV8IbNe1/La599
ELDQohSMxAfL7jOE72QWKCPWZ0usjf//x/bTOp6hXnmq5GKx4aDOwtDm2ywnXliygh6t22Q2cWkt
tlRqbjDFkltB3nOrCOo8nYtSQ4uTcbLeW5eRbYp2Pas7xoOki+P/GJx011aW95OP2bmVwFWW6D7y
O5Zm1YAqo3LtDMb8gy/k849eGLCBXwPdW1l3+Vxltbn57tBh/KYYaqiSqnmmM1o5D+VN+MAaOU2J
UeOuXHD/REwnrSjpWbTXEAI6OPmwfosOliHn2J0vVElhqZLPrGXOksrjQrr/QUE7YPNQ5HL3kFX/
Q7YsENHuNITCrst56jRKuS2aJ+1kvnwTKF9FnoBeY/L24ckCE9fNkIuburZ3UleqIl6gXzY5c2yL
Ehs7gadJGc0CXgZEcRG1gOXxby5MLkTEqyFfkvitQuOR0K2JTRpc80/HBYJWs0fNxDIkg1whdVYJ
XSJwJJ5IRW5Cnl2A9KeWotYP8C/yPoZdMNUUjidcE9MZ66CvkChmwnY7WbuDyvLXoAaLRDDCxq95
Gvi23k9ew5wvGE0n2RYphsewnSF4naU/AZwNlrLdvVTsvPDx/oG5u2n/REZ5RKspJiDWadfdWLYD
DhwT63UqiJDfRRjSFSeH3ZfIsIsbk8cZn0+8Mo9VKueTBy2aJVx5JNUiLI9RWIOJIG7msF2eVHDU
H64Cjg+VChLAni7Ji+Cn3Fa3LR066C37QI/U7JSr9eFxQOxWyShOSamuSRuK9XNcd+AwcJ3jBLyH
cxXTnPmUtAIWWVQ5UB375wJsRE/giT4Fc497zBVTW5yPvYoxTbCqeL76JFeDorKBaSLWodc7J96R
Nk+N4uvZQCtoU5v0ejT9AVNN6m4SAuaKjU/G3KijEQp9oCus6U7bc2fnGyks0SJH3vXYJhcIoMBK
j0fqXZAERz5my0H20C8P0jKtJT5ATnQAcZw+FqFj6Nnr+j4JMpmBkFiNnd1P4naeQbS95WbPU7qt
KBlaqB/bFN1IpOXRaaAxSsqEyv4sktp0Zl/cr2qF+8L3Tq4dumShsr068wyUQu/W/A02GnLpQvyQ
C4XmH4elN32jXMA9JHxaWW7E8pheb99qghGhthKjpmYkXLpF334yqKzjj5b1QFq4hb5yjDZp4BxP
bd8zc0u6MP+f5xQ9Fk3GPgS7M1bR1DPELO5RENqUOOc+6wwWdmZlQdjP3v5CBQd+MuxYLlRr0hQN
1tkiYzAdEa+GfJSko7XFgd4KZ0Zb51rVTMsIylJ/DTLsYRvs9KJLntVucJ7zWhm49tbmo1xqLI5+
TdC+sYYlyDGzff6zer0Z5r43M/ifzDRu9p2dXcLbI4Hc5d5FdSZ66WExFeOLaRHwDDbMGj/Bi+Bm
L2ZlefqDKPGGj+1iFDYhpC0/+WXfu09B+nX4HUBtshzUwCr0LtsJ9NNsW7/H2mba1W8SOzaLqO38
Svu76KiHbkXrst2vV+mxTDsRhYknKkiP43GNhGUXrsICPfZ8mofDleszuYJxo5QjAaporkEIha4O
cSEEgFPAs4fi4NV1dOLwp0p3AabKihG9hkehOwS+GmipdeYhgPBkTuGCEF/iNSdkxDEG3LZAFPFo
lntb2zYHhl1tto7XMF7xdRr49COCaW3X2tbxuAp62ylogVcLKe5nU/HfsOOPCE5avHDslGJbIwwb
g1aVtx5A3rRP69qU6qIJCCiiNQ5UjKi48KkmAKfwazEoWVGMMnyFLpoNjENpVwNKu3Ad6VUxLQ3h
Z1YZzQgJQUnyGoDJNdktcz//jDIKjXwPydPOtDGCuGMQZB1+EFhJSsvPuPrAS31polwRhOJoQK5h
v8cz2QwXQ0lltI099MrLlr2M4/91g6modrcqxsiOsPgnUnL/5wP94pre/GOGCC/ofJ0XzkSH+AKJ
YerxZVBl89dAzM4KohcKp/BDIML0Z9aY/dycrGxdBOE1xqCsiK/rsH4orm/Ohv3iLz99Z8DouBPI
5FhC7J2lJY1vDsyO1UPz8tAPTEpfq6QFlsoPfwZ5dDxUiZveYzjA9pGX+KRFIoiU5HzvGGTpfemG
KjpG/OKV1LlcrSrQ+nrOXgIXDDlpVA6iOlr4VaJFM+VBL5FmU5fcUMoTOc3c20ygR4BDKcVJFeki
5vqotlxm3R9u0+HRHszxxn05EpimFNAYFpXLkOlPtdR3xA9Yd4EPrtaHOtM8cYcZRgZymtsWbSoQ
aX5cny/UbuFyobd+dunForz7t4TXkFLsTTrO5Md2EooA2hl8TRegJPJ82j7rxfd6x4OZRGu/E70a
WV4cy+wqHS6rqhUU7XRoWJBdKWwhv8fnxFvBWBZjialn+hHesCW39i1TSvvKTufmJE5KQaGyu5fR
RSGvXA1HblEz2nGyGbc3NOYGWa0/MwOIT1LVEMitWSwe374In3BW6ZIgiLoscj4QeC6k54BCspAL
/h4j/G4Q2+9fMIRxbxVRB6QAd1lOISH1W94OCrj+sNBmHqud6jmSuORfer9aRZK2U+MStOH3Vdwo
bmUQyyu+K6nlJZk6opyylP9J+jAI88Y3hL0D5Kk4blM7I7Ie0dECL3y09lYZm4mJlcbnZgoi16Xk
a8f3ejkc3tKWMuxXaX9aKucEqj3vWLN7oLOk7dtrxm6/a/AceTzrCzGlBJc9MMQBEQMQRQn7X8uN
8x8lQYSXpBA8UKVDgbL+B9t4s67mpA+fpU7qHgu7yRDpLAN0+GnnLKIWBDnFA8pE3QCcCC0nOAKE
Llwf0rsHDjMqc7kyVB7HRM0cbUla2oLB5VlgThGZenspN77DgK5ArY8RG9RytL8r1DeGk3S0XmCM
Y/SnBnYhIQx09/AobkYLdwefLBrkk+TqnHBF7pYfXC+kfjsyLnFsbG8P3PDMtjfd9ih0LVooxprV
a5tT6EfkNsLYxGvVxgXnx16quaIpV+2OklYFzzJdITKZzHt10pp0BHGFlh0EW4mqZX/eOdPouwbg
Ros+mffPwwroM8R6becLcb/gF4Jg8kYpVpBUg1SYk+kp7p64cOTU788S8N9DK+h1yAPIxmELScpO
a91WMhg0+hTQvzMvvDMi/LCx1YaoEFs4Pc5SuS7Cv6zZvas81qI5SL1BmMlRAGrdejbLfXLQd0Yc
FV5jYOn9XITlQw30rGkcAlnDNNoUSDaLXUc3ncME9ji1d46N2Z7aKctDxs9tKq9A1/sb+WbV9GSB
05LNUsmzef1zivBskLSBtPCql1PAL33OGhBMbd+Jnhd9DLuj49SMlOf4s8lTRE4vMvRDpEbVKLBA
dvRKajhrAV4ZWtoAzgPYehuWkQ4pfWk/+lM8So8DFZWX4Di3kzwAhR1Oka49Cn/lr79ofcGkUN/s
N25UyMr2vyreGdMIC99axoa6XABoHiVJVdOthS/wBpUdn3rDUgyxhwaPnLNqXWimwrcbbnClGZtZ
B7mlmx27k17Y75p4mpnL4bSVySL+OCt6eIziW3DCxHl1E9wsk1rHiP94Va2tJX9wTf+pD2uczia9
b4mCou/VHDKRpOoF8Cv/+RnJhRwlaNiyO1ORP8Ar1WRdU8OnMgGaPsZdJR0AvSZVnAn8aUer5o+0
gwE/s99AK46gye50ZY1bYS1ACbyRqwd3kMyIupe3kVomAWkmpTe48dArIXBV9Bxc0AiK6o80KRv+
csGDdsC/kTFt2O5LgBkAHeeoJ54A2c86L2DftDDJBs85nMfDd0gQuopq3PnmjKcaTTxswPV+A8SH
Cru6+KUhtLh7kUEBsEaFXvQX6V4oxEemHqUFGKbELl2qJWTuH4Q9/Fh9h53Tu1EMIYZ51rWgSXCi
5qAiEvJ4vGJ2wsr/57wBJebYzVGDg6Iwp7y89hXCc/wFJ3n1qHfhF33zjDiwaqDpHhw+J1DkRhMb
YcXJe++UrAFWsyiBwpHK4zH/Z6i6IiWlksRWyyWcwIjY8c4ev0wvDIUYyBlWi/gm2q+O3ft8ENe7
I0dUPMoH+wqkLNYNTQnJNdctLdhXdlYoxkw+zlIs6c4/hHpi8pkvCaNFmiNCxDtVpWVUPIgG8Hyj
SDrKDHDWFeFo6IE3JJz8mCGyuVwSgZnfuNTaGhbLyhqAkS8yupnBOPCnhHtWYx39NyNTAEx8ZTQ4
G/lOpCkE6qeZVk8VdoEKw6INepIW/fOUwKZ/RsZ9NJiN4kaYV5V+O8pSpAJw00fMbnXtXpaF6yJT
l0VKLiwJZPaVMrONR91gFLtbEWAGugEFimSJUMT33L0Qp537i0j6CMa6xRueQ+6TJK6S3LjwIF0q
/HGDjpdPfkilubeE9hfNrxZjohKcphyKZ60ckOt/zcaGtSucTtvtNFUlIQxBKzAM25vcOwdl8aB+
D2ayP1vjNTDFxGCeZh2pxj7rNBQuLR1t/h7IV5+b/9GgYkfF/7ovJMzB3Hp78rxiyyh5DhCRNYgw
mhzBjOEzIis/RDjwhVd7UoAsGsUnjKK2URRz9FVQrnJTd1Z8M94w1FgAHk2zmT+McZ/lnAecrkiS
hF54gpYvJmZAd5tD94wQlR6aGjSkoMzyTyOVUpFyTlNueeljsKXDfjHIhkRAgy3v0qwsSZAfIv4h
opjyxhgw78oiKOi9Q898huhAWicNQ/c8tUPd+jev1hfMRGGTTfOPC1c/lINI+ZVjcUSLWkGjzKN3
8B712csLIt79Ek2WC3XmV11ktTK+y+/3uaqko8E4EwLItkaa7rEwQnizJPvqdOMGmoVcrM56XGtm
RBI6TugMWSFjCP6IS6caQVD6MYv5DaFPO8r/fHXj8MHNfmkQ3f2ydG15YdvKJnJRTbRof32UYrvO
FSQS8u2mBq3uG0+oViw05jMs3ew9uHzj+9zIThrtG7uatEjaATDO8Hz8QzhFiq/uDg5YAShdCo6+
nvJQxkcvDfoFXvqDJD/tg/7k7ZhpxYYXJ3j4E2LfPudz51ZdjKJBemXndb6etOSShNdGGxnu02rs
lpEAkB8mQs+t+kPIWq3boASTyUuDdPcvUI/Dxb9HXNDc7Nu0AH7xHeGmW7UMRRt0u1l/B1CL4MH8
j64ZrmueT5vEfcN/1Td5n1ZO4cngYnWg3MgRf+kQyxubN7WKXpLJW10sxqIwSDGFMb1IBYPFCV9U
Y6U9awRPSTsx8eUjEhaZlfvnUOcagkxeCIAHVO9SD2m38T9AqXijdaKxJRHMIekYN0KVLLTOBk7M
q8u3ypWMHrvg1rRacEVQIgQGsEP00foFZnsd5KB+U3Ie/OwTdhhlATKoCmtngdSuUDkrx2k5o9KH
uKmS45dDsFp9KhNhxgXPk7/bJy7x9AOp0ssW6zYUxtHqBNpF0fQJDsKcXyjvbhWJnTiwY476t5Lm
sKanBQTPS3S3huk9bYC5G/SW6JAHthccNctROcAiUdUkfQqVhY+LOO14qDzrGg5iY9ArwKxVWoyB
kbVDAKIlOHv4yQSjB2q/VbufGRdrcQXueA12RycMN0nKetRhWG84+j5ajYpTTJKbMLqqJ4W8cQKe
0wWw2SnvkEFz6GpO3bcJ1iTJ0EKXJDRAT9sZ5VBkowZE+4hVfK8M1YFTb5J+w1vcIjFQW9y66O6z
d8TsnAQvrWzkg+YUjoxQIh9oI4y7f+/jeQYcMPXjCBVgU/NWjmILMl6/pHMyPSde82LzLZAzqyVy
9kChkEAtZj/3s/bQtiP5J37aI0+mTxl16hsDXDfHskOxChz0z9gJ7LdK7IhXS2S4Nru3VeRylsw9
iQkfu6ab0LCc60n6x3DTd+TNTI5aN4DhUhIwSPATa/LDv4n4KgfJ1v9slxjUTOguIwoDpQDt7aCU
ce66PxhbpsBghqWycup93LE1SOUgWVIqkb1dizV1wZkQUtL6Cv6Tw+WUyjnku1Z3Jwv7q+1t0KIB
+LrQzQvesHKEJbHif47hppahbreXTgWcwNAmNprK9JoLsmgDruSCCzUTnfesE+PvZdxDcOyeqW13
vFgBYMLGcmeL2NPPynEdTTEPjzXObt8R9O+DjJBhwpsebJJ4BHJkC1Jtv3fkiG0VCkokOdK1uR5h
bMgFjhyhbG0Ud8wMjhyXQ5ZCEoORgZPEzt82jQPC0WLHjvwzvShH3v+eAKrsRscsSV3ThjuTGS6+
cLDngFLtg7wZTwZ/GOOGOL+fSykiET5vES8gj9Vr3FIubYjMwtOwb/ffhEeCE9h31Wlp/Ls/CzY6
AycthClGe5dRnOHqxFamCgk52EUvvsW0DkE8QynKL7OQY0cg36ypKRb6otk8aiDdvt717tduv5Hf
Z3kYaBk/oqpX36+kDzGr2GqgiCqBO+0Q6Q8ZVnUYJJ7xWcwgI4rXiN25iNW09dfqE9ZkyGFnyOMk
C2vs9edHDEVC2FPAgfhMiHHCVje5VzdzPnTCo/f4SAC695zJXlj2vpgZrJMJqN0praWbzRsFa+6Z
/1H4oTzHvq0PyMjJhdCKc+NeZSvp9k4tXt1B3y1sEz4CbxepNwTebt5JVIIF+6lZzLmYdxpuEEYo
dQDXndA9u+HRNfvb67AG5EYkf81QojTkEhrFfYNtCmM4aaWnScK/xRs2PT7VTpRLppUpCee8l6wY
v8yR/RfemfXHookHemnmE0TDWQeuwNc8FtYUKB/3GTQU2Dw2VUliQho/gM1aJnRtWzarVdfiFF1V
WSMH6synPAg/ZcUaG1oOrMcpGheOTt0DQJ5LQixGjeXW20hcWOXhulGxJTgslgFhNBu+OnUvo8tE
awBbXnGNrKUJTLZ5UjUWnzc9FRdd3jCwierDC9ugJ700RWrt5feIhN02YwUd7euXo0TDe8ORl+1S
uVrCb4WnKhMwwws7FtMv4U4yRjg5dpUtB8gvcMmo59NtWXz0+kwycsVVFTUJAyNJEIDhjztzbimO
L6U5fma2S0VFPIzDxVLN7rD73OiVq7soVygkpDTk5cMaCZlAUVFOaO8dfbWGNLBtpv36TLxbQLeR
CHdCF/vME6tSi9uhJ0yWPQu0dXKL4ySBXYPEIqlLsj3RN9Ul+T84OYVE8Y13mD/9jzPiEy+t/rRl
OxE7QE5LVaqo3s9TwPOUz6QUqL5ohV6mpJZV9q4BptRY9Ng0ipZdIGN66I2eeKu5NGz9d/LaDfJ4
z/aTWHjXy4RDhF6Nr+R+JC31HwQVSKIV25D7iWmDa1Qma0LtdJNtFkoDcXOsxVjaJtdEc081EfbN
pcsV5xCboCg4zij+OQsdHtvifLBNU0N0C9Qck+Lsh+lKgW8+O03GLGJQ208C1M976ZXMaFnXOvxD
L+fWWdXHuOzHWVPCu0ykFVykiC/YML+SOpBvqfmpYhQr8JEUvRtGUsO7GH4hBmcZopsC+lwrwJh4
ESOr5XMHgTArwaMjIHodCklesHSuiuF4RKW5aPdJv6+m3ZuvIUiJZTOBGnvyrAUNIKQuyiYnAtuY
J1iNBOF1Ndiui+DBGTJMx0k9gKFFeVrHR/rljrW2hMGllTMntDJsun7nU/F6OdFTLB2TYJ4Vl5SI
nuLpuvqDjfe3JGXpb6j6HgFZDODdB26r4h/k//hr0W6iKe+CNyQg09NyDzdYfLvC6DnUoKLzC4++
nNSIb6Fp37/nV9OIyKvbxjvurz2qYo4YNT8gjM3K438BXtFZtKCHZMp4ouXHColIa4ROcAeG5nJK
ZgFf9TmyfZAF4FcvvzlLEnSXAUkUkDEUVYRPW4K92TT5JMAfJvcyjtX32+fywbjAlGT8UXnz7+rJ
AXU51EUTMaINXfFK6e5B3ah98NPnITNfMWymrIxh9+2///Uq23z6HHz7j0dy9EG/wzE1X0w5Hytr
ZkXUN9BUYxlCL9MtJb+jXsmXHHfGK3kxFlu/87CnkclWW+iGDOollNov2Dp3b1RD0AWR56YvDRTC
5lA1NT81joktAgvkjH/qftOJ/94qYpLh7j3Mq1IYTl6Y0RsPzpnGrfPFtOrbKuEAos7v0XNIdSeF
BmSyQmJACMtmwL2AfZNp1SaP2prPp9V8plFeACzqVhbxAMiuWXC1U3uZEYQJ2qncwLcUjnWw7/2Q
9H7aNw7uAUz1r3SNVPiv7B42tIQgv/Bo4tTKTOtVuknA+aorXnG2lJg2Ljb5fJ55uzjpXh2lcyDI
yEG1fRAmJkO6eALgMxp1/a5pZIi1bu0/TCvGBJMNsJNWXQ4qVqXdjKL5twdlusjvJdWoI3zW6Sv/
44BNgesHxAajuBZqUSmxysVHoSoIEEHN36SfM8n8wMMBecZ5nGIp8QKocQ9fCy2XvERzY0/MKGPz
i+SbPYUaheiLbqVMNr6Vgls2oAr62wtxAp023FGLy7UTi1wnZNiD7o03FuFTGXiWt3CAQQoF+0cR
ZmM1d4iPe/5UPCI3Jgqh4ug6yFlyGxD1/JveGlJBfaisGOXRwZsoeYOp8G8MZf70oh61DGMkOdcI
RoduFld71H2b1oJYSYDUaUEfJXzplP3HCmYp1tTurhtEfHQg7UVdMOg5/X1XuwzKVZmmszq3vbrH
mUku+ZYMH08zvOjWJeeShDoVSG//QY61Qk3EPxXdpC/C9dcG8jKOn3q4u79dmhGGdMW8254ZuWi4
YIXqidO/qQF0IxnX5pGaa8IW
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n581_6;
wire n291_3;
wire n302_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire ff_main_timer_12_6;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n529_9;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire ff_sdr_address_9_5;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n10_4;
wire n810_7;
wire n356_4;
wire n356_5;
wire n581_7;
wire n544_6;
wire n544_7;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_13;
wire n262_14;
wire n262_15;
wire n265_13;
wire n268_12;
wire n271_13;
wire n271_14;
wire n468_11;
wire n471_11;
wire n320_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire n259_14;
wire n316_13;
wire n353_9;
wire n390_6;
wire n810_9;
wire n810_11;
wire n387_5;
wire n356_7;
wire n468_14;
wire n527_15;
wire n383_6;
wire n371_6;
wire n265_16;
wire n259_16;
wire n523_26;
wire n544_9;
wire n21_9;
wire ff_write_13;
wire n245_9;
wire n245_11;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n465_12;
wire n463_9;
wire n383_8;
wire n917_6;
wire ff_do_refresh;
wire ff_write;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[0]),
    .I3(n10_4) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT3 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n581_7) 
);
defparam n581_s3.INIT=8'h80;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_11) 
);
defparam n291_s0.INIT=16'h0100;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_timer_12_6),
    .I2(n810_11),
    .I3(ff_main_state[3]) 
);
defparam n302_s0.INIT=16'h1000;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(n544_7),
    .I3(ff_sdr_ready) 
);
defparam n544_s1.INIT=16'hBB0F;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT2 n259_s7 (
    .F(n259_11),
    .I0(n259_16),
    .I1(n259_13) 
);
defparam n259_s7.INIT=4'hE;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_16),
    .I1(n262_14),
    .I2(n262_15),
    .I3(ff_main_state[3]) 
);
defparam n262_s9.INIT=16'h05F3;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(n262_14),
    .I2(n245_11),
    .I3(n265_16) 
);
defparam n265_s8.INIT=16'hFFF8;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_write_9),
    .I3(n268_12) 
);
defparam n268_s7.INIT=16'hFFF2;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(n262_14) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT2 n529_s5 (
    .F(n529_9),
    .I0(ff_col_address[7]),
    .I1(n265_16) 
);
defparam n529_s5.INIT=4'h8;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n259_16),
    .I1(n914_5),
    .I2(n468_11),
    .I3(n468_14) 
);
defparam n468_s5.INIT=16'hEF00;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_16),
    .I2(ff_row_address[6]),
    .I3(n245_11) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_16),
    .I2(ff_row_address[4]),
    .I3(n245_11) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_16),
    .I2(ff_row_address[3]),
    .I3(n245_11) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_16),
    .I2(ff_row_address[2]),
    .I3(n245_11) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_16),
    .I2(ff_row_address[1]),
    .I3(n245_11) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_16),
    .I2(ff_row_address[0]),
    .I3(n245_11) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n10_4) 
);
defparam n20_s1.INIT=8'h40;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_16),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(n316_13),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n316_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_7),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT2 ff_sdr_address_10_s3 (
    .F(ff_sdr_address_9_5),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_10_s3.INIT=4'hB;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_13) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n314_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s1.INIT=16'h1000;
  LUT2 n810_s4 (
    .F(n810_7),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n810_s4.INIT=4'h4;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT3 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n581_s4.INIT=8'h10;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(n265_16),
    .I1(ff_col_address[5]),
    .I2(n523_26),
    .I3(O_sdram_addr_d_5) 
);
defparam n544_s3.INIT=16'h7077;
  LUT3 n544_s4 (
    .F(n544_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5) 
);
defparam n544_s4.INIT=8'h40;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_8),
    .I2(n312_11),
    .I3(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n810_7) 
);
defparam ff_write_s4.INIT=16'h4200;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n271_14),
    .I1(n259_14),
    .I2(ff_main_state[4]),
    .I3(n262_14) 
);
defparam n259_s9.INIT=16'h7800;
  LUT3 n262_s10 (
    .F(n262_14),
    .I0(n10_4),
    .I1(n581_6),
    .I2(ff_write_9) 
);
defparam n262_s10.INIT=8'h01;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n262_s11.INIT=16'h8000;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n265_s9.INIT=16'h7F80;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_main_state[1]),
    .I3(n271_14) 
);
defparam n268_s8.INIT=16'h0230;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(n10_3),
    .I1(n265_16),
    .I2(n371_6) 
);
defparam n271_s9.INIT=8'h01;
  LUT3 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n271_s10.INIT=8'hC5;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_11),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT2 n471_s6 (
    .F(n471_11),
    .I0(ff_write),
    .I1(n265_16) 
);
defparam n471_s6.INIT=4'h8;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT2 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s5.INIT=4'h1;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s10.INIT=16'h8000;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(n356_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n390_s2.INIT=16'h0200;
  LUT3 n810_s5 (
    .F(n810_9),
    .I0(n810_11),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n810_s5.INIT=8'h20;
  LUT3 n810_s6 (
    .F(n810_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n810_s6.INIT=8'h02;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s3 (
    .F(n356_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5) 
);
defparam n356_s3.INIT=8'h10;
  LUT4 n468_s8 (
    .F(n468_14),
    .I0(n390_6),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_5) 
);
defparam n468_s8.INIT=16'h4555;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_5) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n265_s11 (
    .F(n265_16),
    .I0(ff_do_refresh),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n581_7) 
);
defparam n265_s11.INIT=16'h4000;
  LUT4 n259_s11 (
    .F(n259_16),
    .I0(ff_do_refresh),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n581_7) 
);
defparam n259_s11.INIT=16'h8000;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(n245_11),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n581_7) 
);
defparam n523_s21.INIT=16'hEAAA;
  LUT3 n544_s5 (
    .F(n544_9),
    .I0(ff_row_address[5]),
    .I1(ff_main_state[0]),
    .I2(n10_4) 
);
defparam n544_s5.INIT=8'h80;
  LUT4 n21_s3 (
    .F(n21_9),
    .I0(ff_write_9),
    .I1(ff_write),
    .I2(w_sdram_write),
    .I3(n10_3) 
);
defparam n21_s3.INIT=16'hF044;
  LUT2 ff_write_s6 (
    .F(ff_write_13),
    .I0(n10_3),
    .I1(ff_write_9) 
);
defparam ff_write_s6.INIT=4'hE;
  LUT4 n245_s5 (
    .F(n245_9),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_write_9),
    .I3(ff_do_main_state) 
);
defparam n245_s5.INIT=16'h8F88;
  LUT2 n245_s6 (
    .F(n245_11),
    .I0(ff_main_state[0]),
    .I1(n10_4) 
);
defparam n245_s6.INIT=4'h8;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_6) 
);
defparam n465_s6.INIT=16'h0007;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n390_6) 
);
defparam n463_s3.INIT=16'h001F;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_5),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(n810_11),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n917_s2.INIT=16'hF7FF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_13),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_9),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_write_s5 (
    .Q(ff_write),
    .D(n21_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_write_s5.INIT=1'b0;
  DFFR ff_do_main_state_s2 (
    .Q(ff_do_main_state),
    .D(n245_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s2.INIT=1'b0;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n122_86;
wire ff_send_data_23_8;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n124_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n132_8;
wire n133_6;
wire n135_6;
wire n102_94;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire ff_sending_7;
wire ff_led_9;
wire n111_91;
wire ff_send_data_23_11;
wire ff_sending_8;
wire n111_92;
wire ff_send_data_23_12;
wire ff_state_5_10;
wire n172_6;
wire n111_94;
wire n102_96;
wire n105_92;
wire n119_89;
wire n103_93;
wire n108_84;
wire n128_9;
wire ff_count_14_9;
wire ff_sending_10;
wire n121_88;
wire n132_10;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n119_91;
wire n138_8;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_6),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_6),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT3 n128_s2 (
    .F(n128_5),
    .I0(n128_9),
    .I1(ff_count[10]),
    .I2(n128_7) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_6),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT3 n133_s2 (
    .F(n133_5),
    .I0(n128_9),
    .I1(ff_count[5]),
    .I2(n133_6) 
);
defparam n133_s2.INIT=8'h14;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_7),
    .I1(n132_6),
    .I2(ff_count[3]),
    .I3(n135_6) 
);
defparam n135_s2.INIT=16'h0770;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_96) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_91),
    .I1(n132_7),
    .I2(ff_count[4]),
    .I3(n119_89) 
);
defparam n119_s79.INIT=16'h0BB0;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_91),
    .I1(ff_count[1]),
    .I2(ff_count[0]),
    .I3(n132_7) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_send_data_23_9),
    .I1(n102_94),
    .I2(ff_send_data_23_10),
    .I3(n172_3) 
);
defparam ff_send_data_23_s3.INIT=16'hFF70;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_94),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n132_7),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94) 
);
defparam n115_s80.INIT=8'h14;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_94),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_94) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_6) 
);
defparam n131_s4.INIT=8'h10;
  LUT2 n132_s3 (
    .F(n132_6),
    .I0(n172_6),
    .I1(n119_91) 
);
defparam n132_s3.INIT=4'h1;
  LUT2 n132_s4 (
    .F(n132_7),
    .I0(n111_94),
    .I1(n131_6) 
);
defparam n132_s4.INIT=4'h8;
  LUT3 n132_s5 (
    .F(n132_8),
    .I0(ff_count[5]),
    .I1(n133_6),
    .I2(ff_count[6]) 
);
defparam n132_s5.INIT=8'hB4;
  LUT3 n133_s3 (
    .F(n133_6),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n135_6) 
);
defparam n133_s3.INIT=8'h10;
  LUT3 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s3.INIT=8'h01;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT3 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n121_s80.INIT=8'hE1;
  LUT2 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam ff_send_data_23_s4.INIT=4'h1;
  LUT3 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(n103_93),
    .I1(n131_6),
    .I2(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=8'h40;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_sending_8),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n111_92),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s6.INIT=16'h8000;
  LUT2 ff_sending_s5 (
    .F(ff_sending_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_sending_s5.INIT=4'h1;
  LUT3 n111_s84 (
    .F(n111_92),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]) 
);
defparam n111_s84.INIT=8'h01;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[4]) 
);
defparam ff_send_data_23_s7.INIT=16'h0001;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(n132_7) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT4 n172_s2 (
    .F(n172_6),
    .I0(ff_state[0]),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n172_s2.INIT=16'h0004;
  LUT4 n111_s85 (
    .F(n111_94),
    .I0(n133_6),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n111_s85.INIT=16'h0002;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n119_s82.INIT=16'h0001;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT3 n128_s5 (
    .F(n128_9),
    .I0(n172_6),
    .I1(n111_94),
    .I2(n131_6) 
);
defparam n128_s5.INIT=8'h40;
  LUT4 ff_count_14_s3 (
    .F(ff_count_14_9),
    .I0(n103_93),
    .I1(ff_led_9),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam ff_count_14_s3.INIT=16'h1FFF;
  LUT4 ff_sending_s6 (
    .F(ff_sending_10),
    .I0(n111_94),
    .I1(n131_6),
    .I2(ff_sending_7),
    .I3(n172_3) 
);
defparam ff_sending_s6.INIT=16'hFF80;
  LUT4 n121_s81 (
    .F(n121_88),
    .I0(n119_91),
    .I1(n111_94),
    .I2(n131_6),
    .I3(n121_86) 
);
defparam n121_s81.INIT=16'h7F00;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(n132_6),
    .I1(n111_94),
    .I2(n131_6),
    .I3(n132_8) 
);
defparam n132_s6.INIT=16'hBF00;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_6),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_6) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n119_s83 (
    .F(n119_91),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n119_s83.INIT=16'h1500;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(ff_count[0]),
    .I1(n172_6),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam n138_s4.INIT=16'h4555;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_10),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_10),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  n28_4,
  n31_3,
  w_sending,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input n28_4;
input n31_3;
input w_sending;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n44_6;
wire n472_4;
wire n472_5;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n52_7;
wire n50_7;
wire n49_7;
wire n46_7;
wire n45_7;
wire n472_6;
wire n57_8;
wire n298_11;
wire n240_11;
wire n44_9;
wire n51_9;
wire n54_9;
wire n65_9;
wire n60_9;
wire n47_9;
wire n48_9;
wire ff_wr_10;
wire n45_9;
wire n67_8;
wire n43_9;
wire ff_counter_24_13;
wire n42_9;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n472_s0 (
    .F(ff_blue_5_5),
    .I0(n472_4),
    .I1(n472_5),
    .I2(n605_3) 
);
defparam n472_s0.INIT=8'hF8;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_9),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n60_9),
    .I1(n58_7),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_7),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_7),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_9),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n54_9),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n54_9),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n54_9),
    .I1(n50_7),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(n54_9),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(n54_9),
    .I1(n48_9),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hF7F8;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n54_9),
    .I1(n47_9),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_9),
    .I1(n46_7),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT3 n44_s1 (
    .F(n44_6),
    .I0(n605_3),
    .I1(ff_counter[23]),
    .I2(n44_9) 
);
defparam n44_s1.INIT=8'hBE;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[23]),
    .I1(n54_9),
    .I2(n46_7),
    .I3(n472_6) 
);
defparam n472_s1.INIT=16'h4000;
  LUT3 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[24]),
    .I1(ff_counter[25]),
    .I2(ff_on) 
);
defparam n472_s2.INIT=8'h10;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(n61_7),
    .I3(n57_8) 
);
defparam n57_s2.INIT=16'h4000;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT4 n50_s2 (
    .F(n50_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]),
    .I3(ff_counter[16]) 
);
defparam n50_s2.INIT=16'h0001;
  LUT2 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[17]),
    .I1(n50_7) 
);
defparam n49_s2.INIT=4'h4;
  LUT4 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[20]),
    .I3(n49_7) 
);
defparam n46_s2.INIT=16'h0100;
  LUT4 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[21]),
    .I1(n54_9),
    .I2(n46_7),
    .I3(ff_counter[22]) 
);
defparam n45_s2.INIT=16'h40BF;
  LUT2 n472_s3 (
    .F(n472_6),
    .I0(ff_counter[21]),
    .I1(ff_counter[22]) 
);
defparam n472_s3.INIT=4'h1;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n44_s3 (
    .F(n44_9),
    .I0(n54_9),
    .I1(n46_7),
    .I2(ff_counter[21]),
    .I3(ff_counter[22]) 
);
defparam n44_s3.INIT=16'h0008;
  LUT3 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]) 
);
defparam n51_s3.INIT=8'h01;
  LUT4 n54_s3 (
    .F(n54_9),
    .I0(ff_counter[12]),
    .I1(n57_7),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n54_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n47_s3 (
    .F(n47_9),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_counter[17]),
    .I3(n50_7) 
);
defparam n47_s3.INIT=16'h0100;
  LUT3 n48_s3 (
    .F(n48_9),
    .I0(ff_counter[18]),
    .I1(ff_counter[17]),
    .I2(n50_7) 
);
defparam n48_s3.INIT=8'h10;
  LUT4 ff_wr_s4 (
    .F(ff_wr_10),
    .I0(n472_4),
    .I1(n472_5),
    .I2(n605_3),
    .I3(w_sending) 
);
defparam ff_wr_s4.INIT=16'hF8FF;
  LUT4 n45_s3 (
    .F(n45_9),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(n45_7) 
);
defparam n45_s3.INIT=16'hFEFF;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n43_s3 (
    .F(n43_9),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(ff_counter[24]),
    .I3(n472_4) 
);
defparam n43_s3.INIT=16'hCEFC;
  LUT4 ff_counter_24_s5 (
    .F(ff_counter_24_13),
    .I0(ff_counter[24]),
    .I1(n605_3),
    .I2(ff_counter[25]),
    .I3(n472_4) 
);
defparam ff_counter_24_s5.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter[24]),
    .I1(n472_4),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFFB0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_9),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_13),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_10),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_24_s4 (
    .Q(ff_counter[24]),
    .D(n43_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s4.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_sending(w_sending),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
