Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/2018.1/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 3d7088bf164940e9b12aa103b996dc76 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AsicRamReadout_tb_behav xil_defaultlib.AsicRamReadout_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AsicRamReadout
Compiling module xil_defaultlib.AsicRamReadout_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AsicRamReadout_tb_behav
