Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 16 07:27:28 2025
| Host         : Arif running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file t02_Word_top_timing_summary_routed.rpt -pb t02_Word_top_timing_summary_routed.pb -rpx t02_Word_top_timing_summary_routed.rpx -warn_on_violation
| Design       : t02_Word_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (507)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1011)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (507)
--------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: PC/current_pc_reg[0]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: PC/current_pc_reg[1]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: PC/current_pc_reg[2]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: PC/current_pc_reg[3]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: PC/current_pc_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce_ofAll/input_circle_status_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce_ofAll/input_circle_status_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: debounce_ofAll/input_circle_status_reg[20]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: userinterface_ofAll/S_CLK_interf_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: userinterface_ofAll/S_RST_interf_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1011)
---------------------------------------------------
 There are 1005 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.492        0.000                      0                  141        0.222        0.000                      0                  141        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
CLK_top  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_top             1.492        0.000                      0                  141        0.222        0.000                      0                  141        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_top
  To Clock:  CLK_top

Setup :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 debounce_ofAll/input_circle_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/SEGMENT7_top_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 2.198ns (25.906%)  route 6.287ns (74.094%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.638     5.159    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  debounce_ofAll/input_circle_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  debounce_ofAll/input_circle_status_reg[6]/Q
                         net (fo=19, routed)          0.879     6.494    debounce_ofAll/input_circle_status_reg_n_1_[6]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 f  debounce_ofAll/LED_top_OBUF[0]_inst_i_32/O
                         net (fo=2, routed)           0.804     7.422    debounce_ofAll/LED_top_OBUF[0]_inst_i_32_n_1
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.150     7.572 f  debounce_ofAll/LED_top_OBUF[15]_inst_i_33/O
                         net (fo=38, routed)          0.912     8.484    debounce_ofAll/input_circle_status_reg[2]_1
    SLICE_X7Y9           LUT4 (Prop_lut4_I3_O)        0.320     8.804 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.832     9.636    debounce_ofAll/LED_top_OBUF[6]_inst_i_7_n_1
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.326     9.962 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.682    10.644    debounce_ofAll/LED_top_OBUF[6]_inst_i_2_n_1
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.124    10.768 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_1/O
                         net (fo=8, routed)           1.400    12.168    debounce_ofAll/LED_top_OBUF[6]
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.154    12.322 r  debounce_ofAll/SEGMENT7_top[7]_i_5/O
                         net (fo=1, routed)           0.778    13.100    debounce_ofAll/SEGMENT7_top[7]_i_5_n_1
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.327    13.427 r  debounce_ofAll/SEGMENT7_top[7]_i_3/O
                         net (fo=1, routed)           0.000    13.427    debounce_ofAll/SEGMENT7_top[7]_i_3_n_1
    SLICE_X4Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    13.644 r  debounce_ofAll/SEGMENT7_top_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.644    segment_ofAll/D[6]
    SLICE_X4Y20          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.506    14.847    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[7]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y20          FDRE (Setup_fdre_C_D)        0.064    15.136    segment_ofAll/SEGMENT7_top_reg[7]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 debounce_ofAll/input_circle_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/SEGMENT7_top_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 2.225ns (27.401%)  route 5.895ns (72.599%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.638     5.159    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  debounce_ofAll/input_circle_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  debounce_ofAll/input_circle_status_reg[6]/Q
                         net (fo=19, routed)          0.879     6.494    debounce_ofAll/input_circle_status_reg_n_1_[6]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 f  debounce_ofAll/LED_top_OBUF[0]_inst_i_32/O
                         net (fo=2, routed)           0.804     7.422    debounce_ofAll/LED_top_OBUF[0]_inst_i_32_n_1
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.150     7.572 f  debounce_ofAll/LED_top_OBUF[15]_inst_i_33/O
                         net (fo=38, routed)          0.912     8.484    debounce_ofAll/input_circle_status_reg[2]_1
    SLICE_X7Y9           LUT4 (Prop_lut4_I3_O)        0.320     8.804 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.832     9.636    debounce_ofAll/LED_top_OBUF[6]_inst_i_7_n_1
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.326     9.962 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.682    10.644    debounce_ofAll/LED_top_OBUF[6]_inst_i_2_n_1
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.124    10.768 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_1/O
                         net (fo=8, routed)           1.233    12.001    debounce_ofAll/LED_top_OBUF[6]
    SLICE_X3Y21          LUT4 (Prop_lut4_I3_O)        0.153    12.154 r  debounce_ofAll/SEGMENT7_top[6]_i_5/O
                         net (fo=1, routed)           0.553    12.707    debounce_ofAll/SEGMENT7_top[6]_i_5_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.327    13.034 r  debounce_ofAll/SEGMENT7_top[6]_i_3/O
                         net (fo=1, routed)           0.000    13.034    debounce_ofAll/SEGMENT7_top[6]_i_3_n_1
    SLICE_X5Y21          MUXF7 (Prop_muxf7_I1_O)      0.245    13.279 r  debounce_ofAll/SEGMENT7_top_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.279    segment_ofAll/D[5]
    SLICE_X5Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.505    14.846    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[6]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.064    15.135    segment_ofAll/SEGMENT7_top_reg[6]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 debounce_ofAll/input_circle_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/SEGMENT7_top_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 1.965ns (24.208%)  route 6.152ns (75.792%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.638     5.159    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  debounce_ofAll/input_circle_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  debounce_ofAll/input_circle_status_reg[6]/Q
                         net (fo=19, routed)          0.879     6.494    debounce_ofAll/input_circle_status_reg_n_1_[6]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 f  debounce_ofAll/LED_top_OBUF[0]_inst_i_32/O
                         net (fo=2, routed)           0.804     7.422    debounce_ofAll/LED_top_OBUF[0]_inst_i_32_n_1
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.150     7.572 f  debounce_ofAll/LED_top_OBUF[15]_inst_i_33/O
                         net (fo=38, routed)          0.912     8.484    debounce_ofAll/input_circle_status_reg[2]_1
    SLICE_X7Y9           LUT4 (Prop_lut4_I3_O)        0.320     8.804 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.832     9.636    debounce_ofAll/LED_top_OBUF[6]_inst_i_7_n_1
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.326     9.962 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.682    10.644    debounce_ofAll/LED_top_OBUF[6]_inst_i_2_n_1
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.124    10.768 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_1/O
                         net (fo=8, routed)           1.400    12.168    debounce_ofAll/LED_top_OBUF[6]
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124    12.292 r  debounce_ofAll/SEGMENT7_top[2]_i_5/O
                         net (fo=1, routed)           0.643    12.935    debounce_ofAll/SEGMENT7_top[2]_i_5_n_1
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    13.059 r  debounce_ofAll/SEGMENT7_top[2]_i_3/O
                         net (fo=1, routed)           0.000    13.059    debounce_ofAll/SEGMENT7_top[2]_i_3_n_1
    SLICE_X5Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    13.276 r  debounce_ofAll/SEGMENT7_top_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.276    segment_ofAll/D[1]
    SLICE_X5Y20          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.506    14.847    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.064    15.136    segment_ofAll/SEGMENT7_top_reg[2]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -13.276    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 debounce_ofAll/input_circle_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/SEGMENT7_top_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.198ns (27.613%)  route 5.762ns (72.387%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.638     5.159    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  debounce_ofAll/input_circle_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  debounce_ofAll/input_circle_status_reg[6]/Q
                         net (fo=19, routed)          0.879     6.494    debounce_ofAll/input_circle_status_reg_n_1_[6]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 f  debounce_ofAll/LED_top_OBUF[0]_inst_i_32/O
                         net (fo=2, routed)           0.804     7.422    debounce_ofAll/LED_top_OBUF[0]_inst_i_32_n_1
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.150     7.572 f  debounce_ofAll/LED_top_OBUF[15]_inst_i_33/O
                         net (fo=38, routed)          0.912     8.484    debounce_ofAll/input_circle_status_reg[2]_1
    SLICE_X7Y9           LUT4 (Prop_lut4_I3_O)        0.320     8.804 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.832     9.636    debounce_ofAll/LED_top_OBUF[6]_inst_i_7_n_1
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.326     9.962 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.682    10.644    debounce_ofAll/LED_top_OBUF[6]_inst_i_2_n_1
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.124    10.768 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_1/O
                         net (fo=8, routed)           1.228    11.996    debounce_ofAll/LED_top_OBUF[6]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.149    12.145 r  debounce_ofAll/SEGMENT7_top[3]_i_5/O
                         net (fo=1, routed)           0.425    12.570    debounce_ofAll/SEGMENT7_top[3]_i_5_n_1
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.332    12.902 r  debounce_ofAll/SEGMENT7_top[3]_i_3/O
                         net (fo=1, routed)           0.000    12.902    debounce_ofAll/SEGMENT7_top[3]_i_3_n_1
    SLICE_X4Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    13.119 r  debounce_ofAll/SEGMENT7_top_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.119    segment_ofAll/D[2]
    SLICE_X4Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.505    14.846    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.064    15.135    segment_ofAll/SEGMENT7_top_reg[3]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -13.119    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 debounce_ofAll/input_circle_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/SEGMENT7_top_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.999ns (25.646%)  route 5.796ns (74.354%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.638     5.159    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  debounce_ofAll/input_circle_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  debounce_ofAll/input_circle_status_reg[6]/Q
                         net (fo=19, routed)          0.879     6.494    debounce_ofAll/input_circle_status_reg_n_1_[6]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  debounce_ofAll/LED_top_OBUF[0]_inst_i_32/O
                         net (fo=2, routed)           0.804     7.422    debounce_ofAll/LED_top_OBUF[0]_inst_i_32_n_1
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.150     7.572 r  debounce_ofAll/LED_top_OBUF[15]_inst_i_33/O
                         net (fo=38, routed)          1.176     8.748    debounce_ofAll/input_circle_status_reg[2]_1
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.326     9.074 f  debounce_ofAll/LED_top_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.651     9.725    debounce_ofAll/LED_top_OBUF[5]_inst_i_8_n_1
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     9.849 r  debounce_ofAll/LED_top_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.455    10.303    debounce_ofAll/LED_top_OBUF[5]_inst_i_2_n_1
    SLICE_X5Y8           LUT6 (Prop_lut6_I2_O)        0.124    10.427 r  debounce_ofAll/LED_top_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.039    11.466    debounce_ofAll/LED_top_OBUF[5]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.150    11.616 f  debounce_ofAll/SEGMENT7_top[5]_i_6/O
                         net (fo=1, routed)           0.793    12.409    debounce_ofAll/SEGMENT7_top[5]_i_6_n_1
    SLICE_X5Y21          LUT6 (Prop_lut6_I2_O)        0.328    12.737 r  debounce_ofAll/SEGMENT7_top[5]_i_3/O
                         net (fo=1, routed)           0.000    12.737    debounce_ofAll/SEGMENT7_top[5]_i_3_n_1
    SLICE_X5Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    12.954 r  debounce_ofAll/SEGMENT7_top_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.954    segment_ofAll/D[4]
    SLICE_X5Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.505    14.846    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[5]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y21          FDRE (Setup_fdre_C_D)        0.064    15.135    segment_ofAll/SEGMENT7_top_reg[5]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 debounce_ofAll/input_circle_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/SEGMENT7_top_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 1.769ns (23.607%)  route 5.725ns (76.393%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.638     5.159    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  debounce_ofAll/input_circle_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  debounce_ofAll/input_circle_status_reg[6]/Q
                         net (fo=19, routed)          0.879     6.494    debounce_ofAll/input_circle_status_reg_n_1_[6]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  debounce_ofAll/LED_top_OBUF[0]_inst_i_32/O
                         net (fo=2, routed)           0.804     7.422    debounce_ofAll/LED_top_OBUF[0]_inst_i_32_n_1
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.150     7.572 r  debounce_ofAll/LED_top_OBUF[15]_inst_i_33/O
                         net (fo=38, routed)          1.176     8.748    debounce_ofAll/input_circle_status_reg[2]_1
    SLICE_X11Y8          LUT6 (Prop_lut6_I2_O)        0.326     9.074 f  debounce_ofAll/LED_top_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.651     9.725    debounce_ofAll/LED_top_OBUF[5]_inst_i_8_n_1
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     9.849 r  debounce_ofAll/LED_top_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.455    10.303    debounce_ofAll/LED_top_OBUF[5]_inst_i_2_n_1
    SLICE_X5Y8           LUT6 (Prop_lut6_I2_O)        0.124    10.427 r  debounce_ofAll/LED_top_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          1.039    11.466    debounce_ofAll/LED_top_OBUF[5]
    SLICE_X6Y21          LUT2 (Prop_lut2_I0_O)        0.124    11.590 r  debounce_ofAll/SEGMENT7_top[1]_i_6/O
                         net (fo=1, routed)           0.722    12.312    debounce_ofAll/SEGMENT7_top[1]_i_6_n_1
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.436 r  debounce_ofAll/SEGMENT7_top[1]_i_3/O
                         net (fo=1, routed)           0.000    12.436    debounce_ofAll/SEGMENT7_top[1]_i_3_n_1
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I1_O)      0.217    12.653 r  debounce_ofAll/SEGMENT7_top_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.653    segment_ofAll/D[0]
    SLICE_X5Y19          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.506    14.847    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.064    15.136    segment_ofAll/SEGMENT7_top_reg[1]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 debounce_ofAll/input_circle_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/SEGMENT7_top_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.965ns (26.337%)  route 5.496ns (73.663%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.638     5.159    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  debounce_ofAll/input_circle_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  debounce_ofAll/input_circle_status_reg[6]/Q
                         net (fo=19, routed)          0.879     6.494    debounce_ofAll/input_circle_status_reg_n_1_[6]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 f  debounce_ofAll/LED_top_OBUF[0]_inst_i_32/O
                         net (fo=2, routed)           0.804     7.422    debounce_ofAll/LED_top_OBUF[0]_inst_i_32_n_1
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.150     7.572 f  debounce_ofAll/LED_top_OBUF[15]_inst_i_33/O
                         net (fo=38, routed)          0.912     8.484    debounce_ofAll/input_circle_status_reg[2]_1
    SLICE_X7Y9           LUT4 (Prop_lut4_I3_O)        0.320     8.804 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.832     9.636    debounce_ofAll/LED_top_OBUF[6]_inst_i_7_n_1
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.326     9.962 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.682    10.644    debounce_ofAll/LED_top_OBUF[6]_inst_i_2_n_1
    SLICE_X7Y8           LUT6 (Prop_lut6_I2_O)        0.124    10.768 r  debounce_ofAll/LED_top_OBUF[6]_inst_i_1/O
                         net (fo=8, routed)           1.233    12.001    debounce_ofAll/LED_top_OBUF[6]
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124    12.125 r  debounce_ofAll/SEGMENT7_top[4]_i_5/O
                         net (fo=1, routed)           0.154    12.279    debounce_ofAll/SEGMENT7_top[4]_i_5_n_1
    SLICE_X3Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.403 r  debounce_ofAll/SEGMENT7_top[4]_i_3/O
                         net (fo=1, routed)           0.000    12.403    debounce_ofAll/SEGMENT7_top[4]_i_3_n_1
    SLICE_X3Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    12.620 r  debounce_ofAll/SEGMENT7_top_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.620    segment_ofAll/D[3]
    SLICE_X3Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.848    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.064    15.151    segment_ofAll/SEGMENT7_top_reg[4]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 debounce_ofAll/debounce_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_ofAll/input_circle_status_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.805ns (30.972%)  route 4.023ns (69.028%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.638     5.159    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  debounce_ofAll/debounce_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  debounce_ofAll/debounce_cntr_reg[7]/Q
                         net (fo=5, routed)           0.835     6.451    debounce_ofAll/debounce_cntr_reg[7]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  debounce_ofAll/input_circle_status[20]_i_19/O
                         net (fo=1, routed)           0.000     6.575    debounce_ofAll/input_circle_status[20]_i_19_n_1
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.107 r  debounce_ofAll/input_circle_status_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.107    debounce_ofAll/input_circle_status_reg[20]_i_4_n_1
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.335 f  debounce_ofAll/input_circle_status_reg[20]_i_2/CO[2]
                         net (fo=26, routed)          1.394     8.729    debounce_ofAll/input_circle_status_reg[20]_i_2_n_2
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.313     9.042 r  debounce_ofAll/input_circle_status[14]_i_3/O
                         net (fo=7, routed)           1.269    10.311    debounce_ofAll/input_circle_status[14]_i_3_n_1
    SLICE_X5Y6           LUT4 (Prop_lut4_I2_O)        0.152    10.463 r  debounce_ofAll/input_circle_status[10]_i_1/O
                         net (fo=1, routed)           0.524    10.987    debounce_ofAll/input_circle_status[10]_i_1_n_1
    SLICE_X5Y5           FDRE                                         r  debounce_ofAll/input_circle_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.517    14.858    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  debounce_ofAll/input_circle_status_reg[10]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)       -0.269    14.814    debounce_ofAll/input_circle_status_reg[10]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 debounce_ofAll/debounce_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_ofAll/input_circle_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 2.035ns (36.027%)  route 3.614ns (63.973%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.638     5.159    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  debounce_ofAll/debounce_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  debounce_ofAll/debounce_cntr_reg[7]/Q
                         net (fo=5, routed)           0.835     6.451    debounce_ofAll/debounce_cntr_reg[7]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  debounce_ofAll/input_circle_status[20]_i_19/O
                         net (fo=1, routed)           0.000     6.575    debounce_ofAll/input_circle_status[20]_i_19_n_1
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.107 r  debounce_ofAll/input_circle_status_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.107    debounce_ofAll/input_circle_status_reg[20]_i_4_n_1
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.335 r  debounce_ofAll/input_circle_status_reg[20]_i_2/CO[2]
                         net (fo=26, routed)          1.394     8.729    debounce_ofAll/input_circle_status_reg[20]_i_2_n_2
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.341     9.070 r  debounce_ofAll/input_circle_status[7]_i_2/O
                         net (fo=8, routed)           1.038    10.108    debounce_ofAll/input_circle_status[7]_i_2_n_1
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.354    10.462 r  debounce_ofAll/input_circle_status[0]_i_1/O
                         net (fo=1, routed)           0.346    10.808    debounce_ofAll/input_circle_status[0]_i_1_n_1
    SLICE_X4Y3           FDRE                                         r  debounce_ofAll/input_circle_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.517    14.858    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  debounce_ofAll/input_circle_status_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)       -0.275    14.808    debounce_ofAll/input_circle_status_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 debounce_ofAll/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_ofAll/input_circle_status_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_top rise@10.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.456ns (26.225%)  route 4.096ns (73.775%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.638     5.159    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  debounce_ofAll/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  debounce_ofAll/cycle_counter_reg[0]/Q
                         net (fo=19, routed)          1.360     7.037    debounce_ofAll/cycle_counter_reg[0]
    SLICE_X2Y10          LUT6 (Prop_lut6_I4_O)        0.124     7.161 r  debounce_ofAll/input_circle_status[18]_i_10/O
                         net (fo=1, routed)           0.000     7.161    debounce_ofAll/input_circle_status[18]_i_10_n_1
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I1_O)      0.247     7.408 r  debounce_ofAll/input_circle_status_reg[18]_i_7/O
                         net (fo=1, routed)           0.000     7.408    debounce_ofAll/input_circle_status_reg[18]_i_7_n_1
    SLICE_X2Y10          MUXF8 (Prop_muxf8_I0_O)      0.098     7.506 r  debounce_ofAll/input_circle_status_reg[18]_i_6/O
                         net (fo=1, routed)           0.787     8.293    debounce_ofAll/input_circle_status_reg[18]_i_6_n_1
    SLICE_X3Y6           LUT5 (Prop_lut5_I4_O)        0.319     8.612 r  debounce_ofAll/input_circle_status[18]_i_2/O
                         net (fo=18, routed)          1.603    10.215    debounce_ofAll/input_circle_status1
    SLICE_X4Y5           LUT4 (Prop_lut4_I0_O)        0.150    10.365 r  debounce_ofAll/input_circle_status[8]_i_1/O
                         net (fo=1, routed)           0.346    10.711    debounce_ofAll/input_circle_status[8]_i_1_n_1
    SLICE_X4Y5           FDRE                                         r  debounce_ofAll/input_circle_status_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_top (IN)
                         net (fo=0)                   0.000    10.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.517    14.858    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  debounce_ofAll/input_circle_status_reg[8]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y5           FDRE (Setup_fdre_C_D)       -0.275    14.808    debounce_ofAll/input_circle_status_reg[8]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debounce_ofAll/cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_ofAll/input_circle_status_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.983%)  route 0.118ns (36.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.595     1.478    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  debounce_ofAll/cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  debounce_ofAll/cycle_counter_reg[2]/Q
                         net (fo=18, routed)          0.118     1.760    debounce_ofAll/cycle_counter_reg[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  debounce_ofAll/input_circle_status[11]_i_1/O
                         net (fo=1, routed)           0.000     1.805    debounce_ofAll/input_circle_status[11]_i_1_n_1
    SLICE_X3Y4           FDRE                                         r  debounce_ofAll/input_circle_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.866     1.993    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  debounce_ofAll/input_circle_status_reg[11]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.092     1.583    debounce_ofAll/input_circle_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debounce_ofAll/input_circle_status_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_ofAll/input_circle_status_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.596     1.479    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  debounce_ofAll/input_circle_status_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  debounce_ofAll/input_circle_status_reg[13]/Q
                         net (fo=2, routed)           0.167     1.787    debounce_ofAll/usersw_msb[5]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  debounce_ofAll/input_circle_status[13]_i_1/O
                         net (fo=1, routed)           0.000     1.832    debounce_ofAll/input_circle_status[13]_i_1_n_1
    SLICE_X3Y2           FDRE                                         r  debounce_ofAll/input_circle_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.867     1.994    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  debounce_ofAll/input_circle_status_reg[13]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.091     1.570    debounce_ofAll/input_circle_status_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounce_ofAll/input_circle_status_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_ofAll/input_circle_status_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.595     1.478    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  debounce_ofAll/input_circle_status_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debounce_ofAll/input_circle_status_reg[18]/Q
                         net (fo=2, routed)           0.168     1.787    debounce_ofAll/userbutton_updown[1]
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  debounce_ofAll/input_circle_status[18]_i_1/O
                         net (fo=1, routed)           0.000     1.832    debounce_ofAll/input_circle_status[18]_i_1_n_1
    SLICE_X3Y6           FDRE                                         r  debounce_ofAll/input_circle_status_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.866     1.993    debounce_ofAll/CLK_top_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  debounce_ofAll/input_circle_status_reg[18]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.091     1.569    debounce_ofAll/input_circle_status_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segment_ofAll/sevenouter4index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/SEGMENT7_top_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.226ns (58.763%)  route 0.159ns (41.237%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  segment_ofAll/sevenouter4index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  segment_ofAll/sevenouter4index_reg[0]/Q
                         net (fo=11, routed)          0.159     1.764    debounce_ofAll/sevenouter4index_reg[0]
    SLICE_X5Y21          MUXF7 (Prop_muxf7_S_O)       0.085     1.849 r  debounce_ofAll/SEGMENT7_top_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    segment_ofAll/D[4]
    SLICE_X5Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.852     1.979    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[5]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.105     1.585    segment_ofAll/SEGMENT7_top_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 segment_ofAll/sevenouter4index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/SEGMENT4_top_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.568%)  route 0.159ns (55.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  segment_ofAll/sevenouter4index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.128     1.592 r  segment_ofAll/sevenouter4index_reg[1]/Q
                         net (fo=18, routed)          0.159     1.751    segment_ofAll/sevenouter4index_reg[1]
    SLICE_X6Y23          FDSE                                         r  segment_ofAll/SEGMENT4_top_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.849     1.976    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X6Y23          FDSE                                         r  segment_ofAll/SEGMENT4_top_reg[1]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDSE (Hold_fdse_C_D)         0.005     1.482    segment_ofAll/SEGMENT4_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 segment_ofAll/sevenouter4index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/SEGMENT7_top_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.881%)  route 0.164ns (42.119%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  segment_ofAll/sevenouter4index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  segment_ofAll/sevenouter4index_reg[0]/Q
                         net (fo=11, routed)          0.164     1.770    debounce_ofAll/sevenouter4index_reg[0]
    SLICE_X4Y21          MUXF7 (Prop_muxf7_S_O)       0.085     1.855 r  debounce_ofAll/SEGMENT7_top_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    segment_ofAll/D[2]
    SLICE_X4Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.852     1.979    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.105     1.585    segment_ofAll/SEGMENT7_top_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 segment_ofAll/sevenouter4index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/SEGMENT7_top_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.041%)  route 0.192ns (45.959%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  segment_ofAll/sevenouter4index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  segment_ofAll/sevenouter4index_reg[0]/Q
                         net (fo=11, routed)          0.192     1.797    debounce_ofAll/sevenouter4index_reg[0]
    SLICE_X3Y21          MUXF7 (Prop_muxf7_S_O)       0.085     1.882 r  debounce_ofAll/SEGMENT7_top_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.882    segment_ofAll/D[3]
    SLICE_X3Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  segment_ofAll/SEGMENT7_top_reg[4]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.608    segment_ofAll/SEGMENT7_top_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 segment_ofAll/minicounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/minicounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.582     1.465    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  segment_ofAll/minicounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  segment_ofAll/minicounter_reg[6]/Q
                         net (fo=3, routed)           0.133     1.739    segment_ofAll/minicounter_reg[6]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  segment_ofAll/minicounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    segment_ofAll/minicounter_reg[4]_i_1_n_6
    SLICE_X0Y24          FDRE                                         r  segment_ofAll/minicounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.850     1.977    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  segment_ofAll/minicounter_reg[6]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    segment_ofAll/minicounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 segment_ofAll/minicounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/minicounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.582     1.465    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  segment_ofAll/minicounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  segment_ofAll/minicounter_reg[10]/Q
                         net (fo=3, routed)           0.133     1.739    segment_ofAll/minicounter_reg[10]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  segment_ofAll/minicounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    segment_ofAll/minicounter_reg[8]_i_1_n_6
    SLICE_X0Y25          FDRE                                         r  segment_ofAll/minicounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.850     1.977    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  segment_ofAll/minicounter_reg[10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    segment_ofAll/minicounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 segment_ofAll/minicounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_ofAll/minicounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_top  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_top
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_top rise@0.000ns - CLK_top rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.583     1.466    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  segment_ofAll/minicounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  segment_ofAll/minicounter_reg[14]/Q
                         net (fo=3, routed)           0.134     1.741    segment_ofAll/minicounter_reg[14]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  segment_ofAll/minicounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    segment_ofAll/minicounter_reg[12]_i_1_n_6
    SLICE_X0Y26          FDRE                                         r  segment_ofAll/minicounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_top rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_top (IN)
                         net (fo=0)                   0.000     0.000    CLK_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_top_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_top_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.851     1.978    segment_ofAll/CLK_top_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  segment_ofAll/minicounter_reg[14]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    segment_ofAll/minicounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_top
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_top }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_top_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     debounce_ofAll/debounce_cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     debounce_ofAll/debounce_cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     debounce_ofAll/debounce_cntr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     debounce_ofAll/debounce_cntr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     debounce_ofAll/debounce_cntr_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     debounce_ofAll/debounce_cntr_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     debounce_ofAll/debounce_cntr_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     debounce_ofAll/debounce_cntr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     debounce_ofAll/debounce_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     debounce_ofAll/debounce_cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     debounce_ofAll/debounce_cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     debounce_ofAll/debounce_cntr_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     debounce_ofAll/debounce_cntr_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     debounce_ofAll/debounce_cntr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     debounce_ofAll/debounce_cntr_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     debounce_ofAll/debounce_cntr_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     debounce_ofAll/input_circle_status_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     debounce_ofAll/input_circle_status_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     debounce_ofAll/input_circle_status_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     debounce_ofAll/debounce_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     debounce_ofAll/debounce_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     debounce_ofAll/debounce_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     debounce_ofAll/debounce_cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     debounce_ofAll/debounce_cntr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     debounce_ofAll/debounce_cntr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     debounce_ofAll/input_circle_status_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     debounce_ofAll/input_circle_status_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     debounce_ofAll/input_circle_status_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     debounce_ofAll/input_circle_status_reg[7]/C



