{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647290661756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647290661756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 17:44:21 2022 " "Processing started: Mon Mar 14 17:44:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647290661756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647290661756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647290661756 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1647290662136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Topo-rtl " "Found design unit 1: Topo-rtl" {  } { { "Topo.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/Topo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "Topo.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/Topo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiply-rtl " "Found design unit 1: multiply-rtl" {  } { { "multiply.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/multiply.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662528 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/multiply.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MySoc-rtl " "Found design unit 1: MySoc-rtl" {  } { { "MySoc/synthesis/MySoc.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662540 ""} { "Info" "ISGN_ENTITY_NAME" "1 MySoc " "Found entity 1: MySoc" {  } { { "MySoc/synthesis/MySoc.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_nios_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_nios_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_nios_instruction_master_translator-rtl " "Found design unit 1: mysoc_nios_instruction_master_translator-rtl" {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662544 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_nios_instruction_master_translator " "Found entity 1: mysoc_nios_instruction_master_translator" {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_nios_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_nios_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_nios_data_master_translator-rtl " "Found design unit 1: mysoc_nios_data_master_translator-rtl" {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662548 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_nios_data_master_translator " "Found entity 1: mysoc_nios_data_master_translator" {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_nios_jtag_debug_module_translator-rtl " "Found design unit 1: mysoc_nios_jtag_debug_module_translator-rtl" {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662548 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_nios_jtag_debug_module_translator " "Found entity 1: mysoc_nios_jtag_debug_module_translator" {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_ram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_ram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_ram_s1_translator-rtl " "Found design unit 1: mysoc_ram_s1_translator-rtl" {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662552 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_ram_s1_translator " "Found entity 1: mysoc_ram_s1_translator" {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: mysoc_jtag_avalon_jtag_slave_translator-rtl" {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662556 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_jtag_avalon_jtag_slave_translator " "Found entity 1: mysoc_jtag_avalon_jtag_slave_translator" {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_sysid_control_slave_translator-rtl " "Found design unit 1: mysoc_sysid_control_slave_translator-rtl" {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662556 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_sysid_control_slave_translator " "Found entity 1: mysoc_sysid_control_slave_translator" {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_m_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_m_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_m_s1_translator-rtl " "Found design unit 1: mysoc_m_s1_translator-rtl" {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662560 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_m_s1_translator " "Found entity 1: mysoc_m_s1_translator" {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_res_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_res_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_res_s1_translator-rtl " "Found design unit 1: mysoc_res_s1_translator-rtl" {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662560 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_res_s1_translator " "Found entity 1: mysoc_res_s1_translator" {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_rst_controller-rtl " "Found design unit 1: mysoc_rst_controller-rtl" {  } { { "MySoc/synthesis/mysoc_rst_controller.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662564 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_rst_controller " "Found entity 1: mysoc_rst_controller" {  } { { "MySoc/synthesis/mysoc_rst_controller.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_rst_controller_001-rtl " "Found design unit 1: mysoc_rst_controller_001-rtl" {  } { { "MySoc/synthesis/mysoc_rst_controller_001.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662568 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_rst_controller_001 " "Found entity 1: mysoc_rst_controller_001" {  } { { "MySoc/synthesis/mysoc_rst_controller_001.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_irq_mapper " "Found entity 1: MySoc_irq_mapper" {  } { { "MySoc/synthesis/submodules/MySoc_irq_mapper.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662572 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_mux_001 " "Found entity 1: MySoc_rsp_xbar_mux_001" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_mux_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_mux " "Found entity 1: MySoc_rsp_xbar_mux" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_mux.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_demux_004 " "Found entity 1: MySoc_rsp_xbar_demux_004" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_demux_004.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_demux " "Found entity 1: MySoc_rsp_xbar_demux" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_demux.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_cmd_xbar_mux " "Found entity 1: MySoc_cmd_xbar_mux" {  } { { "MySoc/synthesis/submodules/MySoc_cmd_xbar_mux.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_cmd_xbar_demux_001 " "Found entity 1: MySoc_cmd_xbar_demux_001" {  } { { "MySoc/synthesis/submodules/MySoc_cmd_xbar_demux_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_cmd_xbar_demux " "Found entity 1: MySoc_cmd_xbar_demux" {  } { { "MySoc/synthesis/submodules/MySoc_cmd_xbar_demux.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MySoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MySoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_id_router_004.sv(48) " "Verilog HDL Declaration information at MySoc_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_004.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290662596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_id_router_004.sv(49) " "Verilog HDL Declaration information at MySoc_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_004.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290662596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_id_router_004_default_decode " "Found entity 1: MySoc_id_router_004_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_004.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662596 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_id_router_004 " "Found entity 2: MySoc_id_router_004" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_004.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_id_router.sv(48) " "Verilog HDL Declaration information at MySoc_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290662596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_id_router.sv(49) " "Verilog HDL Declaration information at MySoc_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290662596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_id_router_default_decode " "Found entity 1: MySoc_id_router_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662596 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_id_router " "Found entity 2: MySoc_id_router" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_addr_router_001.sv(48) " "Verilog HDL Declaration information at MySoc_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290662600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_addr_router_001.sv(49) " "Verilog HDL Declaration information at MySoc_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290662600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_addr_router_001_default_decode " "Found entity 1: MySoc_addr_router_001_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662600 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_addr_router_001 " "Found entity 2: MySoc_addr_router_001" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_addr_router.sv(48) " "Verilog HDL Declaration information at MySoc_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290662604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_addr_router.sv(49) " "Verilog HDL Declaration information at MySoc_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290662604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_addr_router_default_decode " "Found entity 1: MySoc_addr_router_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662604 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_addr_router " "Found entity 2: MySoc_addr_router" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MySoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MySoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MySoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MySoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MySoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MySoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_go.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_go.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_go " "Found entity 1: MySoc_go" {  } { { "MySoc/synthesis/submodules/MySoc_go.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_go.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_prt.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_prt.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_prt " "Found entity 1: MySoc_prt" {  } { { "MySoc/synthesis/submodules/MySoc_prt.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_prt.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_res.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_res.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_res " "Found entity 1: MySoc_res" {  } { { "MySoc/synthesis/submodules/MySoc_res.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_res.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_m.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_m " "Found entity 1: MySoc_m" {  } { { "MySoc/synthesis/submodules/MySoc_m.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_m.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_sysid " "Found entity 1: MySoc_sysid" {  } { { "MySoc/synthesis/submodules/MySoc_sysid.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file mysoc/synthesis/submodules/mysoc_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_jtag_sim_scfifo_w " "Found entity 1: MySoc_jtag_sim_scfifo_w" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662638 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_jtag_scfifo_w " "Found entity 2: MySoc_jtag_scfifo_w" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662638 ""} { "Info" "ISGN_ENTITY_NAME" "3 MySoc_jtag_sim_scfifo_r " "Found entity 3: MySoc_jtag_sim_scfifo_r" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662638 ""} { "Info" "ISGN_ENTITY_NAME" "4 MySoc_jtag_scfifo_r " "Found entity 4: MySoc_jtag_scfifo_r" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662638 ""} { "Info" "ISGN_ENTITY_NAME" "5 MySoc_jtag " "Found entity 5: MySoc_jtag" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_ram " "Found entity 1: MySoc_ram" {  } { { "MySoc/synthesis/submodules/MySoc_ram.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file mysoc/synthesis/submodules/mysoc_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_register_bank_a_module " "Found entity 1: MySoc_nios_register_bank_a_module" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_nios_register_bank_b_module " "Found entity 2: MySoc_nios_register_bank_b_module" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "3 MySoc_nios_nios2_oci_debug " "Found entity 3: MySoc_nios_nios2_oci_debug" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "4 MySoc_nios_ociram_sp_ram_module " "Found entity 4: MySoc_nios_ociram_sp_ram_module" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "5 MySoc_nios_nios2_ocimem " "Found entity 5: MySoc_nios_nios2_ocimem" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "6 MySoc_nios_nios2_avalon_reg " "Found entity 6: MySoc_nios_nios2_avalon_reg" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "7 MySoc_nios_nios2_oci_break " "Found entity 7: MySoc_nios_nios2_oci_break" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "8 MySoc_nios_nios2_oci_xbrk " "Found entity 8: MySoc_nios_nios2_oci_xbrk" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "9 MySoc_nios_nios2_oci_dbrk " "Found entity 9: MySoc_nios_nios2_oci_dbrk" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "10 MySoc_nios_nios2_oci_itrace " "Found entity 10: MySoc_nios_nios2_oci_itrace" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "11 MySoc_nios_nios2_oci_td_mode " "Found entity 11: MySoc_nios_nios2_oci_td_mode" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "12 MySoc_nios_nios2_oci_dtrace " "Found entity 12: MySoc_nios_nios2_oci_dtrace" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "13 MySoc_nios_nios2_oci_compute_tm_count " "Found entity 13: MySoc_nios_nios2_oci_compute_tm_count" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "14 MySoc_nios_nios2_oci_fifowp_inc " "Found entity 14: MySoc_nios_nios2_oci_fifowp_inc" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "15 MySoc_nios_nios2_oci_fifocount_inc " "Found entity 15: MySoc_nios_nios2_oci_fifocount_inc" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "16 MySoc_nios_nios2_oci_fifo " "Found entity 16: MySoc_nios_nios2_oci_fifo" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "17 MySoc_nios_nios2_oci_pib " "Found entity 17: MySoc_nios_nios2_oci_pib" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "18 MySoc_nios_nios2_oci_im " "Found entity 18: MySoc_nios_nios2_oci_im" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "19 MySoc_nios_nios2_performance_monitors " "Found entity 19: MySoc_nios_nios2_performance_monitors" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "20 MySoc_nios_nios2_oci " "Found entity 20: MySoc_nios_nios2_oci" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""} { "Info" "ISGN_ENTITY_NAME" "21 MySoc_nios " "Found entity 21: MySoc_nios" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_jtag_debug_module_sysclk " "Found entity 1: MySoc_nios_jtag_debug_module_sysclk" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_sysclk.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_jtag_debug_module_tck " "Found entity 1: MySoc_nios_jtag_debug_module_tck" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_tck.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_jtag_debug_module_wrapper " "Found entity 1: MySoc_nios_jtag_debug_module_wrapper" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_oci_test_bench " "Found entity 1: MySoc_nios_oci_test_bench" {  } { { "MySoc/synthesis/submodules/MySoc_nios_oci_test_bench.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_test_bench " "Found entity 1: MySoc_nios_test_bench" {  } { { "MySoc/synthesis/submodules/MySoc_nios_test_bench.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290662666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290662666 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MySoc_nios.v(1567) " "Verilog HDL or VHDL warning at MySoc_nios.v(1567): conditional expression evaluates to a constant" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1647290662686 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MySoc_nios.v(1569) " "Verilog HDL or VHDL warning at MySoc_nios.v(1569): conditional expression evaluates to a constant" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1647290662686 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MySoc_nios.v(1725) " "Verilog HDL or VHDL warning at MySoc_nios.v(1725): conditional expression evaluates to a constant" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1647290662686 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MySoc_nios.v(2553) " "Verilog HDL or VHDL warning at MySoc_nios.v(2553): conditional expression evaluates to a constant" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1647290662690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1647290662818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc MySoc:Soc " "Elaborating entity \"MySoc\" for hierarchy \"MySoc:Soc\"" {  } { { "Topo.vhd" "Soc" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/Topo.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios MySoc:Soc\|MySoc_nios:nios " "Elaborating entity \"MySoc_nios\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_test_bench MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_test_bench:the_MySoc_nios_test_bench " "Elaborating entity \"MySoc_nios_test_bench\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_test_bench:the_MySoc_nios_test_bench\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_test_bench" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_register_bank_a_module MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a " "Elaborating entity \"MySoc_nios_register_bank_a_module\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_register_bank_a" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_altsyncram" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MySoc_nios_rf_ram_a.mif " "Parameter \"init_file\" = \"MySoc_nios_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663733 ""}  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647290663733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1g1 " "Found entity 1: altsyncram_k1g1" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/altsyncram_k1g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290663793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290663793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1g1 MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_k1g1:auto_generated " "Elaborating entity \"altsyncram_k1g1\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_k1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_register_bank_b_module MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b " "Elaborating entity \"MySoc_nios_register_bank_b_module\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_register_bank_b" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_altsyncram" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MySoc_nios_rf_ram_b.mif " "Parameter \"init_file\" = \"MySoc_nios_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663865 ""}  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647290663865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1g1 " "Found entity 1: altsyncram_l1g1" {  } { { "db/altsyncram_l1g1.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/altsyncram_l1g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290663921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290663921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1g1 MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_l1g1:auto_generated " "Elaborating entity \"altsyncram_l1g1\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_l1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci " "Elaborating entity \"MySoc_nios_nios2_oci\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_debug MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug " "Elaborating entity \"MySoc_nios_nios2_oci_debug\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_debug" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_altera_std_synchronizer" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290663998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290663998 ""}  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647290663998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_ocimem MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem " "Elaborating entity \"MySoc_nios_nios2_ocimem\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_ocimem" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_ociram_sp_ram_module MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram " "Elaborating entity \"MySoc_nios_ociram_sp_ram_module\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_ociram_sp_ram" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_altsyncram" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290664014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MySoc_nios_ociram_default_contents.mif " "Parameter \"init_file\" = \"MySoc_nios_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664014 ""}  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647290664014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe71 " "Found entity 1: altsyncram_oe71" {  } { { "db/altsyncram_oe71.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/altsyncram_oe71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290664070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290664070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oe71 MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_oe71:auto_generated " "Elaborating entity \"altsyncram_oe71\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_oe71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_avalon_reg MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_avalon_reg:the_MySoc_nios_nios2_avalon_reg " "Elaborating entity \"MySoc_nios_nios2_avalon_reg\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_avalon_reg:the_MySoc_nios_nios2_avalon_reg\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_avalon_reg" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_break MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_break:the_MySoc_nios_nios2_oci_break " "Elaborating entity \"MySoc_nios_nios2_oci_break\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_break:the_MySoc_nios_nios2_oci_break\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_break" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_xbrk MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_xbrk:the_MySoc_nios_nios2_oci_xbrk " "Elaborating entity \"MySoc_nios_nios2_oci_xbrk\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_xbrk:the_MySoc_nios_nios2_oci_xbrk\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_xbrk" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_dbrk MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dbrk:the_MySoc_nios_nios2_oci_dbrk " "Elaborating entity \"MySoc_nios_nios2_oci_dbrk\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dbrk:the_MySoc_nios_nios2_oci_dbrk\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_dbrk" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_itrace MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_itrace:the_MySoc_nios_nios2_oci_itrace " "Elaborating entity \"MySoc_nios_nios2_oci_itrace\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_itrace:the_MySoc_nios_nios2_oci_itrace\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_itrace" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_dtrace MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dtrace:the_MySoc_nios_nios2_oci_dtrace " "Elaborating entity \"MySoc_nios_nios2_oci_dtrace\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dtrace:the_MySoc_nios_nios2_oci_dtrace\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_dtrace" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_td_mode MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dtrace:the_MySoc_nios_nios2_oci_dtrace\|MySoc_nios_nios2_oci_td_mode:MySoc_nios_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MySoc_nios_nios2_oci_td_mode\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dtrace:the_MySoc_nios_nios2_oci_dtrace\|MySoc_nios_nios2_oci_td_mode:MySoc_nios_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_fifo MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo " "Elaborating entity \"MySoc_nios_nios2_oci_fifo\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_fifo" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_compute_tm_count MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_compute_tm_count:MySoc_nios_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"MySoc_nios_nios2_oci_compute_tm_count\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_compute_tm_count:MySoc_nios_nios2_oci_compute_tm_count_tm_count\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_fifowp_inc MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_fifowp_inc:MySoc_nios_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"MySoc_nios_nios2_oci_fifowp_inc\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_fifowp_inc:MySoc_nios_nios2_oci_fifowp_inc_fifowp\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_fifocount_inc MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_fifocount_inc:MySoc_nios_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"MySoc_nios_nios2_oci_fifocount_inc\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_fifocount_inc:MySoc_nios_nios2_oci_fifocount_inc_fifocount\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_oci_test_bench MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_oci_test_bench:the_MySoc_nios_oci_test_bench " "Elaborating entity \"MySoc_nios_oci_test_bench\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_oci_test_bench:the_MySoc_nios_oci_test_bench\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_oci_test_bench" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_pib MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_pib:the_MySoc_nios_nios2_oci_pib " "Elaborating entity \"MySoc_nios_nios2_oci_pib\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_pib:the_MySoc_nios_nios2_oci_pib\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_pib" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_im MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_im:the_MySoc_nios_nios2_oci_im " "Elaborating entity \"MySoc_nios_nios2_oci_im\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_im:the_MySoc_nios_nios2_oci_im\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_im" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_jtag_debug_module_wrapper MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper " "Elaborating entity \"MySoc_nios_jtag_debug_module_wrapper\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_jtag_debug_module_wrapper" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_jtag_debug_module_tck MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|MySoc_nios_jtag_debug_module_tck:the_MySoc_nios_jtag_debug_module_tck " "Elaborating entity \"MySoc_nios_jtag_debug_module_tck\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|MySoc_nios_jtag_debug_module_tck:the_MySoc_nios_jtag_debug_module_tck\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "the_MySoc_nios_jtag_debug_module_tck" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_jtag_debug_module_sysclk MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|MySoc_nios_jtag_debug_module_sysclk:the_MySoc_nios_jtag_debug_module_sysclk " "Elaborating entity \"MySoc_nios_jtag_debug_module_sysclk\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|MySoc_nios_jtag_debug_module_sysclk:the_MySoc_nios_jtag_debug_module_sysclk\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "the_MySoc_nios_jtag_debug_module_sysclk" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "MySoc_nios_jtag_debug_module_phy" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290664213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy " "Instantiated megafunction \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664213 ""}  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647290664213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664217 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_ram MySoc:Soc\|MySoc_ram:ram " "Elaborating entity \"MySoc_ram\" for hierarchy \"MySoc:Soc\|MySoc_ram:ram\"" {  } { { "MySoc/synthesis/MySoc.vhd" "ram" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_ram.v" "the_altsyncram" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_ram.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MySoc_ram.hex " "Parameter \"init_file\" = \"MySoc_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664237 ""}  } { { "MySoc/synthesis/submodules/MySoc_ram.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647290664237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cmb1 " "Found entity 1: altsyncram_cmb1" {  } { { "db/altsyncram_cmb1.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/altsyncram_cmb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290664297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290664297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cmb1 MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated " "Elaborating entity \"altsyncram_cmb1\" for hierarchy \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ara.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ara.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ara " "Found entity 1: decode_ara" {  } { { "db/decode_ara.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/decode_ara.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290664353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290664353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ara MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated\|decode_ara:decode3 " "Elaborating entity \"decode_ara\" for hierarchy \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated\|decode_ara:decode3\"" {  } { { "db/altsyncram_cmb1.tdf" "decode3" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/altsyncram_cmb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nb " "Found entity 1: mux_7nb" {  } { { "db/mux_7nb.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/mux_7nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290664405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290664405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nb MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated\|mux_7nb:mux2 " "Elaborating entity \"mux_7nb\" for hierarchy \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated\|mux_7nb:mux2\"" {  } { { "db/altsyncram_cmb1.tdf" "mux2" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/altsyncram_cmb1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_jtag MySoc:Soc\|MySoc_jtag:jtag " "Elaborating entity \"MySoc_jtag\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\"" {  } { { "MySoc/synthesis/MySoc.vhd" "jtag" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_jtag_scfifo_w MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w " "Elaborating entity \"MySoc_jtag_scfifo_w\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "the_MySoc_jtag_scfifo_w" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "wfifo" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290664545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664545 ""}  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647290664545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290664597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290664597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290664609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290664609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290664625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290664625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290664677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290664677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290664729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290664729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290664785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290664785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290664837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290664837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_jtag_scfifo_r MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_r:the_MySoc_jtag_scfifo_r " "Elaborating entity \"MySoc_jtag_scfifo_r\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_r:the_MySoc_jtag_scfifo_r\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "the_MySoc_jtag_scfifo_r" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "MySoc_jtag_alt_jtag_atlantic" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290664949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic " "Instantiated megafunction \"MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664949 ""}  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647290664949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_sysid MySoc:Soc\|MySoc_sysid:sysid " "Elaborating entity \"MySoc_sysid\" for hierarchy \"MySoc:Soc\|MySoc_sysid:sysid\"" {  } { { "MySoc/synthesis/MySoc.vhd" "sysid" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290664953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_m MySoc:Soc\|MySoc_m:m " "Elaborating entity \"MySoc_m\" for hierarchy \"MySoc:Soc\|MySoc_m:m\"" {  } { { "MySoc/synthesis/MySoc.vhd" "m" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_res MySoc:Soc\|MySoc_res:res " "Elaborating entity \"MySoc_res\" for hierarchy \"MySoc:Soc\|MySoc_res:res\"" {  } { { "MySoc/synthesis/MySoc.vhd" "res" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_prt MySoc:Soc\|MySoc_prt:prt " "Elaborating entity \"MySoc_prt\" for hierarchy \"MySoc:Soc\|MySoc_prt:prt\"" {  } { { "MySoc/synthesis/MySoc.vhd" "prt" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_go MySoc:Soc\|MySoc_go:go " "Elaborating entity \"MySoc_go\" for hierarchy \"MySoc:Soc\|MySoc_go:go\"" {  } { { "MySoc/synthesis/MySoc.vhd" "go" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_nios_instruction_master_translator MySoc:Soc\|mysoc_nios_instruction_master_translator:nios_instruction_master_translator " "Elaborating entity \"mysoc_nios_instruction_master_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_instruction_master_translator:nios_instruction_master_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_instruction_master_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665160 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid mysoc_nios_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_nios_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665164 "|Topo|MySoc:Soc|mysoc_nios_instruction_master_translator:nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response mysoc_nios_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_nios_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665164 "|Topo|MySoc:Soc|mysoc_nios_instruction_master_translator:nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid mysoc_nios_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at mysoc_nios_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665164 "|Topo|MySoc:Soc|mysoc_nios_instruction_master_translator:nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken mysoc_nios_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at mysoc_nios_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665164 "|Topo|MySoc:Soc|mysoc_nios_instruction_master_translator:nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest mysoc_nios_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_nios_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665164 "|Topo|MySoc:Soc|mysoc_nios_instruction_master_translator:nios_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MySoc:Soc\|mysoc_nios_instruction_master_translator:nios_instruction_master_translator\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_instruction_master_translator:nios_instruction_master_translator\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "nios_instruction_master_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_nios_data_master_translator MySoc:Soc\|mysoc_nios_data_master_translator:nios_data_master_translator " "Elaborating entity \"mysoc_nios_data_master_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_data_master_translator:nios_data_master_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_data_master_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665192 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid mysoc_nios_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at mysoc_nios_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665192 "|Topo|MySoc:Soc|mysoc_nios_data_master_translator:nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response mysoc_nios_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at mysoc_nios_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665192 "|Topo|MySoc:Soc|mysoc_nios_data_master_translator:nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid mysoc_nios_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at mysoc_nios_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665192 "|Topo|MySoc:Soc|mysoc_nios_data_master_translator:nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken mysoc_nios_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at mysoc_nios_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665196 "|Topo|MySoc:Soc|mysoc_nios_data_master_translator:nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest mysoc_nios_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_nios_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665196 "|Topo|MySoc:Soc|mysoc_nios_data_master_translator:nios_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MySoc:Soc\|mysoc_nios_data_master_translator:nios_data_master_translator\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_data_master_translator:nios_data_master_translator\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "nios_data_master_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_nios_jtag_debug_module_translator MySoc:Soc\|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator " "Elaborating entity \"mysoc_nios_jtag_debug_module_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_jtag_debug_module_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665224 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_nios_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665224 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_nios_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665224 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_nios_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665224 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect mysoc_nios_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665224 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken mysoc_nios_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665224 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_nios_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665224 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_nios_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665224 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_nios_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665224 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_nios_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665224 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_nios_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665224 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_nios_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665224 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MySoc:Soc\|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator\|altera_merlin_slave_translator:nios_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator\|altera_merlin_slave_translator:nios_jtag_debug_module_translator\"" {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "nios_jtag_debug_module_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_ram_s1_translator MySoc:Soc\|mysoc_ram_s1_translator:ram_s1_translator " "Elaborating entity \"mysoc_ram_s1_translator\" for hierarchy \"MySoc:Soc\|mysoc_ram_s1_translator:ram_s1_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "ram_s1_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665256 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_ram_s1_translator.vhd(58) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665256 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_ram_s1_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665256 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_ram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665256 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess mysoc_ram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665256 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_ram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665256 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_ram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665256 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read mysoc_ram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665256 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_ram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665256 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_ram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665256 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_ram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665256 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_ram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665256 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MySoc:Soc\|mysoc_ram_s1_translator:ram_s1_translator\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_ram_s1_translator:ram_s1_translator\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "ram_s1_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_jtag_avalon_jtag_slave_translator MySoc:Soc\|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"mysoc_jtag_avalon_jtag_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665284 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable mysoc_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken mysoc_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess mysoc_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665288 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MySoc:Soc\|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_sysid_control_slave_translator MySoc:Soc\|mysoc_sysid_control_slave_translator:sysid_control_slave_translator " "Elaborating entity \"mysoc_sysid_control_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_sysid_control_slave_translator:sysid_control_slave_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "sysid_control_slave_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665316 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_sysid_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_sysid_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_sysid_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable mysoc_sysid_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect mysoc_sysid_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken mysoc_sysid_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess mysoc_sysid_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_sysid_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_sysid_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read mysoc_sysid_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write mysoc_sysid_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_sysid_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata mysoc_sysid_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_sysid_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_sysid_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_sysid_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665320 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MySoc:Soc\|mysoc_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "sysid_control_slave_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_m_s1_translator MySoc:Soc\|mysoc_m_s1_translator:m_s1_translator " "Elaborating entity \"mysoc_m_s1_translator\" for hierarchy \"MySoc:Soc\|mysoc_m_s1_translator:m_s1_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "m_s1_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665352 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_m_s1_translator.vhd(56) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_m_s1_translator.vhd(57) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_m_s1_translator.vhd(58) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable mysoc_m_s1_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken mysoc_m_s1_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess mysoc_m_s1_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_m_s1_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_m_s1_translator.vhd(63) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read mysoc_m_s1_translator.vhd(64) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_m_s1_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_m_s1_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_m_s1_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665352 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_m_s1_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665356 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MySoc:Soc\|mysoc_m_s1_translator:m_s1_translator\|altera_merlin_slave_translator:m_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_m_s1_translator:m_s1_translator\|altera_merlin_slave_translator:m_s1_translator\"" {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "m_s1_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_res_s1_translator MySoc:Soc\|mysoc_res_s1_translator:res_s1_translator " "Elaborating entity \"mysoc_res_s1_translator\" for hierarchy \"MySoc:Soc\|mysoc_res_s1_translator:res_s1_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "res_s1_translator" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665388 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_res_s1_translator.vhd(53) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_res_s1_translator.vhd(54) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_res_s1_translator.vhd(55) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable mysoc_res_s1_translator.vhd(56) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect mysoc_res_s1_translator.vhd(57) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken mysoc_res_s1_translator.vhd(58) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess mysoc_res_s1_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_res_s1_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_res_s1_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read mysoc_res_s1_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write mysoc_res_s1_translator.vhd(66) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_res_s1_translator.vhd(67) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata mysoc_res_s1_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_res_s1_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_res_s1_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_res_s1_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665392 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MySoc:Soc\|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MySoc:Soc\|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MySoc:Soc\|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MySoc:Soc\|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MySoc:Soc\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MySoc:Soc\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 2956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MySoc:Soc\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MySoc:Soc\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MySoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MySoc:Soc\|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MySoc:Soc\|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_addr_router MySoc:Soc\|MySoc_addr_router:addr_router " "Elaborating entity \"MySoc_addr_router\" for hierarchy \"MySoc:Soc\|MySoc_addr_router:addr_router\"" {  } { { "MySoc/synthesis/MySoc.vhd" "addr_router" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_addr_router_default_decode MySoc:Soc\|MySoc_addr_router:addr_router\|MySoc_addr_router_default_decode:the_default_decode " "Elaborating entity \"MySoc_addr_router_default_decode\" for hierarchy \"MySoc:Soc\|MySoc_addr_router:addr_router\|MySoc_addr_router_default_decode:the_default_decode\"" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "the_default_decode" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_addr_router_001 MySoc:Soc\|MySoc_addr_router_001:addr_router_001 " "Elaborating entity \"MySoc_addr_router_001\" for hierarchy \"MySoc:Soc\|MySoc_addr_router_001:addr_router_001\"" {  } { { "MySoc/synthesis/MySoc.vhd" "addr_router_001" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_addr_router_001_default_decode MySoc:Soc\|MySoc_addr_router_001:addr_router_001\|MySoc_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"MySoc_addr_router_001_default_decode\" for hierarchy \"MySoc:Soc\|MySoc_addr_router_001:addr_router_001\|MySoc_addr_router_001_default_decode:the_default_decode\"" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "the_default_decode" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_id_router MySoc:Soc\|MySoc_id_router:id_router " "Elaborating entity \"MySoc_id_router\" for hierarchy \"MySoc:Soc\|MySoc_id_router:id_router\"" {  } { { "MySoc/synthesis/MySoc.vhd" "id_router" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_id_router_default_decode MySoc:Soc\|MySoc_id_router:id_router\|MySoc_id_router_default_decode:the_default_decode " "Elaborating entity \"MySoc_id_router_default_decode\" for hierarchy \"MySoc:Soc\|MySoc_id_router:id_router\|MySoc_id_router_default_decode:the_default_decode\"" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "the_default_decode" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_id_router_004 MySoc:Soc\|MySoc_id_router_004:id_router_004 " "Elaborating entity \"MySoc_id_router_004\" for hierarchy \"MySoc:Soc\|MySoc_id_router_004:id_router_004\"" {  } { { "MySoc/synthesis/MySoc.vhd" "id_router_004" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_id_router_004_default_decode MySoc:Soc\|MySoc_id_router_004:id_router_004\|MySoc_id_router_004_default_decode:the_default_decode " "Elaborating entity \"MySoc_id_router_004_default_decode\" for hierarchy \"MySoc:Soc\|MySoc_id_router_004:id_router_004\|MySoc_id_router_004_default_decode:the_default_decode\"" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_004.sv" "the_default_decode" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_rst_controller MySoc:Soc\|mysoc_rst_controller:rst_controller " "Elaborating entity \"mysoc_rst_controller\" for hierarchy \"MySoc:Soc\|mysoc_rst_controller:rst_controller\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rst_controller" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665963 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req mysoc_rst_controller.vhd(35) " "VHDL Signal Declaration warning at mysoc_rst_controller.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_rst_controller.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_rst_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1647290665963 "|Topo|MySoc:Soc|mysoc_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MySoc:Soc\|mysoc_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MySoc:Soc\|mysoc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "MySoc/synthesis/mysoc_rst_controller.vhd" "rst_controller" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MySoc:Soc\|mysoc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MySoc:Soc\|mysoc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MySoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_rst_controller_001 MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001 " "Elaborating entity \"mysoc_rst_controller_001\" for hierarchy \"MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rst_controller_001" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "MySoc/synthesis/mysoc_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290665995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_cmd_xbar_demux MySoc:Soc\|MySoc_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"MySoc_cmd_xbar_demux\" for hierarchy \"MySoc:Soc\|MySoc_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "MySoc/synthesis/MySoc.vhd" "cmd_xbar_demux" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_cmd_xbar_demux_001 MySoc:Soc\|MySoc_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"MySoc_cmd_xbar_demux_001\" for hierarchy \"MySoc:Soc\|MySoc_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "MySoc/synthesis/MySoc.vhd" "cmd_xbar_demux_001" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_cmd_xbar_mux MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"MySoc_cmd_xbar_mux\" for hierarchy \"MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "MySoc/synthesis/MySoc.vhd" "cmd_xbar_mux" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MySoc/synthesis/submodules/MySoc_cmd_xbar_mux.sv" "arb" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_rsp_xbar_demux MySoc:Soc\|MySoc_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"MySoc_rsp_xbar_demux\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rsp_xbar_demux" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_rsp_xbar_demux_004 MySoc:Soc\|MySoc_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"MySoc_rsp_xbar_demux_004\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rsp_xbar_demux_004" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_rsp_xbar_mux MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"MySoc_rsp_xbar_mux\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rsp_xbar_mux" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_mux.sv" "arb" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_rsp_xbar_mux_001 MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"MySoc_rsp_xbar_mux_001\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rsp_xbar_mux_001" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_rsp_xbar_mux_001.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_irq_mapper MySoc:Soc\|MySoc_irq_mapper:irq_mapper " "Elaborating entity \"MySoc_irq_mapper\" for hierarchy \"MySoc:Soc\|MySoc_irq_mapper:irq_mapper\"" {  } { { "MySoc/synthesis/MySoc.vhd" "irq_mapper" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 4821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply multiply:multiplicador " "Elaborating entity \"multiply\" for hierarchy \"multiply:multiplicador\"" {  } { { "Topo.vhd" "multiplicador" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/Topo.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290666191 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multiply:multiplicador\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiply:multiplicador\|Mult0\"" {  } { { "multiply.vhd" "Mult0" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/multiply.vhd" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290669162 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1647290669162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiply:multiplicador\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiply:multiplicador\|lpm_mult:Mult0\"" {  } { { "multiply.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/multiply.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290669387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiply:multiplicador\|lpm_mult:Mult0 " "Instantiated megafunction \"multiply:multiplicador\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290669387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290669387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290669387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290669387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290669387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290669387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290669387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290669387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647290669387 ""}  } { { "multiply.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/multiply.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647290669387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p8t " "Found entity 1: mult_p8t" {  } { { "db/mult_p8t.tdf" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/db/mult_p8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290669451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290669451 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1647290670036 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 3740 -1 0 } } { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 393 -1 0 } } { "MySoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 3167 -1 0 } } { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 4133 -1 0 } } { "MySoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "MySoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 348 -1 0 } } { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 599 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1647290670152 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1647290670152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290672216 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1647290673444 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1647290673574 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1647290673574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1647290673634 "|Topo|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1647290673634 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290673734 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/output_files/multiplicador.map.smsg " "Generated suppressed messages file C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/output_files/multiplicador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1647290674234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1647290675744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647290675744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2174 " "Implemented 2174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1647290676291 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1647290676291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1990 " "Implemented 1990 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1647290676291 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1647290676291 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1647290676291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1647290676291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647290676339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 17:44:36 2022 " "Processing ended: Mon Mar 14 17:44:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647290676339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647290676339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647290676339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647290676339 ""}
