Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Sat May 27 22:00:07 2017
| Host             : DESKTOP-PEMQ38K running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 3.020  |
| Dynamic (W)              | 2.825  |
| Device Static (W)        | 0.195  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 50.2   |
| Junction Temperature (C) | 59.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.150 |        3 |       --- |             --- |
| Slice Logic             |     0.498 |    91899 |       --- |             --- |
|   LUT as Logic          |     0.437 |    35383 |     53200 |           66.51 |
|   Register              |     0.033 |    36554 |    106400 |           34.36 |
|   CARRY4                |     0.027 |     5478 |     13300 |           41.19 |
|   LUT as Shift Register |    <0.001 |       94 |     17400 |            0.54 |
|   F7/F8 Muxes           |    <0.001 |       64 |     53200 |            0.12 |
|   Others                |     0.000 |      250 |       --- |             --- |
| Signals                 |     0.616 |    49563 |       --- |             --- |
| Block RAM               |     0.032 |       16 |       140 |           11.43 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.195 |          |           |                 |
| Total                   |     3.020 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.323 |       1.293 |      0.030 |
| Vccaux    |       1.800 |     0.024 |       0.000 |      0.024 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.002 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.769 |       0.718 |      0.051 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| design_1_wrapper                                 |     2.825 |
|   design_1_i                                     |     2.825 |
|     match_0                                      |     1.288 |
|       inst                                       |     1.288 |
|         match_v1_0_S00_AXI_inst                  |     1.288 |
|           match_pipeline_1                       |     1.227 |
|           ram1                                   |     0.046 |
|             gen_ram[0].ram                       |     0.002 |
|             gen_ram[10].ram                      |     0.001 |
|             gen_ram[11].ram                      |     0.001 |
|             gen_ram[12].ram                      |     0.001 |
|             gen_ram[13].ram                      |     0.001 |
|             gen_ram[14].ram                      |     0.001 |
|             gen_ram[15].ram                      |     0.001 |
|             gen_ram[16].ram                      |     0.001 |
|             gen_ram[17].ram                      |     0.001 |
|             gen_ram[18].ram                      |     0.001 |
|             gen_ram[19].ram                      |     0.001 |
|             gen_ram[1].ram                       |     0.002 |
|             gen_ram[20].ram                      |     0.001 |
|             gen_ram[21].ram                      |     0.001 |
|             gen_ram[22].ram                      |     0.001 |
|             gen_ram[23].ram                      |     0.001 |
|             gen_ram[24].ram                      |     0.001 |
|             gen_ram[25].ram                      |     0.001 |
|             gen_ram[26].ram                      |     0.001 |
|             gen_ram[27].ram                      |     0.001 |
|             gen_ram[28].ram                      |     0.001 |
|             gen_ram[29].ram                      |     0.001 |
|             gen_ram[2].ram                       |     0.002 |
|             gen_ram[30].ram                      |     0.002 |
|             gen_ram[31].ram                      |     0.002 |
|             gen_ram[3].ram                       |     0.002 |
|             gen_ram[4].ram                       |     0.002 |
|             gen_ram[5].ram                       |     0.002 |
|             gen_ram[6].ram                       |     0.002 |
|             gen_ram[7].ram                       |     0.002 |
|             gen_ram[8].ram                       |     0.001 |
|             gen_ram[9].ram                       |     0.001 |
|     processing_system7_0                         |     1.531 |
|       inst                                       |     1.531 |
|     ps7_0_axi_periph                             |     0.005 |
|       s00_couplers                               |     0.005 |
|         auto_pc                                  |     0.005 |
|           inst                                   |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.005 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |     0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.002 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |     0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_ps7_0_100M                               |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


