{"vcs1":{"timestamp_begin":1681773536.842049098, "rt":0.39, "ut":0.16, "st":0.10}}
{"vcselab":{"timestamp_begin":1681773537.292996712, "rt":0.41, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1681773537.758633316, "rt":0.20, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681773536.485587334}
{"VCS_COMP_START_TIME": 1681773536.485587334}
{"VCS_COMP_END_TIME": 1681773538.027983367}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv IO.sv FSM.sv library.sv top.sv"}
{"vcs1": {"peak_mem": 337048}}
{"stitch_vcselab": {"peak_mem": 238980}}
