// Seed: 3228113533
module module_0;
  always @(1'b0) $unsigned(18);
  ;
  assign module_1.\id_7 = 0;
  logic [-1 : -1 'b0] id_1;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    output supply0 id_3,
    output tri0 id_4,
    output tri1 id_5
);
  logic \id_7 = 1;
  logic id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire   id_0,
    input  uwire   id_1,
    input  uwire   id_2,
    input  supply0 id_3,
    output logic   id_4
);
  assign id_4 = 1'b0 < -1;
  wire id_6 = id_0;
  wor  id_7 = 1;
  assign id_4 = 1'h0;
  always @(posedge -1) begin : LABEL_0
    id_4 <= id_1;
  end
  module_0 modCall_1 ();
endmodule
