Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at Audio_judgement.sv(6): object "Menu" differs only in case from object "MENU" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/Audio_judgement.sv Line: 6
Info (10281): Verilog HDL Declaration information at Audio_judgement.sv(7): object "Loading" differs only in case from object "LOADING" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/Audio_judgement.sv Line: 7
Info (10281): Verilog HDL Declaration information at Audio_judgement.sv(4): object "Win" differs only in case from object "WIN" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/Audio_judgement.sv Line: 4
Info (10281): Verilog HDL Declaration information at Audio_judgement.sv(8): object "Over" differs only in case from object "OVER" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/Audio_judgement.sv Line: 8
Info (10281): Verilog HDL Declaration information at Audio_judgement.sv(3): object "Tank_Die" differs only in case from object "TANK_DIE" in the same scope File: C:/Users/zhuxi/Desktop/ECE385_LAB/Lab8/Audio_judgement.sv Line: 3
