<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Clk_Division_0_synth_1" LaunchDir="F:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.runs/Clk_Division_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clk_wiz_0_synth_1" LaunchDir="F:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_0_synth_1" LaunchDir="F:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.runs/blk_mem_gen_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_2" LaunchDir="F:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.runs/synth_2" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Clk_Division_0_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="blk_mem_gen_0_synth_1"/>
	</Run>
	<Run Id="impl_2" LaunchDir="F:/vivado_project/PLD_filter_128/PLD_filter_128/PLD_filter_128/PLD_filter_128.runs/impl_2" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_2"/>
		<Parent Id="Clk_Division_0_synth_1"/>
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="blk_mem_gen_0_synth_1"/>
	</Run>
</Runs>

