
---------- Begin Simulation Statistics ----------
final_tick                               498354315000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173193                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674112                       # Number of bytes of host memory used
host_op_rate                                   319053                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   577.39                       # Real time elapsed on the host
host_tick_rate                              863112821                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.498354                       # Number of seconds simulated
sim_ticks                                498354315000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218798                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.983543                       # CPI: cycles per instruction
system.cpu.discardedOps                          4359                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       279299765                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.200660                       # IPC: instructions per cycle
system.cpu.numCycles                        498354315                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640478     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380898     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218798                       # Class of committed instruction
system.cpu.tickCycles                       219054550                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2599025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5231201                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2631686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5264281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            411                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658281                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650019                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1442                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650235                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648843                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986930                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2717                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 24                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              175                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81118275                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81118275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81118318                       # number of overall hits
system.cpu.dcache.overall_hits::total        81118318                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262424                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262424                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262452                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262452                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 634427515000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 634427515000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 634427515000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 634427515000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380699                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380699                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380770                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380770                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060921                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060921                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060922                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060922                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 120558.038463                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120558.038463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 120557.397008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120557.397008                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2631301                       # number of writebacks
system.cpu.dcache.writebacks::total           2631301                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2632178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2632178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2632196                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2632196                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 308104007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 308104007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 308105922000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 308105922000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030472                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030472                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030472                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 117052.876743                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117052.876743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 117052.803819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117052.803819                       # average overall mshr miss latency
system.cpu.dcache.replacements                2631684                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          420                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044110                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71995.238095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71995.238095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          398                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27455000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27455000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68982.412060                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68982.412060                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79074585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79074585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5262004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5262004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 634397277000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 634397277000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120561.914624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120561.914624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630224                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630224                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 308076552000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 308076552000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117060.146365                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117060.146365                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.394366                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.394366                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1915000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1915000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106388.888889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106388.888889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.761649                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2632196                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.817761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.761649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175393872                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175393872                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071091                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086513                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169172                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32043581                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32043581                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32043581                       # number of overall hits
system.cpu.icache.overall_hits::total        32043581                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            399                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          399                       # number of overall misses
system.cpu.icache.overall_misses::total           399                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43545000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43545000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43545000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43545000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32043980                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32043980                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32043980                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32043980                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 109135.338346                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 109135.338346                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 109135.338346                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 109135.338346                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42747000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42747000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42747000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42747000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107135.338346                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107135.338346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107135.338346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107135.338346                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32043581                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32043581                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           399                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43545000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43545000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32043980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32043980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 109135.338346                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 109135.338346                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42747000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42747000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107135.338346                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107135.338346                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.547196                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32043980                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               399                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          80310.726817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   336.547196                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.328659                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.328659                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.387695                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64088359                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64088359                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 498354315000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218798                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  380                       # number of demand (read+write) hits
system.l2.demand_hits::total                      396                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data                 380                       # number of overall hits
system.l2.overall_hits::total                     396                       # number of overall hits
system.l2.demand_misses::.cpu.inst                383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631816                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632199                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               383                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631816                       # number of overall misses
system.l2.overall_misses::total               2632199                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41171000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 300201190000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     300242361000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41171000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 300201190000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    300242361000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              399                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2632196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2632595                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             399                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2632196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2632595                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.959900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999850                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.959900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999850                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107496.083551                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114066.177119                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114065.221133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107496.083551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114066.177119                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114065.221133                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2598860                       # number of writebacks
system.l2.writebacks::total                   2598860                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632190                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 247564389000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 247597696000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 247564389000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 247597696000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999846                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999846                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87191.099476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94066.280291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94065.282521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87191.099476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94066.280291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94065.282521                       # average overall mshr miss latency
system.l2.replacements                        2599422                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2631301                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2631301                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2631301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2631301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   174                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 300177549000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  300177549000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631780                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631780                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114066.296018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114066.296018                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 247545429000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 247545429000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94066.296018                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94066.296018                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41171000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41171000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.959900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.959900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107496.083551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107496.083551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33307000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33307000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87191.099476                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87191.099476                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23641000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23641000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.504808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.504808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112576.190476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112576.190476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18960000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18960000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.485577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.485577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93861.386139                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93861.386139                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32228.087037                       # Cycle average of tags in use
system.l2.tags.total_refs                     5264211                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632190                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999936                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         6.805936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32221.281101                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983523                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4814                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27421                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44745950                       # Number of tag accesses
system.l2.tags.data_accesses                 44745950                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5197720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001179559500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       289100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       289100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10397856                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4921395                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2598860                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264380                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5197720                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264380                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5197720                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2632008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2632011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 285116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 285254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 289230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 289232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 289103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 289103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 289117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 289752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 289738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 289103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 289101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 289102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 289102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 289102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 289103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 289104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 289102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 289100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       289100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.209498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.980441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.392603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       289099    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        289100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       289100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.978869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.976991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.253225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3851      1.33%      1.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.01%      1.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           284374     98.37%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               40      0.01%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              796      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        289100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336920320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332654080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    676.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    667.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  498354262000                       # Total gap between requests
system.mem_ctrls.avgGap                      95268.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        48896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336871424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    332652224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 98114.932545532385                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 675967707.834535360336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 667501442.221885800362                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          764                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263616                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5197720                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25453000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 211590700750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 11457172149000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33315.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40198.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2204268.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        48896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336871424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336920320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    332654080                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    332654080                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          382                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631808                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2598860                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2598860                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        98115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    675967708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        676065823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        98115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        98115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    667505166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       667505166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    667505166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        98115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    675967708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1343570989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264380                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5197691                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       324820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       324947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       324988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       324902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       324930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       324938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       324950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       324834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       324826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       324894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       324876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       324884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       324694                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            112909028750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321900000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       211616153750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21447.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40197.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4675555                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4617449                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1169066                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   572.740673                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   379.987633                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   419.960268                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        19697      1.68%      1.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       471339     40.32%     42.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        41003      3.51%     45.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        32862      2.81%     48.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        28936      2.48%     50.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        28741      2.46%     53.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        32858      2.81%     56.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        32223      2.76%     58.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       481407     41.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1169066                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336920320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          332652224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              676.065823                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              667.501442                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4174129680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2218598745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18796892520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13568392980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 39339418560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 115832461650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  93824931360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  287754825495                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   577.410121                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 238922992500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  16641040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 242790282500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4173008700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2218006725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18790780680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13563554040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 39339418560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 115824074100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  93831994560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  287740837365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   577.382053                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 238943827000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  16641040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 242769448000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                584                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2598860                       # Transaction distribution
system.membus.trans_dist::CleanEvict              151                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631606                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7863391                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7863391                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    669574400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               669574400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632190                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26022081000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24419045000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               815                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5230161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631780                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           399                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          416                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          800                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7896076                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7896876                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673727616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673778944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2599422                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332654080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5232017                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000090                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009498                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5231545     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    472      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5232017                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 498354315000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        15789493000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1995999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13160987992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
