{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 17:18:21 2019 " "Info: Processing started: Thu Jul 04 17:18:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Info: Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/LCD_TEST.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/LCD_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Mod_Teste Mod_Teste.v(30) " "Warning (10238): Verilog Module Declaration warning at Mod_Teste.v(30): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Mod_Teste\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 30 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Info: Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file show_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHOW_SIGNAL " "Info: Found entity 1: SHOW_SIGNAL" {  } { { "SHOW_SIGNAL.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/SHOW_SIGNAL.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(176) " "Critical Warning (10846): Verilog HDL Instantiation warning at Mod_Teste.v(176): instance has no name" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 176 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(177) " "Critical Warning (10846): Verilog HDL Instantiation warning at Mod_Teste.v(177): instance has no name" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 177 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Info: Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Mod_Teste.v(41) " "Warning (10034): Output port \"HEX2\" at Mod_Teste.v(41) has no driver" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Mod_Teste.v(42) " "Warning (10034): Output port \"HEX3\" at Mod_Teste.v(42) has no driver" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Mod_Teste.v(43) " "Warning (10034): Output port \"HEX4\" at Mod_Teste.v(43) has no driver" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Mod_Teste.v(44) " "Warning (10034): Output port \"HEX5\" at Mod_Teste.v(44) has no driver" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Mod_Teste.v(45) " "Warning (10034): Output port \"HEX6\" at Mod_Teste.v(45) has no driver" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Mod_Teste.v(46) " "Warning (10034): Output port \"HEX7\" at Mod_Teste.v(46) has no driver" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Mod_Teste.v(48) " "Warning (10034): Output port \"LEDG\" at Mod_Teste.v(48) has no driver" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..6\] Mod_Teste.v(49) " "Warning (10034): Output port \"LEDR\[17..6\]\" at Mod_Teste.v(49) has no driver" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3..2\] Mod_Teste.v(49) " "Warning (10034): Output port \"LEDR\[3..2\]\" at Mod_Teste.v(49) has no driver" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u5 " "Info: Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u5\"" {  } { { "Mod_Teste.v" "u5" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(62) " "Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(62): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/LCD_TEST.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(71) " "Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/LCD_TEST.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(73) " "Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(73): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/LCD_TEST.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u5\|LCD_Controller:u0 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/LCD_TEST.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mdf.v 1 1 " "Warning: Using design file mdf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MDF " "Info: Found entity 1: MDF" {  } { { "mdf.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/mdf.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDF MDF:comb_335 " "Info: Elaborating entity \"MDF\" for hierarchy \"MDF:comb_335\"" {  } { { "Mod_Teste.v" "comb_335" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 mdf.v(29) " "Warning (10230): Verilog HDL assignment warning at mdf.v(29): truncated value with size 32 to match size of target (26)" {  } { { "mdf.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/mdf.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RST mdf.v(13) " "Warning (10240): Verilog HDL Always Construct warning at mdf.v(13): inferring latch(es) for variable \"RST\", which holds its previous value in one or more paths through the always construct" {  } { { "mdf.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/mdf.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RST mdf.v(23) " "Info (10041): Inferred latch for \"RST\" at mdf.v(23)" {  } { { "mdf.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/mdf.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "semaforo.v 1 1 " "Warning: Using design file semaforo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEMAFORO " "Info: Found entity 1: SEMAFORO" {  } { { "semaforo.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/semaforo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEMAFORO SEMAFORO:comb_336 " "Info: Elaborating entity \"SEMAFORO\" for hierarchy \"SEMAFORO:comb_336\"" {  } { { "Mod_Teste.v" "comb_336" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 semaforo.v(53) " "Warning (10230): Verilog HDL assignment warning at semaforo.v(53): truncated value with size 32 to match size of target (4)" {  } { { "semaforo.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/semaforo.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 semaforo.v(54) " "Warning (10230): Verilog HDL assignment warning at semaforo.v(54): truncated value with size 32 to match size of target (4)" {  } { { "semaforo.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/semaforo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut.v 1 1 " "Warning: Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/seg7_lut.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:dS1 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:dS1\"" {  } { { "Mod_Teste.v" "dS1" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Mod_Teste.v" "Mod0" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 184 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 184 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 184 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Info: Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/db/lpm_divide_05m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Info: Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Info: Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/db/alt_u_div_gve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "semaforo.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/semaforo.v" 54 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEMAFORO:comb_336\|cnt\[3\] SEMAFORO:comb_336\|cnt\[3\]~_emulated SEMAFORO:comb_336\|cnt\[3\]~latch " "Warning (13310): Register \"SEMAFORO:comb_336\|cnt\[3\]\" is converted into an equivalent circuit using register \"SEMAFORO:comb_336\|cnt\[3\]~_emulated\" and latch \"SEMAFORO:comb_336\|cnt\[3\]~latch\"" {  } { { "semaforo.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/semaforo.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEMAFORO:comb_336\|cnt\[2\] SEMAFORO:comb_336\|cnt\[2\]~_emulated SEMAFORO:comb_336\|cnt\[2\]~latch " "Warning (13310): Register \"SEMAFORO:comb_336\|cnt\[2\]\" is converted into an equivalent circuit using register \"SEMAFORO:comb_336\|cnt\[2\]~_emulated\" and latch \"SEMAFORO:comb_336\|cnt\[2\]~latch\"" {  } { { "semaforo.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/semaforo.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEMAFORO:comb_336\|state.01 SEMAFORO:comb_336\|state.01~_emulated SEMAFORO:comb_336\|cnt\[3\]~latch " "Warning (13310): Register \"SEMAFORO:comb_336\|state.01\" is converted into an equivalent circuit using register \"SEMAFORO:comb_336\|state.01~_emulated\" and latch \"SEMAFORO:comb_336\|cnt\[3\]~latch\"" {  } { { "semaforo.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/semaforo.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SEMAFORO:comb_336\|state.11 SEMAFORO:comb_336\|state.11~_emulated SEMAFORO:comb_336\|cnt\[2\]~latch " "Warning (13310): Register \"SEMAFORO:comb_336\|state.11\" is converted into an equivalent circuit using register \"SEMAFORO:comb_336\|state.11~_emulated\" and latch \"SEMAFORO:comb_336\|cnt\[2\]~latch\"" {  } { { "semaforo.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/semaforo.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Warning: Node \"LCD_DATA\[0\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Warning: Node \"LCD_DATA\[1\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Warning: Node \"LCD_DATA\[2\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Warning: Node \"LCD_DATA\[3\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Warning: Node \"LCD_DATA\[4\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Warning: Node \"LCD_DATA\[5\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Warning: Node \"LCD_DATA\[6\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Warning: Node \"LCD_DATA\[7\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 54 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~8 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~9 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~10 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~11 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~12 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|mLCD_ST~13 " "Info: Register \"LCD_TEST:u5\|mLCD_ST~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|LCD_Controller:u0\|ST~8 " "Info: Register \"LCD_TEST:u5\|LCD_Controller:u0\|ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:u5\|LCD_Controller:u0\|ST~9 " "Info: Register \"LCD_TEST:u5\|LCD_Controller:u0\|ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Warning: Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "Mod_Teste.v" "" { Text "F:/TRABALHOS/LAB CL/26 - PROJETO - SEMÁFORO FINAL/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "379 " "Info: Implemented 379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Info: Implemented 88 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Info: Implemented 80 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Info: Implemented 187 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 17:18:30 2019 " "Info: Processing ended: Thu Jul 04 17:18:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
