<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Jul 22 15:55:08 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   98.951MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.029ns  (15.9% logic, 84.1% route), 6 logic levels.

 Constraint Details:

     10.029ns physical path delay NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.894ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C8C.CLK to       R5C8C.Q0 NCO1/Sine/SLICE_278 (from ipClk_c)
ROUTE       999     7.655       R5C8C.Q0 to      R4C23B.D0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R4C23B.D0 to    R4C23B.OFX0 NCO1/Sine/SLICE_1428
ROUTE         1     0.000    R4C23B.OFX0 to     R4C23B.FXA NCO1/Sine/triglut_1_3_18_0_1_0_f5a
FXTOOFX_DE  ---     0.145     R4C23B.FXA to    R4C23B.OFX1 NCO1/Sine/SLICE_1428
ROUTE         1     0.000    R4C23B.OFX1 to     R4C23C.FXB NCO1/Sine/triglut_1_3_18_0_1_f5b
FXTOOFX_DE  ---     0.145     R4C23C.FXB to    R4C23C.OFX1 NCO1/Sine/SLICE_1427
ROUTE         1     0.000    R4C23C.OFX1 to     R4C22A.FXA NCO1/Sine/triglut_1_3_18_0_f5a
FXTOOFX_DE  ---     0.145     R4C22A.FXA to    R4C22A.OFX1 NCO1/Sine/SLICE_1433
ROUTE         1     0.778    R4C22A.OFX1 to      R4C21B.A1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R4C21B.A1 to    R4C21B.OFX0 NCO1/Sine/SLICE_257
ROUTE         1     0.000    R4C21B.OFX0 to     R4C21B.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.029   (15.9% logic, 84.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to      R5C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to     R4C21B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.029ns  (15.9% logic, 84.1% route), 6 logic levels.

 Constraint Details:

     10.029ns physical path delay NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.894ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C8C.CLK to       R5C8C.Q0 NCO1/Sine/SLICE_278 (from ipClk_c)
ROUTE       999     7.655       R5C8C.Q0 to      R4C23B.D1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R4C23B.D1 to    R4C23B.OFX0 NCO1/Sine/SLICE_1428
ROUTE         1     0.000    R4C23B.OFX0 to     R4C23B.FXA NCO1/Sine/triglut_1_3_18_0_1_0_f5a
FXTOOFX_DE  ---     0.145     R4C23B.FXA to    R4C23B.OFX1 NCO1/Sine/SLICE_1428
ROUTE         1     0.000    R4C23B.OFX1 to     R4C23C.FXB NCO1/Sine/triglut_1_3_18_0_1_f5b
FXTOOFX_DE  ---     0.145     R4C23C.FXB to    R4C23C.OFX1 NCO1/Sine/SLICE_1427
ROUTE         1     0.000    R4C23C.OFX1 to     R4C22A.FXA NCO1/Sine/triglut_1_3_18_0_f5a
FXTOOFX_DE  ---     0.145     R4C22A.FXA to    R4C22A.OFX1 NCO1/Sine/SLICE_1433
ROUTE         1     0.778    R4C22A.OFX1 to      R4C21B.A1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R4C21B.A1 to    R4C21B.OFX0 NCO1/Sine/SLICE_257
ROUTE         1     0.000    R4C21B.OFX0 to     R4C21B.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.029   (15.9% logic, 84.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to      R5C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to     R4C21B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.015ns  (15.9% logic, 84.1% route), 6 logic levels.

 Constraint Details:

     10.015ns physical path delay NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.908ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C8C.CLK to       R5C8C.Q0 NCO1/Sine/SLICE_278 (from ipClk_c)
ROUTE       999     7.641       R5C8C.Q0 to      R4C22C.C0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R4C22C.C0 to    R4C22C.OFX0 NCO1/Sine/SLICE_1431
ROUTE         1     0.000    R4C22C.OFX0 to     R4C22D.FXB NCO1/Sine/triglut_1_3_18_1_0_1_f5b
FXTOOFX_DE  ---     0.145     R4C22D.FXB to    R4C22D.OFX1 NCO1/Sine/SLICE_1430
ROUTE         1     0.000    R4C22D.OFX1 to     R4C22C.FXA NCO1/Sine/triglut_1_3_18_1_0_f5a
FXTOOFX_DE  ---     0.145     R4C22C.FXA to    R4C22C.OFX1 NCO1/Sine/SLICE_1431
ROUTE         1     0.000    R4C22C.OFX1 to     R4C22A.FXB NCO1/Sine/triglut_1_3_18_1_f5b
FXTOOFX_DE  ---     0.145     R4C22A.FXB to    R4C22A.OFX1 NCO1/Sine/SLICE_1433
ROUTE         1     0.778    R4C22A.OFX1 to      R4C21B.A1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R4C21B.A1 to    R4C21B.OFX0 NCO1/Sine/SLICE_257
ROUTE         1     0.000    R4C21B.OFX0 to     R4C21B.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.015   (15.9% logic, 84.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to      R5C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to     R4C21B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.015ns  (15.9% logic, 84.1% route), 6 logic levels.

 Constraint Details:

     10.015ns physical path delay NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.908ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C8C.CLK to       R5C8C.Q0 NCO1/Sine/SLICE_278 (from ipClk_c)
ROUTE       999     7.641       R5C8C.Q0 to      R4C22D.C1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R4C22D.C1 to    R4C22D.OFX0 NCO1/Sine/SLICE_1430
ROUTE         1     0.000    R4C22D.OFX0 to     R4C22D.FXA NCO1/Sine/triglut_1_3_18_1_0_0_f5a
FXTOOFX_DE  ---     0.145     R4C22D.FXA to    R4C22D.OFX1 NCO1/Sine/SLICE_1430
ROUTE         1     0.000    R4C22D.OFX1 to     R4C22C.FXA NCO1/Sine/triglut_1_3_18_1_0_f5a
FXTOOFX_DE  ---     0.145     R4C22C.FXA to    R4C22C.OFX1 NCO1/Sine/SLICE_1431
ROUTE         1     0.000    R4C22C.OFX1 to     R4C22A.FXB NCO1/Sine/triglut_1_3_18_1_f5b
FXTOOFX_DE  ---     0.145     R4C22A.FXB to    R4C22A.OFX1 NCO1/Sine/SLICE_1433
ROUTE         1     0.778    R4C22A.OFX1 to      R4C21B.A1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R4C21B.A1 to    R4C21B.OFX0 NCO1/Sine/SLICE_257
ROUTE         1     0.000    R4C21B.OFX0 to     R4C21B.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.015   (15.9% logic, 84.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to      R5C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to     R4C21B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.015ns  (15.9% logic, 84.1% route), 6 logic levels.

 Constraint Details:

     10.015ns physical path delay NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.908ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C8C.CLK to       R5C8C.Q0 NCO1/Sine/SLICE_278 (from ipClk_c)
ROUTE       999     7.641       R5C8C.Q0 to      R4C23C.C1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R4C23C.C1 to    R4C23C.OFX0 NCO1/Sine/SLICE_1427
ROUTE         1     0.000    R4C23C.OFX0 to     R4C23D.FXB NCO1/Sine/triglut_1_3_18_0_0_1_f5b
FXTOOFX_DE  ---     0.145     R4C23D.FXB to    R4C23D.OFX1 NCO1/Sine/SLICE_1426
ROUTE         1     0.000    R4C23D.OFX1 to     R4C23C.FXA NCO1/Sine/triglut_1_3_18_0_0_f5a
FXTOOFX_DE  ---     0.145     R4C23C.FXA to    R4C23C.OFX1 NCO1/Sine/SLICE_1427
ROUTE         1     0.000    R4C23C.OFX1 to     R4C22A.FXA NCO1/Sine/triglut_1_3_18_0_f5a
FXTOOFX_DE  ---     0.145     R4C22A.FXA to    R4C22A.OFX1 NCO1/Sine/SLICE_1433
ROUTE         1     0.778    R4C22A.OFX1 to      R4C21B.A1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R4C21B.A1 to    R4C21B.OFX0 NCO1/Sine/SLICE_257
ROUTE         1     0.000    R4C21B.OFX0 to     R4C21B.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.015   (15.9% logic, 84.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to      R5C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to     R4C21B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.015ns  (15.9% logic, 84.1% route), 6 logic levels.

 Constraint Details:

     10.015ns physical path delay NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.908ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C8C.CLK to       R5C8C.Q0 NCO1/Sine/SLICE_278 (from ipClk_c)
ROUTE       999     7.641       R5C8C.Q0 to      R4C23C.C0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R4C23C.C0 to    R4C23C.OFX0 NCO1/Sine/SLICE_1427
ROUTE         1     0.000    R4C23C.OFX0 to     R4C23D.FXB NCO1/Sine/triglut_1_3_18_0_0_1_f5b
FXTOOFX_DE  ---     0.145     R4C23D.FXB to    R4C23D.OFX1 NCO1/Sine/SLICE_1426
ROUTE         1     0.000    R4C23D.OFX1 to     R4C23C.FXA NCO1/Sine/triglut_1_3_18_0_0_f5a
FXTOOFX_DE  ---     0.145     R4C23C.FXA to    R4C23C.OFX1 NCO1/Sine/SLICE_1427
ROUTE         1     0.000    R4C23C.OFX1 to     R4C22A.FXA NCO1/Sine/triglut_1_3_18_0_f5a
FXTOOFX_DE  ---     0.145     R4C22A.FXA to    R4C22A.OFX1 NCO1/Sine/SLICE_1433
ROUTE         1     0.778    R4C22A.OFX1 to      R4C21B.A1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R4C21B.A1 to    R4C21B.OFX0 NCO1/Sine/SLICE_257
ROUTE         1     0.000    R4C21B.OFX0 to     R4C21B.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.015   (15.9% logic, 84.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to      R5C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to     R4C21B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.015ns  (15.9% logic, 84.1% route), 6 logic levels.

 Constraint Details:

     10.015ns physical path delay NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.908ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C8C.CLK to       R5C8C.Q0 NCO1/Sine/SLICE_278 (from ipClk_c)
ROUTE       999     7.641       R5C8C.Q0 to      R4C23D.C1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R4C23D.C1 to    R4C23D.OFX0 NCO1/Sine/SLICE_1426
ROUTE         1     0.000    R4C23D.OFX0 to     R4C23D.FXA NCO1/Sine/triglut_1_3_18_0_0_0_f5a
FXTOOFX_DE  ---     0.145     R4C23D.FXA to    R4C23D.OFX1 NCO1/Sine/SLICE_1426
ROUTE         1     0.000    R4C23D.OFX1 to     R4C23C.FXA NCO1/Sine/triglut_1_3_18_0_0_f5a
FXTOOFX_DE  ---     0.145     R4C23C.FXA to    R4C23C.OFX1 NCO1/Sine/SLICE_1427
ROUTE         1     0.000    R4C23C.OFX1 to     R4C22A.FXA NCO1/Sine/triglut_1_3_18_0_f5a
FXTOOFX_DE  ---     0.145     R4C22A.FXA to    R4C22A.OFX1 NCO1/Sine/SLICE_1433
ROUTE         1     0.778    R4C22A.OFX1 to      R4C21B.A1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R4C21B.A1 to    R4C21B.OFX0 NCO1/Sine/SLICE_257
ROUTE         1     0.000    R4C21B.OFX0 to     R4C21B.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.015   (15.9% logic, 84.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to      R5C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to     R4C21B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.015ns  (15.9% logic, 84.1% route), 6 logic levels.

 Constraint Details:

     10.015ns physical path delay NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.908ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C8C.CLK to       R5C8C.Q0 NCO1/Sine/SLICE_278 (from ipClk_c)
ROUTE       999     7.641       R5C8C.Q0 to      R4C23D.C0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R4C23D.C0 to    R4C23D.OFX0 NCO1/Sine/SLICE_1426
ROUTE         1     0.000    R4C23D.OFX0 to     R4C23D.FXA NCO1/Sine/triglut_1_3_18_0_0_0_f5a
FXTOOFX_DE  ---     0.145     R4C23D.FXA to    R4C23D.OFX1 NCO1/Sine/SLICE_1426
ROUTE         1     0.000    R4C23D.OFX1 to     R4C23C.FXA NCO1/Sine/triglut_1_3_18_0_0_f5a
FXTOOFX_DE  ---     0.145     R4C23C.FXA to    R4C23C.OFX1 NCO1/Sine/SLICE_1427
ROUTE         1     0.000    R4C23C.OFX1 to     R4C22A.FXA NCO1/Sine/triglut_1_3_18_0_f5a
FXTOOFX_DE  ---     0.145     R4C22A.FXA to    R4C22A.OFX1 NCO1/Sine/SLICE_1433
ROUTE         1     0.778    R4C22A.OFX1 to      R4C21B.A1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R4C21B.A1 to    R4C21B.OFX0 NCO1/Sine/SLICE_257
ROUTE         1     0.000    R4C21B.OFX0 to     R4C21B.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.015   (15.9% logic, 84.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to      R5C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to     R4C21B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.015ns  (15.9% logic, 84.1% route), 6 logic levels.

 Constraint Details:

     10.015ns physical path delay NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.908ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C8C.CLK to       R5C8C.Q0 NCO1/Sine/SLICE_278 (from ipClk_c)
ROUTE       999     7.641       R5C8C.Q0 to      R4C22C.C1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R4C22C.C1 to    R4C22C.OFX0 NCO1/Sine/SLICE_1431
ROUTE         1     0.000    R4C22C.OFX0 to     R4C22D.FXB NCO1/Sine/triglut_1_3_18_1_0_1_f5b
FXTOOFX_DE  ---     0.145     R4C22D.FXB to    R4C22D.OFX1 NCO1/Sine/SLICE_1430
ROUTE         1     0.000    R4C22D.OFX1 to     R4C22C.FXA NCO1/Sine/triglut_1_3_18_1_0_f5a
FXTOOFX_DE  ---     0.145     R4C22C.FXA to    R4C22C.OFX1 NCO1/Sine/SLICE_1431
ROUTE         1     0.000    R4C22C.OFX1 to     R4C22A.FXB NCO1/Sine/triglut_1_3_18_1_f5b
FXTOOFX_DE  ---     0.145     R4C22A.FXB to    R4C22A.OFX1 NCO1/Sine/SLICE_1433
ROUTE         1     0.778    R4C22A.OFX1 to      R4C21B.A1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R4C21B.A1 to    R4C21B.OFX0 NCO1/Sine/SLICE_257
ROUTE         1     0.000    R4C21B.OFX0 to     R4C21B.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.015   (15.9% logic, 84.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to      R5C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to     R4C21B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.915ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_25  (to ipClk_c +)

   Delay:              10.008ns  (15.9% logic, 84.1% route), 6 logic levels.

 Constraint Details:

     10.008ns physical path delay NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_264 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.915ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_278 to NCO1/Sine/SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363      R5C8C.CLK to       R5C8C.Q0 NCO1/Sine/SLICE_278 (from ipClk_c)
ROUTE       999     7.410       R5C8C.Q0 to      R2C19B.D1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R2C19B.D1 to    R2C19B.OFX0 NCO1/Sine/SLICE_832
ROUTE         1     0.000    R2C19B.OFX0 to     R2C19B.FXA NCO1/Sine/triglut_1_1_25_1_1_0_f5a
FXTOOFX_DE  ---     0.145     R2C19B.FXA to    R2C19B.OFX1 NCO1/Sine/SLICE_832
ROUTE         1     0.000    R2C19B.OFX1 to     R2C19C.FXB NCO1/Sine/triglut_1_1_25_1_1_f5b
FXTOOFX_DE  ---     0.145     R2C19C.FXB to    R2C19C.OFX1 NCO1/Sine/SLICE_831
ROUTE         1     0.000    R2C19C.OFX1 to     R2C19A.FXB NCO1/Sine/triglut_1_1_25_1_f5b
FXTOOFX_DE  ---     0.145     R2C19A.FXB to    R2C19A.OFX1 NCO1/Sine/SLICE_833
ROUTE         1     1.002    R2C19A.OFX1 to      R4C18C.A0 NCO1/Sine/mdL0_10_1
CTOOFX_DEL  ---     0.399      R4C18C.A0 to    R4C18C.OFX0 NCO1/Sine/SLICE_264
ROUTE         1     0.000    R4C18C.OFX0 to     R4C18C.DI0 NCO1/Sine/Sine_7_ffin (to ipClk_c)
                  --------
                   10.008   (15.9% logic, 84.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to      R5C8C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     1.059       21.PADDI to     R4C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:   98.951MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|   98.951 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 397
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 39262 paths, 1 nets, and 15564 connections (99.36% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Jul 22 15:55:09 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_10  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C20C.CLK to     R14C20C.Q0 Streamer1/FIFOBLOCK/SLICE_119 (from ipClk_c)
ROUTE         5     0.153     R14C20C.Q0 to *R_R13C20.ADB4 Streamer1/FIFOBLOCK/rcount_2 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R14C20C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.350       21.PADDI to *R_R13C20.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_7  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_120 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_120 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C21A.CLK to     R14C21A.Q1 Streamer1/FIFOBLOCK/SLICE_120 (from ipClk_c)
ROUTE         5     0.153     R14C21A.Q1 to *R_R13C20.ADB7 Streamer1/FIFOBLOCK/rcount_5 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R14C21A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.350       21.PADDI to *R_R13C20.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_9  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_119 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C20C.CLK to     R14C20C.Q1 Streamer1/FIFOBLOCK/SLICE_119 (from ipClk_c)
ROUTE         5     0.153     R14C20C.Q1 to *R_R13C20.ADB5 Streamer1/FIFOBLOCK/rcount_3 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R14C20C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.350       21.PADDI to *R_R13C20.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_8  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.276ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay Streamer1/FIFOBLOCK/SLICE_120 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_120 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C21A.CLK to     R14C21A.Q0 Streamer1/FIFOBLOCK/SLICE_120 (from ipClk_c)
ROUTE         5     0.156     R14C21A.Q0 to *R_R13C20.ADB6 Streamer1/FIFOBLOCK/rcount_4 (to ipClk_c)
                  --------
                    0.276   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R14C21A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.350       21.PADDI to *R_R13C20.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_2  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_3_0(ASIC)  (to ipClk_c +)

   Delay:               0.279ns  (43.0% logic, 57.0% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay Streamer1/FIFOBLOCK/SLICE_96 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.148ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_96 to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C22A.CLK to     R14C22A.Q0 Streamer1/FIFOBLOCK/SLICE_96 (from ipClk_c)
ROUTE         5     0.159     R14C22A.Q0 to *_R13C20.ADB12 Streamer1/FIFOBLOCK/rcount_10 (to ipClk_c)
                  --------
                    0.279   (43.0% logic, 57.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R14C22A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_3_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.350       21.PADDI to *R_R13C20.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/opRxData[4]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/opRxStream.Length[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Packetiser/UART_Inst/SLICE_331 to Packetiser/SLICE_296 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_331 to Packetiser/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R6C14A.CLK to      R6C14A.Q0 Packetiser/UART_Inst/SLICE_331 (from ipClk_c)
ROUTE         5     0.041      R6C14A.Q0 to      R6C14B.M1 Packetiser/UART_RxData[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_331:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R6C14A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R6C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Source[6]  (from ipClk_c +)
   Destination:    FF         Data in        Arbiter1/TxStreamBuffer.Source[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_217 to Arbiter1/SLICE_233 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_217 to Arbiter1/SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C14B.CLK to     R11C14B.Q0 Control/SLICE_217 (from ipClk_c)
ROUTE         2     0.041     R11C14B.Q0 to     R11C14C.M0 Arbiter1.TxStreamBuffer.Source_8[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R11C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Arbiter1/SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to    R11C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[20]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[12]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_418 to Control/SLICE_414 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_418 to Control/SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C10C.CLK to      R9C10C.Q0 Control/SLICE_418 (from ipClk_c)
ROUTE         2     0.041      R9C10C.Q0 to      R9C10B.M0 WrData[20] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_418:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R9C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R9C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[4]  (from ipClk_c +)
   Destination:    FF         Data in        Register/opWrRegisters.LEDs[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_410 to Register/SLICE_384 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_410 to Register/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C11C.CLK to      R9C11C.Q0 Control/SLICE_410 (from ipClk_c)
ROUTE         2     0.041      R9C11C.Q0 to      R9C11B.M0 WrData[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_410:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R9C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Register/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R9C11B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[18]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[10]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_417 to Control/SLICE_413 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_417 to Control/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C10B.CLK to      R8C10B.Q0 Control/SLICE_417 (from ipClk_c)
ROUTE         2     0.041      R8C10B.Q0 to      R8C10A.M0 WrData[18] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_417:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R8C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       397     0.300       21.PADDI to     R8C10A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 397
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 39262 paths, 1 nets, and 15564 connections (99.36% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
