// Seed: 754140369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : (  1 'b0 )] id_6 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input uwire id_2,
    output supply0 id_3,
    output wor id_4
);
  assign id_4 = id_2;
  assign id_4 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
