#### 今日任务

1. 继续对sum  debug



addw 应该先sum, 在截断最后的32位, 符号扩展!

bug: lw, addw 会有问题

在dec需要, 如果load在exe, 需要dec阻塞一派, 保证浅底信号正确!

```scala
  val ds_ready_go = !(es_valid && exe_reg_ctrl_mem_ren)      // load 在exe, 要阻塞一下
```



bug:

cyc = 23 -> 24  dec 阻塞一次, 导致if的指令没了, 变成0!

解决了! 由于if阻塞, Iram_en = 0, 获取的inst=0 覆盖了, 所以改成只有需要更新才更新!

```scala
when(io.instReadIO.en){
  if_reg_inst := io.instReadIO.data   // 只有需要更新才更新!
}
```



bug:

reg 14 a4 different at pc = [0x        80000040], right=[0x              15], wrong=[0x               5]    cyc=68

解决了! 在存储时候对于mask没处理好, 改成这样

```c
paddr_t data_mask = data;
        switch (mask)
        {
        case 0b1:
            data_mask = data & 0xff; break;
        case 0b11:
            data_mask = data & 0xffff; break;
        case 0b1111:
            data_mask = data & 0xffffffff; break;
        case 0b11111111:
            data_mask = data & 0xffffffffffffffff; break;
        default:
            data_mask = data & 0xffffffffffffffff; break;
        }
        m_Dram[(addr - ADDRSTART) / sizeof(paddr_t)] = data_mask;
```



bug: wanshu  需要remw指令求余数字, 没实现, 跳过



bug: unalign

```
reg 15 a5 different at pc = [0x        80000090], right=[0x               0], wrong=[0x              dd] cyc = 47

80000030:	aabbd4b7          	lui	s1,0xaabbd
80000054:	00400b93          	li	s7,4
80000058:	00001417          	auipc	s0,0x1
8000005c:	d7840413          	addi	s0,s0,-648 # 80000dd0 <buf>
80000060:	00001b17          	auipc	s6,0x1
80000064:	d68b0b13          	addi	s6,s6,-664 # 80000dc8 <_data>
80000068:	fdd00a93          	li	s5,-35
8000006c:	fcc00a13          	li	s4,-52
80000070:	fbb00993          	li	s3,-69
80000074:	faa00913          	li	s2,-86
80000078:	cdd48493          	addi	s1,s1,-803 # ffffffffaabbccdd <_pmem_end+0xffffffff22bbccdd>
8000007c:	00344783          	lbu	a5,3(s0)
80000080:	fffb8b9b          	addiw	s7,s7,-1
80000084:	00001797          	auipc	a5,0x1
80000088:	d55787a3          	sb	s5,-689(a5) # 80000dd3 <buf+0x3>
8000008c:	00444783          	lbu	a5,4(s0)
80000090:	00001797          	auipc	a5,0x1
80000094:	d5478223          	sb	s4,-700(a5) # 80000dd4 <buf+0x4>
80000098:	00544783          	lbu	a5,5(s0)
8000009c:	00001797          	auipc	a5,0x1
800000a0:	d3378ca3          	sb	s3,-711(a5) # 80000dd5 <buf+0x5>
800000a4:	00644783          	lbu	a5,6(s0)
800000a8:	00001797          	auipc	a5,0x1
800000ac:	d3278723          	sb	s2,-722(a5) # 80000dd6 <buf+0x6>
```



```
reg 10 a0 different at pc = [0x        80000088], right=[0x               0], wrong=[0x               1]  cyc = 46

reg 15 a5 different at pc = [0x        80000078], right=[0x               3], wrong=[0x       300000003] cyc = 41


mov-c:
	80000028:	fe010113          	addi	sp,sp,-32
    8000002c:	00813823          	sd	s0,16(sp)
    80000030:	00001417          	auipc	s0,0x1
    80000034:	d8840413          	addi	s0,s0,-632 # 80000db8 <A>	// s0=&A[0] = db8
    80000038:	00042023          	sw	zero,0(s0)
    8000003c:	00100793          	li	a5,1
    80000040:	00f42223          	sw	a5,4(s0)
    // 4(db8) = A[1]  <-- 1
    80000044:	00200793          	li	a5,2
    80000048:	00f42423          	sw	a5,8(s0)
    8000004c:	00300793          	li	a5,3
    80000050:	00f42623          	sw	a5,12(s0)
    80000054:	00400793          	li	a5,4
    80000058:	00f42823          	sw	a5,16(s0)
    8000005c:	00c42783          	lw	a5,12(s0)
    // a5 = A[3] = 3
    80000060:	00913423          	sd	s1,8(sp)
    // s1 缓存一下
    80000064:	00001497          	auipc	s1,0x1
    80000068:	d4c48493          	addi	s1,s1,-692 # 80000db0 <_data>	// s1=db0=data=&b
    8000006c:	00001717          	auipc	a4,0x1
    80000070:	d4f72223          	sw	a5,-700(a4) # 80000db0 <_data>	 // a5 = 3 -> &db0 = &b
    80000074:	0004a783          	lw	a5,0(s1)
    // a5 = 3 = b, s1= 80000db0
    80000078:	00113c23          	sd	ra,24(sp)
    // ra = 164 -> 24(8fd0)
    8000007c:	0007879b          	sext.w	a5,a5
    80000080:	00f42a23          	sw	a5,20(s0)
    80000084:	00042503          	lw	a0,0(s0)
    // a0 = A[0] = 0, != 1
    80000088:	0005051b          	sext.w	a0,a0
    8000008c:	00153513          	seqz	a0,a0
    80000090:	f81ff0ef          	jal	ra,80000010 <nemu_assert>


lw rd, offset(rs1) 
    x[rd] = sext(M[x[rs1] + sext(offset)][31:0])
字加载 (Load Word). I-type, RV32I and RV64I.
从地址 x[rs1] + sign-extend(offset)读取四个字节，写入 x[rd]。对于 RV64I，结果要进行符号
位扩展。  最好只读取4byte!, 读取加上mask?

sw rs2, offset(rs1) 
     M[x[rs1] + sext(offset) = x[rs2][31: 0]
存字(Store Word). S-type, RV32I and RV64I.
将 x[rs2]的低位 4 个字节存入内存地址 x[rs1]+sign-extend(offset)。
```



找到bug: 对于lw指令, 读取的只是4byte, 要根据地址最低3未来判断获取的8byte的那一部分, lb, lh 同理!

sw, sb也是, 似乎不需要加上strb信号, 默认保存在最后即可

注意写8byte, 但是sb只村1byte, 其他需要填充原来的!

```
cyc = 24 -> 25 写入

注意: 
小端模式：数据的高字节保存在内存的高地址中，而数据的低字节保存在内存的低地址中。

修改了写入的数据和mask
  val memWriteData = MuxCase(exe_reg_rs2_data, Array(
    (exe_reg_ctrl_mem_mask === MSK_B)  -> Fill(8, exe_reg_rs2_data( 7,0)),
    (exe_reg_ctrl_mem_mask === MSK_H)  -> Fill(4, exe_reg_rs2_data(15,0)),
    (exe_reg_ctrl_mem_mask === MSK_W)  -> Fill(2, exe_reg_rs2_data(31,0)),
    (exe_reg_ctrl_mem_mask === MSK_D)  ->         exe_reg_rs2_data,
  ))    // 对于lb, 扩展8次来写入
  val memWriteMask = Wire(UInt(8.W))
  memWriteMask := (exe_reg_ctrl_mem_mask << exe_alu_out(2,0))(7,0)      // 类似strb信号, 根据地址后3位来确定写入位置

修改了load_read的数据

修改了Ram的数据写入函数
```



成功运行mov-c! 太棒啦!