Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 066c894e64f046ba8c0bf4ade8532ca6 --debug typical --relax --mt 2 -L ieee_proposed -L xil_defaultlib -L secureip --snapshot fpadd_1_behav xil_defaultlib.fpadd_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_float_types
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee_proposed.float_pkg
Compiling architecture rtl of entity xil_defaultlib.fpadd_1
Built simulation snapshot fpadd_1_behav
