// Seed: 3541899526
module module_0 ();
  assign id_1 = 1 !=? id_1;
  wire id_2;
  wire id_3;
  supply0 id_4;
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    output supply1 id_4,
    output wand id_5,
    output uwire id_6,
    output wire id_7,
    input tri id_8,
    output supply1 id_9,
    input tri id_10
);
  tri id_12;
  xor primCall (id_0, id_1, id_10, id_12, id_2, id_3, id_8);
  assign id_4 = id_8;
  module_0 modCall_1 ();
  assign id_0 = id_3;
  id_13 :
  assert property (@(posedge id_12) 1 < id_12)
  else $display(1'b0, 1, id_3);
endmodule
