$date
	Sat Oct 22 23:07:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#334420
b1011 !
1"
#334422
b1011 &
b1011 %
1$
#334423
0"
#334426
b100010 &
b100010 %
#334430
b10001 &
b10001 %
#334434
b110100 &
b110100 %
#334438
b11010 &
b11010 %
#334442
b1101 &
b1101 %
#334446
b101000 &
b101000 %
#334450
b10100 &
b10100 %
#334454
b1010 &
b1010 %
#334458
b101 &
b101 %
#334462
b10000 &
b10000 %
#334466
b1000 &
b1000 %
#334470
b100 &
b100 %
#334474
b10 &
b10 %
#334478
b1 &
1#
b1 %
#334482
b0 &
b0 %
0#
0$
#1303234
b1 &
b1 %
1$
b1 !
1"
#1303235
0"
#1303238
1#
#1303242
b0 &
b0 %
0#
0$
#2266788
b11110 !
1"
#2266790
b11110 &
b11110 %
1$
#2266791
0"
#2266794
b1111 &
b1111 %
#2266798
b101110 &
b101110 %
#2266802
b10111 &
b10111 %
#2266806
b1000110 &
b1000110 %
#2266810
b100011 &
b100011 %
#2266814
b1101010 &
b1101010 %
#2266818
b110101 &
b110101 %
#2266822
b10100000 &
b10100000 %
#2266826
b1010000 &
b1010000 %
#2266830
b101000 &
b101000 %
#2266834
b10100 &
b10100 %
#2266838
b1010 &
b1010 %
#2266842
b101 &
b101 %
#2266846
b10000 &
b10000 %
#2266850
b1000 &
b1000 %
#2266854
b100 &
b100 %
#2266858
b10 &
b10 %
#2266862
b1 &
1#
b1 %
#2266866
b0 &
b0 %
0#
0$
#4500012
