<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08624168-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08624168</doc-number>
<kind>B2</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>13237444</doc-number>
<date>20110920</date>
</document-id>
</application-reference>
<us-application-series-code>13</us-application-series-code>
<us-term-of-grant>
<us-term-extension>101</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>05</class>
<subclass>B</subclass>
<main-group>3</main-group>
<subgroup>68</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>05</class>
<subclass>B</subclass>
<main-group>3</main-group>
<subgroup>02</subgroup>
<symbol-position>L</symbol-position>
<classification-value>N</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>2194441</main-classification>
<further-classification>2194431</further-classification>
<further-classification>2194451</further-classification>
<further-classification>2194461</further-classification>
<further-classification>2194471</further-classification>
<further-classification>21944812</further-classification>
<further-classification>219482</further-classification>
<further-classification>219487</further-classification>
</classification-national>
<invention-title id="d2e53">Heating plate with diode planar heater zones for semiconductor processing</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>3440883</doc-number>
<kind>A</kind>
<name>Lightner</name>
<date>19690400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>5255520</doc-number>
<kind>A</kind>
<name>O'Geary et al.</name>
<date>19931000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>5414245</doc-number>
<kind>A</kind>
<name>Hackleman</name>
<date>19950500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>5504471</doc-number>
<kind>A</kind>
<name>Lund</name>
<date>19960400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>5515683</doc-number>
<kind>A</kind>
<name>Kessler</name>
<date>19960500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>5536918</doc-number>
<kind>A</kind>
<name>Ohkase et al.</name>
<date>19960700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>5635093</doc-number>
<kind>A</kind>
<name>Arena et al.</name>
<date>19970600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>5665166</doc-number>
<kind>A</kind>
<name>Deguchi et al.</name>
<date>19970900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>5667622</doc-number>
<kind>A</kind>
<name>Hasegawa et al.</name>
<date>19970900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>5740016</doc-number>
<kind>A</kind>
<name>Dhindsa</name>
<date>19980400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>5802856</doc-number>
<kind>A</kind>
<name>Schaper et al.</name>
<date>19980900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>5851298</doc-number>
<kind>A</kind>
<name>Ishii</name>
<date>19981200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>5886866</doc-number>
<kind>A</kind>
<name>Hausmann</name>
<date>19990300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>5994675</doc-number>
<kind>A</kind>
<name>Bethune et al.</name>
<date>19991100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00015">
<document-id>
<country>US</country>
<doc-number>6060697</doc-number>
<kind>A</kind>
<name>Morita et al.</name>
<date>20000500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00016">
<document-id>
<country>US</country>
<doc-number>6091060</doc-number>
<kind>A</kind>
<name>Getchel et al.</name>
<date>20000700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00017">
<document-id>
<country>US</country>
<doc-number>6095084</doc-number>
<kind>A</kind>
<name>Shamouilian et al.</name>
<date>20000800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00018">
<document-id>
<country>US</country>
<doc-number>6175175</doc-number>
<kind>B1</kind>
<name>Hull</name>
<date>20010100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00019">
<document-id>
<country>US</country>
<doc-number>6222161</doc-number>
<kind>B1</kind>
<name>Shirakawa et al.</name>
<date>20010400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00020">
<document-id>
<country>US</country>
<doc-number>6271459</doc-number>
<kind>B1</kind>
<name>Yoo</name>
<date>20010800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00021">
<document-id>
<country>US</country>
<doc-number>6353209</doc-number>
<kind>B1</kind>
<name>Schaper et al.</name>
<date>20020300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00022">
<document-id>
<country>US</country>
<doc-number>6475336</doc-number>
<kind>B1</kind>
<name>Hubacek</name>
<date>20021100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00023">
<document-id>
<country>US</country>
<doc-number>6512207</doc-number>
<kind>B1</kind>
<name>Dress et al.</name>
<date>20030100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00024">
<document-id>
<country>US</country>
<doc-number>6523493</doc-number>
<kind>B1</kind>
<name>Brcka</name>
<date>20030200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00025">
<document-id>
<country>US</country>
<doc-number>6566632</doc-number>
<kind>B1</kind>
<name>Katata et al.</name>
<date>20030500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00026">
<document-id>
<country>US</country>
<doc-number>6664515</doc-number>
<kind>B2</kind>
<name>Natsuhara et al.</name>
<date>20031200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00027">
<document-id>
<country>US</country>
<doc-number>6739138</doc-number>
<kind>B2</kind>
<name>Saunders et al.</name>
<date>20040500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00028">
<document-id>
<country>US</country>
<doc-number>6740853</doc-number>
<kind>B1</kind>
<name>Johnson et al.</name>
<date>20040500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00029">
<document-id>
<country>US</country>
<doc-number>6741446</doc-number>
<kind>B2</kind>
<name>Ennis</name>
<date>20040500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00030">
<document-id>
<country>US</country>
<doc-number>6746616</doc-number>
<kind>B1</kind>
<name>Fulford et al.</name>
<date>20040600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00031">
<document-id>
<country>US</country>
<doc-number>6795292</doc-number>
<kind>B2</kind>
<name>Grimard et al.</name>
<date>20040900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00032">
<document-id>
<country>US</country>
<doc-number>6825617</doc-number>
<kind>B2</kind>
<name>Kanno et al.</name>
<date>20041100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00033">
<document-id>
<country>US</country>
<doc-number>6847014</doc-number>
<kind>B1</kind>
<name>Benjamin et al.</name>
<date>20050100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00034">
<document-id>
<country>US</country>
<doc-number>6886347</doc-number>
<kind>B2</kind>
<name>Hudson et al.</name>
<date>20050500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00035">
<document-id>
<country>US</country>
<doc-number>6921724</doc-number>
<kind>B2</kind>
<name>Kamp et al.</name>
<date>20050700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00036">
<document-id>
<country>US</country>
<doc-number>7075031</doc-number>
<kind>B2</kind>
<name>Strang et al.</name>
<date>20060700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00037">
<document-id>
<country>US</country>
<doc-number>7141763</doc-number>
<kind>B2</kind>
<name>Moroz</name>
<date>20061100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00038">
<document-id>
<country>US</country>
<doc-number>7175714</doc-number>
<kind>B2</kind>
<name>Ootsuka et al.</name>
<date>20070200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00039">
<document-id>
<country>US</country>
<doc-number>7230204</doc-number>
<kind>B2</kind>
<name>Mitrovic et al.</name>
<date>20070600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00040">
<document-id>
<country>US</country>
<doc-number>7268322</doc-number>
<kind>B2</kind>
<name>Kuibira et al.</name>
<date>20070900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00041">
<document-id>
<country>US</country>
<doc-number>7274004</doc-number>
<kind>B2</kind>
<name>Benjamin et al.</name>
<date>20070900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00042">
<document-id>
<country>US</country>
<doc-number>7275309</doc-number>
<kind>B2</kind>
<name>Matsuda et al.</name>
<date>20071000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00043">
<document-id>
<country>US</country>
<doc-number>7279661</doc-number>
<kind>B2</kind>
<name>Okajima et al.</name>
<date>20071000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00044">
<document-id>
<country>US</country>
<doc-number>7297894</doc-number>
<kind>B1</kind>
<name>Tsukamoto</name>
<date>20071100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00045">
<document-id>
<country>US</country>
<doc-number>7311782</doc-number>
<kind>B2</kind>
<name>Strang et al.</name>
<date>20071200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00046">
<document-id>
<country>US</country>
<doc-number>7372001</doc-number>
<kind>B2</kind>
<name>Tachikawa et al.</name>
<date>20080500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00047">
<document-id>
<country>US</country>
<doc-number>7396431</doc-number>
<kind>B2</kind>
<name>Chen et al.</name>
<date>20080700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00048">
<document-id>
<country>US</country>
<doc-number>7415312</doc-number>
<kind>B2</kind>
<name>Barnett, Jr. et al.</name>
<date>20080800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00049">
<document-id>
<country>US</country>
<doc-number>7475551</doc-number>
<kind>B2</kind>
<name>Ghoshal</name>
<date>20090100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00050">
<document-id>
<country>US</country>
<doc-number>7504006</doc-number>
<kind>B2</kind>
<name>Gopalraja et al.</name>
<date>20090300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00051">
<document-id>
<country>US</country>
<doc-number>7782583</doc-number>
<kind>B2</kind>
<name>Moon</name>
<date>20100800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00052">
<document-id>
<country>US</country>
<doc-number>7893387</doc-number>
<kind>B2</kind>
<name>Ohata</name>
<date>20110200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00053">
<document-id>
<country>US</country>
<doc-number>7940064</doc-number>
<kind>B2</kind>
<name>Segawa et al.</name>
<date>20110500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00054">
<document-id>
<country>US</country>
<doc-number>7952049</doc-number>
<kind>B2</kind>
<name>Tsukamoto</name>
<date>20110500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00055">
<document-id>
<country>US</country>
<doc-number>7968825</doc-number>
<kind>B2</kind>
<name>Jyousaka et al.</name>
<date>20110600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00056">
<document-id>
<country>US</country>
<doc-number>8057602</doc-number>
<kind>B2</kind>
<name>Koelmel et al.</name>
<date>20111100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00057">
<document-id>
<country>US</country>
<doc-number>8222574</doc-number>
<kind>B2</kind>
<name>Sorabji et al.</name>
<date>20120700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00058">
<document-id>
<country>US</country>
<doc-number>2002/0043528</doc-number>
<kind>A1</kind>
<name>Ito</name>
<date>20020400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00059">
<document-id>
<country>US</country>
<doc-number>2005/0016465</doc-number>
<kind>A1</kind>
<name>Ramaswamy et al.</name>
<date>20050100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00060">
<document-id>
<country>US</country>
<doc-number>2005/0215073</doc-number>
<kind>A1</kind>
<name>Nakamura et al.</name>
<date>20050900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00061">
<document-id>
<country>US</country>
<doc-number>2005/0229854</doc-number>
<kind>A1</kind>
<name>Moroz</name>
<date>20051000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00062">
<document-id>
<country>US</country>
<doc-number>2006/0191637</doc-number>
<kind>A1</kind>
<name>Zajac et al.</name>
<date>20060800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00063">
<document-id>
<country>US</country>
<doc-number>2007/0125762</doc-number>
<kind>A1</kind>
<name>Cui et al.</name>
<date>20070600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00064">
<document-id>
<country>US</country>
<doc-number>2008/0029195</doc-number>
<kind>A1</kind>
<name>Lu</name>
<date>20080200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00065">
<document-id>
<country>US</country>
<doc-number>2008/0049374</doc-number>
<kind>A1</kind>
<name>Morioka et al.</name>
<date>20080200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00066">
<document-id>
<country>US</country>
<doc-number>2008/0169282</doc-number>
<kind>A1</kind>
<name>Sorabji et al.</name>
<date>20080700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>2194441</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00067">
<document-id>
<country>US</country>
<doc-number>2008/0202924</doc-number>
<kind>A1</kind>
<name>Bluck et al.</name>
<date>20080800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00068">
<document-id>
<country>US</country>
<doc-number>2009/0000738</doc-number>
<kind>A1</kind>
<name>Benjamin</name>
<date>20090100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00069">
<document-id>
<country>US</country>
<doc-number>2009/0173445</doc-number>
<kind>A1</kind>
<name>Yeom et al.</name>
<date>20090700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00070">
<document-id>
<country>US</country>
<doc-number>2009/0183677</doc-number>
<kind>A1</kind>
<name>Tian et al.</name>
<date>20090700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00071">
<document-id>
<country>US</country>
<doc-number>2009/0215201</doc-number>
<kind>A1</kind>
<name>Benjamin et al.</name>
<date>20090800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00072">
<document-id>
<country>US</country>
<doc-number>2010/0078424</doc-number>
<kind>A1</kind>
<name>Tsukamoto et al.</name>
<date>20100400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00073">
<document-id>
<country>US</country>
<doc-number>2010/0257871</doc-number>
<kind>A1</kind>
<name>Venkatasubramanian et al.</name>
<date>20101000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00074">
<document-id>
<country>US</country>
<doc-number>2010/0283565</doc-number>
<kind>A1</kind>
<name>Blakes</name>
<date>20101100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00075">
<document-id>
<country>US</country>
<doc-number>2011/0005682</doc-number>
<kind>A1</kind>
<name>Savas et al.</name>
<date>20110100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00076">
<document-id>
<country>US</country>
<doc-number>2011/0033175</doc-number>
<kind>A1</kind>
<name>Kasai et al.</name>
<date>20110200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00077">
<document-id>
<country>US</country>
<doc-number>2011/0092072</doc-number>
<kind>A1</kind>
<name>Singh et al.</name>
<date>20110400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>438710</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00078">
<document-id>
<country>US</country>
<doc-number>2011/0143462</doc-number>
<kind>A1</kind>
<name>Gaff et al.</name>
<date>20110600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00079">
<document-id>
<country>JP</country>
<doc-number>2005123286</doc-number>
<kind>A</kind>
<date>20050500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00080">
<document-id>
<country>JP</country>
<doc-number>2005294237</doc-number>
<kind>A</kind>
<date>20051000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00081">
<document-id>
<country>KR</country>
<doc-number>20080058109</doc-number>
<kind>A</kind>
<date>20080600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00082">
<othercit>Ayars, Eric, &#x201c;Bandgap in a Semiconductor Diode&#x201d;, Advanced and Intermediate Instructional Labs Workshop, AAPT Summer Meeting, California State university, Chicago, Jul. 20, 2008 http://phys.csuchico.edu/-eayars/publications/bandgap.pdf.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00083">
<othercit>International Search Report and Written Opinion mailed Jan. 22, 2013 for PCT/IB2012/054911.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00084">
<othercit>Commonly-Owned U.S. Appl. No. 12/910,347, filed Oct. 22, 2010.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00085">
<othercit>Commonly-Owned U.S. Appl. No. 12/943,492, filed Nov. 10, 2010.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00086">
<othercit>Commonly-Owned U.S. Appl. No. 13/238,396, filed Sep. 21, 2011.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00087">
<othercit>Commonly-Owned U.S. Appl. No. 13/234,473, filed Sep. 16, 2011.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
</us-references-cited>
<number-of-claims>17</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>2194431-44812</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>2194621</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>219482-487</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>8</number-of-drawing-sheets>
<number-of-figures>8</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20130068750</doc-number>
<kind>A1</kind>
<date>20130321</date>
</document-id>
</related-publication>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Gaff</last-name>
<first-name>Keith William</first-name>
<address>
<city>Fremont</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
<residence>
<country>US</country>
</residence>
</us-applicant>
<us-applicant sequence="002" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Comendant</last-name>
<first-name>Keith</first-name>
<address>
<city>Fremont</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
<residence>
<country>US</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Gaff</last-name>
<first-name>Keith William</first-name>
<address>
<city>Fremont</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
</inventor>
<inventor sequence="002" designation="us-only">
<addressbook>
<last-name>Comendant</last-name>
<first-name>Keith</first-name>
<address>
<city>Fremont</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
</inventor>
</inventors>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Buchanan Ingersoll &#x26; Rooney PC</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</us-parties>
<assignees>
<assignee>
<addressbook>
<orgname>Lam Research Corporation</orgname>
<role>02</role>
<address>
<city>Fremont</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Fuqua</last-name>
<first-name>Shawntina</first-name>
<department>3742</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A heating plate for a substrate support assembly in a semiconductor plasma processing apparatus, comprises multiple independently controllable planar heater zones arranged in a scalable multiplexing layout, and electronics to independently control and power the planar heater zones. Each planar heater zone uses at least one diode as a heater element. A substrate support assembly in which the heating plate is incorporated includes an electrostatic clamping electrode and a temperature controlled base plate. Methods for manufacturing the heating plate include bonding together ceramic or polymer sheets having planar heater zones, power supply lines, power return lines and vias.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="101.01mm" wi="154.77mm" file="US08624168-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="131.57mm" wi="188.30mm" file="US08624168-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="223.44mm" wi="203.03mm" file="US08624168-20140107-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="179.49mm" wi="205.15mm" file="US08624168-20140107-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="149.18mm" wi="193.55mm" file="US08624168-20140107-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="133.35mm" wi="187.11mm" file="US08624168-20140107-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="131.57mm" wi="187.45mm" file="US08624168-20140107-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="114.05mm" wi="174.50mm" file="US08624168-20140107-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="219.20mm" wi="207.26mm" file="US08624168-20140107-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">BACKGROUND</heading>
<p id="p-0002" num="0001">With each successive semiconductor technology generation, substrate diameters tend to increase and transistor sizes decrease, resulting in the need for an ever higher degree of accuracy and repeatability in substrate processing. Semiconductor substrate materials, such as silicon substrates, are processed by techniques which include the use of vacuum chambers. These techniques include non plasma applications such as electron beam deposition, as well as plasma applications, such as sputter deposition, plasma-enhanced chemical vapor deposition (PECVD), resist strip, and plasma etch.</p>
<p id="p-0003" num="0002">Plasma processing systems available today are among those semiconductor fabrication tools which are subject to an increasing need for improved accuracy and repeatability. One metric for plasma processing systems is increased uniformity, which includes uniformity of process results on a semiconductor substrate surface as well as uniformity of process results of a succession of substrates processed with nominally the same input parameters. Continuous improvement of on-substrate uniformity is desirable. Among other things, this calls for plasma chambers with improved uniformity, consistency and self diagnostics.</p>
<heading id="h-0002" level="1">SUMMARY</heading>
<p id="p-0004" num="0003">Described herein is a heating plate for a substrate support assembly used to support a semiconductor substrate in a semiconductor processing apparatus, the heating plate comprising: an electrically insulating layer; planar heater zones comprising at least first, second, third and fourth planar heater zones, each comprising one or more diodes as heater elements, the planar heater zones laterally distributed across the electrically insulating layer and operable to tune a spatial temperature profile on the semiconductor substrate; power supply lines comprising at least a first electrically conductive power supply line electrically connected to anodes of the one or more diodes of the first and second planar heater zones and a second electrically conductive power supply line electrically connected to anodes of the one or more diodes of the third and fourth planar heater zones; power return lines comprising at least a first electrically conductive power return line electrically connected to cathodes of the one or more diodes of the first and third planar heater zones and a second electrically conductive power return line electrically connected to cathodes of the one or more diodes of the second and fourth planar heater zones.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0003" level="1">BRIEF DESCRIPTION OF FIGURES</heading>
<p id="p-0005" num="0004"><figref idref="DRAWINGS">FIG. 1</figref> is a schematic cross-sectional view of a substrate support assembly in which a heating plate with an array of planar heater zones is incorporated, the substrate support assembly also comprising an electrostatic chuck (ESC).</p>
<p id="p-0006" num="0005"><figref idref="DRAWINGS">FIG. 2</figref> illustrates the electrical connection of power supply lines and power return lines to an array of planar heater zones in a heating plate which can be incorporated in a substrate support assembly.</p>
<p id="p-0007" num="0006"><figref idref="DRAWINGS">FIG. 3</figref> illustrates the electrical connection between a diode as a heater element in a planar heater zone to a power supply line and a power return line.</p>
<p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. 4</figref> is a schematic cross-sectional view of a substrate support assembly in which a heating plate is incorporated, according to an embodiment.</p>
<p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. 5</figref> is a schematic cross-sectional view of a substrate support assembly in which a heating plate is incorporated, according to an embodiment.</p>
<p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. 6</figref> is a schematic cross-sectional view of a substrate support assembly in which a heating plate is incorporated, according to an embodiment.</p>
<p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. 7</figref> is a schematic cross-sectional view of a substrate support assembly in which a heating plate is incorporated, the substrate support assembly further including a primary heater layer.</p>
<p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. 8</figref> is a schematic of an exemplary plasma processing chamber, which can include a substrate support assembly with the heating plate described herein.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0004" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0013" num="0012">Radial and azimuthal substrate temperature control in a semiconductor processing apparatus to achieve desired critical dimension (CD) uniformity on the substrate is becoming more demanding. Even a small variation of temperature may affect CD to an unacceptable degree, especially as CD approaches sub-100 nm in semiconductor fabrication processes.</p>
<p id="p-0014" num="0013">A substrate support assembly may be configured for a variety of functions during processing, such as supporting the substrate, tuning the substrate temperature, and supplying radio frequency power. The substrate support assembly can comprise an electrostatic chuck (ESC) useful for electrostatically clamping a substrate onto the substrate support assembly during processing. The ESC may be a tunable ESC (T-ESC). A T-ESC is described in commonly assigned U.S. Pat. Nos. 6,847,014 and 6,921,724, which are hereby incorporated by reference. The substrate support assembly may comprise a ceramic substrate holder, a fluid-cooled heat sink (hereafter referred to as cooling plate) and a plurality of concentric planar heater zones to realize step by step and radial temperature control. Typically, the cooling plate is maintained between 0&#xb0; C. and 30&#xb0; C. The heaters are located on the cooling plate with a layer of thermal insulator in between. The heaters can maintain the support surface of the substrate support assembly at temperatures about 0&#xb0; C. to 80&#xb0; C. above the cooling plate temperature. By changing the heater power within the plurality of planar heater zones, the substrate support temperature profile can be changed. Further, the mean substrate support temperature can be changed step by step within the operating range of 0 to 80&#xb0; C. above the cooling plate temperature. A small azimuthal temperature variation poses increasingly greater challenges as CD decreases with the advance of semiconductor technology.</p>
<p id="p-0015" num="0014">Controlling temperature is not an easy task for several reasons. First, many factors can affect heat transfer, such as the locations of heat sources and heat sinks, the movement, materials and shapes of the media. Second, heat transfer is a dynamic process. Unless the system in question is in heat equilibrium, heat transfer will occur and the temperature profile and heat transfer will change with time. Third, non-equilibrium phenomena, such as plasma, which of course is always present in plasma processing, make theoretical prediction of the heat transfer behavior of any practical plasma processing apparatus very difficult if not impossible.</p>
<p id="p-0016" num="0015">The substrate temperature profile in a plasma processing apparatus is affected by many factors, such as the plasma density profile, the RF power profile and the detailed structure of the various heating the cooling elements in the chuck, hence the substrate temperature profile is often not uniform and difficult to control with a small number of heating or cooling elements. This deficiency translates to non-uniformity in the processing rate across the whole substrate and non-uniformity in the critical dimension of the device dies on the substrate.</p>
<p id="p-0017" num="0016">In light of the complex nature of temperature control, it would be advantageous to incorporate multiple independently controllable planar heater zones in the substrate support assembly to enable the apparatus to actively create and maintain the desired spatial and temporal temperature profile, and to compensate for other adverse factors that affect CD uniformity.</p>
<p id="p-0018" num="0017">Described herein is a heating plate for a substrate support assembly in a semiconductor processing apparatus, wherein the heating plate has multiple independently controllable planar heater zones that use diodes as heater elements therein. Preferably, the planar heater zones do not have resistive heater elements. This heating plate comprises a scalable multiplexing layout scheme of the planar heater zones, power supply lines and power return lines (collectively, power lines). By tuning the power of the planar heater zones, the temperature profile during processing can be shaped both radially and azimuthally. More details are disclosed in commonly-owned U.S. Published Patent Publication Nos. 2011/0092072 and 2011/0143462, the disclosures of which are hereby incorporated by reference. Although this heating plate is primarily described for a plasma processing apparatus, this heating plate can also be used in other semiconductor processing apparatuses that do not use plasma.</p>
<p id="p-0019" num="0018">The planar heater zones in this heating plate are preferably arranged in a defined pattern, for example, a rectangular grid, a hexagonal grid, a polar array, concentric rings or any desired pattern. Each planar heater zone may be of any suitable size and may have one or more heater elements. When a planar heater zone is powered, all heater elements therein are powered; when a planar heater zone is not powered, all heater elements therein are not powered. To minimize the number of electrical connections, power supply lines and power return lines are arranged such that each power supply line is connected to a different group of planar heater zones and each power return line is connected to a different group of planar heater zones, each planar heater zone being in one of the groups connected to a particular power supply line and one of the groups connected to a particular power return line. No two planar heater zones are connected to the same pair of power supply and power return lines. Anode(s) of the heater element(s) of each planar heater zone are connected to the power supply line this planar heater zone is connected to; cathode(s) of the heater element(s) are connected to the power return line this planar heater zone is connected to. A planar heater zone can be activated by directing DC electrical current through a pair of power supply line and power return line to which this particular planar heater zone is connected. The DC electrical current flows from the power supply line to the planar heater zone and then to the power return line. The peak power of the heater elements is preferably smaller than 20 W, more preferably 1 to 10 W. In one embodiment, each planar heater zone is not larger than four device dies being manufactured on a semiconductor substrate, or not larger than two device dies being manufactured on a semiconductor substrate, or not larger than one device die being manufactured on a semiconductor substrate, 0.1 to 15 cm<sup>2</sup>, e.g., 0.1 to 1 cm<sup>2 </sup>or 2 to 3 cm<sup>2 </sup>in area to correspond to the device dies on the substrate. The heating plate can include any suitable number of planar heater zones, such as 100 to 700 planar heater zones. The thickness of the heater elements may range from 100 micrometers to 2 millimeters. To allow space between planar heater zones and/or power supply and power return lines, the total area of the planar heater zones may be up to 99% of the area of the upper surface of the substrate support assembly, e.g. 50-99% of the area. The power supply lines or the power return lines may be arranged in gaps ranging from 1 to 10 mm between the planar heater zones, or in separate planes separated from the planar heater zones plane by electrically insulating layers. The power supply lines and the power return lines are preferably made as wide as the space allows, in order to carry large current and reduce Joule heating. In one embodiment, in which the power lines are in the same plane as the planar heater zones, the width of the power lines is preferably between 0.3 mm and 2 mm. In another embodiment, in which the power lines are on different planes than the planar heater zones, the width of the power lines can be as large as the planar heater zones, e.g. for a 300 mm chuck, the width can be 1 to 2 inches. Preferably, the materials of the power supply lines and power return lines are materials with low resistivity, such as Cu, Al, W, Inconel&#xae; or Mo.</p>
<p id="p-0020" num="0019">Conventional resistive heater elements typically comprise serpentine conductor traces, which limits miniaturization of the planar heater zones, especially when planar heater zones no larger than 5 mm by 5 mm are desired. In addition, the serpentine conductor traces cannot occupy the entire area of a planar heater zone. Spaces between the serpentine conductor traces can lead to significant temperature non-uniformity within a planar heater zone, especially when the planar heater zone is small. In comparison, using diodes as heater elements in the planar heater zones alleviates the above-mentioned problems associated with resistive heater elements because a diode can be made into a continuous sheet of essentially the same size as the planar heater zone. The heating plate with planar heater zones using diodes as heater elements has greater flexibility in its design, is simpler in its structure, and can lead to better temperature uniformity within each planar heater zone.</p>
<p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. 1</figref> shows a substrate support assembly comprising one embodiment of the heating plate having an electrically insulating layer <b>103</b>. The layer <b>103</b> may have one or more layers made of a polymer material, an inorganic material, a ceramic such as silicon oxide, alumina, yttria, aluminum nitride or other suitable material. The substrate support assembly further comprises (a) at least one ESC (electrostatic clamping) electrode <b>102</b> (e.g. monopolar or bipolar) embedded in the layer <b>103</b> to electrostatically clamp a substrate to the surface of the layer <b>103</b> with a DC voltage, (b) a thermal barrier layer <b>107</b>, (c) a cooling plate <b>105</b> containing channels <b>106</b> for coolant flow. The power supply lines and power return lines are not shown for clarity.</p>
<p id="p-0022" num="0021">As shown in <figref idref="DRAWINGS">FIG. 2</figref>, each of the planar heater zones <b>101</b> is connected to one of the power supply lines <b>201</b> and one of the power return lines <b>202</b>. No two planar heater zones <b>101</b> share the same pair of power supply <b>201</b> and power return <b>202</b> lines. By suitable electrical switching arrangements, it is possible to connect a pair of power supply line <b>201</b> and power return line <b>202</b> to a power supply (not shown), whereby only the planar heater zone connected to this pair of power lines is powered. The time-averaged heating power of each planar heater zone can be individually tuned by time-domain multiplexing.</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. 3</figref> shows details of connections of a planar heater zone <b>101</b> to a pair of power supply line <b>201</b> and power return line <b>202</b>. The planar heater zone <b>101</b> has one or more diodes <b>250</b> as its heater elements. The anode <b>250</b><i>a </i>of the diode <b>250</b> is connected to the power supply line <b>201</b> and the cathode <b>250</b><i>c </i>of the diode <b>250</b> is connected to the power return line <b>202</b>.</p>
<p id="p-0024" num="0023"><figref idref="DRAWINGS">FIGS. 4-6</figref> show embodiments of a heating plate comprising an electrically insulating layer, planar heater zones comprising one or more diodes as heater elements, power supply lines and power return lines. The heating plate can be incorporated in a substrate support assembly comprising an electrostatic chuck above the heating plate and a cooling plate located below the heating plate.</p>
<p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. 4</figref> shows an arrangement of the power supply lines <b>201</b> and power return lines <b>202</b> in the substrate support assembly of <figref idref="DRAWINGS">FIG. 1</figref>, according to an embodiment. The diodes <b>250</b> of the planar heater zones are bonded to a bottom surface of the layer <b>103</b> and electrically connected to the power supply lines <b>201</b> and the power return lines <b>202</b> embedded in the layer <b>103</b> through vias <b>301</b> extending vertically in the layer <b>103</b>. Preferably, the power supply lines <b>201</b> and power return lines <b>202</b> are not in the same plane.</p>
<p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. 5</figref> shows an arrangement of the power supply lines <b>201</b> and power return lines <b>202</b> in the substrate support assembly of <figref idref="DRAWINGS">FIG. 1</figref>, according to another embodiment. The layer <b>103</b> includes an upper layer <b>103</b><i>a </i>and a lower layer <b>103</b><i>b</i>. The ESC electrode <b>102</b> is embedded in the upper layer <b>103</b><i>a</i>. The diodes <b>250</b> are bonded to an upper surface of the lower layer <b>103</b><i>b</i>. The power return lines <b>202</b> are disposed on the upper surface of the lower layer <b>103</b><i>b</i>. The power supply lines <b>201</b> are embedded in the lower layer <b>103</b><i>b</i>. The diodes <b>250</b> are electrically connected to the power supply lines <b>201</b> through vertically extending vias <b>301</b>. The diodes <b>250</b> are electrically connected laterally to the power return line <b>202</b>. The lower layer <b>103</b><i>b </i>is sandwiched between the upper layer <b>103</b><i>a </i>and the thermal barrier layer <b>107</b>.</p>
<p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. 6</figref> shows an arrangement of the power supply lines <b>201</b> and power return lines <b>202</b> in the substrate support assembly of <figref idref="DRAWINGS">FIG. 1</figref>, according to another embodiment. The layer <b>103</b> includes an upper layer <b>103</b><i>a </i>and a lower layer <b>103</b><i>b</i>. The ESC electrode <b>102</b> is embedded in the upper layer <b>103</b><i>a</i>. The diodes <b>250</b> are bonded to an upper surface of the lower layer <b>103</b>. The power supply lines <b>201</b> and power return lines <b>202</b> are embedded in the lower layer <b>103</b>, preferably not on the same plane. The diodes <b>250</b> are electrically connected to the power supply lines <b>201</b> and power return lines <b>202</b> through vias <b>301</b> extending vertically in the lower layer <b>103</b><i>b</i>. The lower layer <b>103</b><i>b </i>is sandwiched between the upper layer <b>103</b><i>a </i>and the thermal barrier layer <b>107</b>.</p>
<p id="p-0028" num="0027">The layer <b>103</b> is preferably made of ceramic. The heating plate as shown in <figref idref="DRAWINGS">FIGS. 4-6</figref> can be made by an exemplary method comprising: pressing a mixture of ceramic powder, binder and liquid into sheets; drying the sheets; forming vias in the sheets by punching holes in the sheets; forming power supply lines and power return lines on the sheets by screen printing a slurry of conducting powder (e.g. W, WC, doped SiC or MoSi<sub>2</sub>), pressing a precut metal foil, spraying a slurry of conducting powder, or any other suitable technique; aligning the sheets; bonding the sheets by adhesive or sintering to form the layer <b>103</b>; filling the vias with a slurry of conducting powder; bonding diodes onto a lower surface of the layer <b>103</b> such that diodes in each planar heater zone are connected to a pair of power supply line and power return line and no two diodes in different planar heater zones share the same pair of power supply line and power return line. The sheets can be about 0.3 mm in thickness.</p>
<p id="p-0029" num="0028">The heating plate as shown in <figref idref="DRAWINGS">FIGS. 4-6</figref> can also be made by another method comprising: (a) bonding (e.g. heat pressed, adhered with adhesive) a metal sheet (such as Al, Inconel&#xae; or Cu foil) onto a fiberglass composite plate, or a metal plate covered by an electrically insulating polymer film (e.g. polyimide); (b) applying a patterned resist film to the surface of the metal sheet wherein the openings in the patterned resist film define the shapes and positions of a group of power lines; (c) forming the group of power lines by chemically etching portions of the metal sheet exposed through the openings in the patterned resist film; (d) removing the resist film (by dissolution in a suitable solvent or dry stripping); (e) applying an electrically insulating polymer film on the metal sheet; (f) optionally repeat steps (b)-(e) one or more times; (g) forming vias by punching holes through the metal sheet(s) and the electrically insulating polymer film(s) and filling the holes with a slurry of conducting powder; (h) bonding diodes, and optionally forming a group of power lines, onto an exposed surface of the topmost electrically insulating polymer such that diodes in each planar heater zone are connected to a pair of a power supply line and a power return line, and that no two diodes in different planar heater zones share the same pair of power supply line and power return line.</p>
<p id="p-0030" num="0029">The diodes <b>250</b> can be any suitable model such as CPD07 manufactured by Central Semiconductor located at Hauppauge, N.Y. An exemplary diode <b>250</b> has a dimension of about 2.5 mm by 2.5 mm, can carry an electrical current up to 8 A, and has a heating power up to 10 W. The diode <b>250</b> preferably has a heating power density of at least 0.1 W/cm<sup>2 </sup>and is sufficient to achieve a 2&#xb0; C. temperature perturbation. The thermal insulating layer <b>107</b> preferably has a thermal resistance from about 0.01 to about 100 m<sup>2</sup>K/W (e.g. about 1 m<sup>2</sup>K/W).</p>
<p id="p-0031" num="0030">When powering a planar heater zone <b>101</b>, a DC electrical current is directed through the diode(s) <b>250</b> in the heater zone <b>101</b>, in a direction from the anode(s) of the diode(s) <b>250</b> to the cathode(s) of the diode(s) <b>250</b>.</p>
<p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. 7</figref> shows the substrate support assembly of <figref idref="DRAWINGS">FIG. 1</figref>, further comprising the primary heater layer <b>601</b>. Preferably, the primary heaters <b>601</b> are individually controlled high-power heaters. The power of the primary heaters is between 100 and 1,0000 W, preferably, between 1,000 and 5,000 W. The primary heaters may be arranged as a rectangular grid, concentric annular zones, radial zone or combination of annular zones and radial zones. The primary heaters may be used for changing the mean temperature, tuning the radial temperature profile, or step-by-step temperature control on the substrate. The primary heaters may be located above or below the heater zones of the heating plate.</p>
<p id="p-0033" num="0032">As an overview of how a plasma processing chamber operates, <figref idref="DRAWINGS">FIG. 8</figref> shows a schematic of a plasma processing chamber comprising a chamber <b>713</b> having an upper showerhead electrode <b>703</b> and a substrate support assembly <b>704</b> incorporating the heating plate disclosed herein. A substrate <b>712</b> is loaded through a loading port <b>711</b> onto the substrate support assembly <b>704</b>. A gas line <b>709</b> supplies process gas to the upper showerhead electrode <b>703</b> which delivers the process gas into the chamber. A gas source <b>708</b> (e.g. a mass flow controller supplying a suitable gas mixture) is connected to the gas line <b>709</b>. A RF power source <b>702</b> is connected to the upper showerhead electrode <b>703</b>. In operation, the chamber is evacuated by a vacuum pump <b>710</b> and the RF power is capacitively coupled between the upper showerhead electrode <b>703</b> and a lower electrode in the substrate support assembly <b>704</b> to energize the process gas into a plasma in the space between the substrate <b>712</b> and the upper showerhead electrode <b>703</b>. The plasma can be used to etch device die features into layers on the substrate <b>712</b>. The substrate support assembly <b>704</b> may have heaters incorporated therein. As described above, it should be appreciated that while the detailed design of the plasma processing chamber may vary, RF power is coupled to the plasma through the substrate support assembly <b>704</b>.</p>
<p id="p-0034" num="0033">Examples of suitable insulating and conductive material for use in manufacture of the substrate support assembly are disclosed in commonly assigned U.S. Pat. No. 6,483,690, the disclosure of which is hereby incorporated by reference.</p>
<p id="p-0035" num="0034">While a heating plate, methods of manufacturing the heating plate, and a substrate support assembly comprising the heating plate have been described in detail with reference to specific embodiments thereof, it will be apparent to those skilled in the art that various changes and modifications can be made, and equivalents employed, without departing from the scope of the appended claims.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>We claim:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A heating plate for a substrate support assembly used to support a semiconductor substrate in a semiconductor processing apparatus, the heating plate comprising:
<claim-text>an electrically insulating layer comprising upper and lower electrically insulating layers;</claim-text>
<claim-text>planar heater zones comprising at least first, second, third and fourth planar heater zones, each comprising one or more diodes as heater elements, the planar heater zones located between the upper and lower electrically insulating layers, laterally distributed across the electrically insulating layer and operable to tune a spatial temperature profile on the semiconductor substrate;</claim-text>
<claim-text>power supply lines comprising at least a first electrically conductive power supply line electrically connected to anodes of the one or more diodes of the first and second planar heater zones and a second electrically conductive power supply line electrically connected to anodes of the one or more diodes of the third and fourth planar heater zones;</claim-text>
<claim-text>power return lines comprising at least a first electrically conductive power return line electrically connected to cathodes of the one or more diodes of the first and third planar heater zones and a second electrically conductive power return line electrically connected to cathodes of the one or more diodes of the second and fourth planar heater zones.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the planar heater zones do not comprise any resistive heater elements.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein
<claim-text>(a) the power supply lines and the power return lines are embedded in the electrically insulating layer; the diodes of the planar heater zones are bonded to an upper surface of the lower electrically insulating layer; the power supply lines and the power return lines are electrically connected to the planar heater zones by vias extending vertically through the heating plate; or</claim-text>
<claim-text>(b) the power supply lines are embedded in the electrically insulating layer; the power return lines are on an upper surface of the electrically insulating layer; the diodes of the planar heater zones are bonded to the upper surface of the lower electrically insulating layer; the power return lines are electrically connected to the planar heater zones laterally and the power supply lines are electrically connected to the planar heater zones by vias extending vertically through the heating plate.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the planar heater zones are sized such that:
<claim-text>(a) each planar heater zone is not larger than four device dies being manufactured on the semiconductor substrate, or</claim-text>
<claim-text>(b) each planar heater zone is not larger than two device dies being manufactured on the semiconductor substrate, or</claim-text>
<claim-text>(c) each planar heater zone is not larger than one device die being manufactured on the semiconductor substrate, or</claim-text>
<claim-text>(d) each planar heater zone is scaled with sizes of device dies on the semiconductor substrate and the overall size of the semiconductor substrate.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the planar heater zones are sized such that:
<claim-text>(a) each planar heater zone is 0.1 to 1 cm<sup>2</sup>, or</claim-text>
<claim-text>(b) each planar heater zone is 2 to 3 cm<sup>2</sup>, or</claim-text>
<claim-text>(c) each planar heater zone is 1 to 15 cm<sup>2</sup>.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the heating plate includes 100 to 700 planar heater zones.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the electrically insulating layer comprises a polymer material, a ceramic material, a fiberglass composite, or a combination thereof.</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the total number of the power supply lines and the power return lines is equal to or less than the total number of the planar heater zones.</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a total area of the planar heater zones is from 50% to 99% of an upper surface of the heating plate.</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the planar heater zones are arranged in a rectangular grid, hexagonal grid or concentric rings; and the planar heater zones are separated from each other by gaps at least 1 millimeter in width and at most 10 millimeters in width.</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. A substrate support assembly comprising:
<claim-text>an electrostatic chuck (ESC) including at least one electrostatic clamping electrode configured to electrostatically clamp a semiconductor substrate on the substrate support assembly;</claim-text>
<claim-text>the heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>; and</claim-text>
<claim-text>a cooling plate attached to a lower side of the heating plate by a thermal barrier layer.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. The substrate support assembly of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising at least one primary heater layer arranged above or below and the planar heater zones of the heating plate, wherein the primary heater layer is electrically insulated from the planar heater zones, the power supply lines, and the power return lines of the heating plate; the primary heater layer includes at least one heater which provides mean temperature control of the semiconductor substrate; the planar heater zones provide radial and azimuthal temperature profile control of the semiconductor substrate, during processing thereof.</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. A method for manufacturing the heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, comprising:
<claim-text>pressing a mixture of ceramic powder, binder and liquid into sheets;</claim-text>
<claim-text>drying the sheets;</claim-text>
<claim-text>forming vias in the sheets by punching holes therein;</claim-text>
<claim-text>forming the power supply lines and power return lines on the sheets;</claim-text>
<claim-text>aligning the sheets;</claim-text>
<claim-text>bonding the sheets by adhesive or sintering to form the upper sheet of the electrically insulating layer;</claim-text>
<claim-text>filling the vias with a slurry of conducting powder;</claim-text>
<claim-text>bonding diodes onto a lower surface of the upper sheet of the electrically insulating layer such that diode(s) in each planar heater zone are connected to a pair of power supply line and power return line and no two diodes in different planar heater zones share the same pair of power supply line and power return line.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the power supply lines and power return lines are formed by screen printing a slurry of conducting powder, pressing a precut metal foil, or spraying a slurry of conducting powder.</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. A method for manufacturing the heating plate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, comprising:
<claim-text>(a) bonding a metal sheet onto a fiberglass composite plate, or a metal plate covered by an electrically insulating polymer film;</claim-text>
<claim-text>(b) applying a patterned resist film to the surface of the metal sheet wherein the openings in the patterned resist film define the shapes and positions of a group of power lines;</claim-text>
<claim-text>(c) forming the group of power lines by chemically etching portions of the metal sheet exposed through the openings in the patterned resist film;</claim-text>
<claim-text>(d) removing the resist film;</claim-text>
<claim-text>(e) applying an electrically insulating polymer film on the metal sheet;</claim-text>
<claim-text>(f) optionally repeat steps (b)-(e) one or more times to form the lower layer of the electrically insulating layer;</claim-text>
<claim-text>(g) forming vias by punching holes through the metal sheet(s) and the electrically insulating polymer film(s) and filling the holes with a slurry of conducting powder;</claim-text>
<claim-text>(h) bonding diodes, and optionally forming a group of power lines, onto an exposed surface of the topmost electrically insulating polymer film such that diodes in each planar heater zone are connected to a pair of a power supply line and a power return line, and that no two diodes in different planar heater zones share the same pair of power supply line and power return line.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. A method for plasma processing semiconductor substrates in a plasma processing chamber containing the substrate support assembly of <claim-ref idref="CLM-00011">claim 11</claim-ref>, comprising:
<claim-text>(a) loading a semiconductor substrate into the processing chamber and positioning the semiconductor substrate on the substrate support assembly;</claim-text>
<claim-text>(b) determining a temperature profile that compensates for processing conditions affecting critical dimension (CD) uniformity;</claim-text>
<claim-text>(c) heating the semiconductor substrate to conform to the temperature profile using the substrate support assembly;</claim-text>
<claim-text>(d) igniting plasma and processing the semiconductor substrate while controlling the temperature profile by independently controlled heating of the planar heater zones;</claim-text>
<claim-text>(e) unloading the semiconductor substrate from the processing chamber and repeating steps (a)-(e) with a different semiconductor substrate.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The substrate support assembly of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the primary heater layer includes two or more heaters. </claim-text>
</claim>
</claims>
</us-patent-grant>
