I 000049 55 4088          1461610471199 Internal
(_unit VHDL (memory 0 5(internal 0 12))
	(_version vc6)
	(_time 1461610471200 2016.04.25 14:54:31)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 3a383c3f6e6d3a2c69352861623c6e3c3f3c6e3c6c)
	(_ent
		(_time 1461610471197)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 13(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 18(_arch(_uni((0(_string \"00100001000010000000000100000000"\))(1(_string \"00100001001010010000000100000001"\))(2(_string \"00100001010010100000000100000010"\))(3(_string \"00100001011010110000000100000011"\))(4(_string \"00100001100011000000000100000100"\))(5(_string \"00100001101011010000001000000000"\))(6(_string \"00100001110011100000001000000001"\))(7(_string \"00100001111011110000001000000010"\))(8(_string \"00100011000110000000001000000011"\))(9(_string \"00100011001110010000001000000100"\))(10(_string \"10001101000010000000000000000000"\))(11(_string \"10001101001010010000000000000000"\))(12(_string \"10001101010010100000000000000000"\))(13(_string \"10001101011010110000000000000000"\))(14(_string \"10001101100011000000000000000000"\))(15(_string \"10001101101011010000000000000000"\))(16(_string \"10001101110011100000000000000000"\))(17(_string \"10001101111011110000000000000000"\))(18(_string \"10001111000110000000000000000000"\))(19(_string \"10001111001110010000000000000000"\))(20(_string \"00000001000011010000000000011000"\))(21(_string \"00000000000000000100000000010010"\))(22(_string \"00000001001011100000000000011000"\))(23(_string \"00000000000000000100100000010010"\))(24(_string \"00000001010011110000000000011000"\))(25(_string \"00000000000000000101000000010010"\))(26(_string \"00000001011110000000000000011000"\))(27(_string \"00000000000000000101100000010010"\))(28(_string \"00000001100110010000000000011000"\))(29(_string \"00000000000000000110000000010010"\))(30(_string \"00000001000010010100000000100000"\))(31(_string \"00000001000010100100000000100000"\))(32(_string \"00000001000010110100000000100000"\))(33(_string \"00000001000011000100000000100000"\))(34(_string \"00000001101011100110100000100000"\))(35(_string \"00000001101011110110100000100000"\))(36(_string \"00000001101110000110100000100000"\))(37(_string \"00000001101110010110100000100000"\))(38(_string \"00000001000011010000000000011010"\))(39(_string \"00000000000000000100000000010010"\))(40(_string \"00110011001110010000000000000000"\))(41(_string \"00100011001110010000000011111111"\))(42(_string \"10101111001010000000000000000000"\))(256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 75(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 75(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000051 55 1523          1461610471381 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1461610471382 2016.04.25 14:54:31)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code e6e5b6b5e5b1b5f1e5b1f3bcb0e1e4e0e3e0e1e1e4)
	(_ent
		(_time 1461610471365)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000050 55 7644          1461610471460 structure
(_unit VHDL (mips 0 5(structure 0 13))
	(_version vc6)
	(_time 1461610471461 2016.04.25 14:54:31)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 4446434649121053154a001e1c434443474210424d)
	(_ent
		(_time 1461610471444)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int RegW -1 0 16(_ent (_in))))
				(_port (_int DR 3 0 17(_ent (_in))))
				(_port (_int SR1 3 0 17(_ent (_in))))
				(_port (_int SR2 3 0 17(_ent (_in))))
				(_port (_int Reg_In 4 0 18(_ent (_in))))
				(_port (_int ReadReg1 5 0 19(_ent (_out))))
				(_port (_int ReadReg2 5 0 19(_ent (_out))))
			)
		)
	)
	(_inst A1 0 56(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 21(_enum1 and1 or1 add sub slt shr shl jr div divu mult multu mfhi mflo (_to i 0 i 13))))
		(_sig (_int Op 6 0 22(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 22(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 23(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 24(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 25(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 25(_arch(_uni))))
		(_sig (_int PC 8 0 26(_arch(_uni))))
		(_sig (_int nPC 8 0 26(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 26(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 26(_arch(_uni))))
		(_sig (_int Reg_In 8 0 26(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 27(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 27(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 28(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 30(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 31(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 31(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 32(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 32(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 32(_arch(_uni((i 0))))))
		(_sig (_int Rhi 8 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int Rlo 8 0 33(_arch(_uni((_others(i 2)))))))
		(_type (_int ~INTEGER~range~0~to~10000~13 0 34(_scalar (_to i 0 i 10000))))
		(_sig (_int largeNumber 11 0 34(_arch(_uni))))
		(_sig (_int tmod 8 0 36(_arch(_uni))))
		(_sig (_int tdiv 8 0 37(_arch(_uni))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 38(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int tmult 12 0 38(_arch(_uni))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 13 0 40(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 14 0 41(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 42(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 15 0 42(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 43(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 16 0 43(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 44(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 17 0 44(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 45(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 18 0 45(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 46(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 19 0 46(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 47(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 20 0 47(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 49(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 21 0 49(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 22 0 50(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 23 0 51(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 52(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 24 0 52(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 53(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 25 0 53(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 26 0 54(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~1337 0 70(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 27 0 70(_prcs 8)))
		(_prcs
			(line__57(_arch 0 0 57(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__59(_arch 1 0 59(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__61(_arch 2 0 61(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__62(_arch 3 0 62(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__63(_arch 4 0 63(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__64(_arch 5 0 64(_assignment (_trgt(9))(_sens(37))(_mon))))
			(line__65(_arch 6 0 65(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__66(_arch 7 0 66(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__68(_arch 8 0 68(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30)(33))(_sens(7)(8)(9)(10)(11)(12)(17)(18)(29)(31)(32)(37)(40))(_mon)(_read(41)))))
			(line__152(_arch 9 0 152(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29)(31)(32))(_sens(0)(1)(6)(7)(8)(13)(19)(21)(25)(29)(30)(34)(35)(36(d_31_0))(36(d_63_32)))(_dssslsensitivity 1))))
			(line__182(_arch 10 0 182(_assignment (_trgt(34))(_sens(17)(18))(_mon))))
			(line__183(_arch 11 0 183(_assignment (_trgt(35))(_sens(17)(18))(_mon))))
			(line__184(_arch 12 0 184(_assignment (_trgt(36))(_sens(17)(18)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 13 -1)
)
I 000046 55 2900          1461610471546 model
(_unit VHDL (complete_mips 0 5(model 0 11))
	(_version vc6)
	(_time 1461610471547 2016.04.25 14:54:31)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 9290c29dc6c592859096d1c8c69596949797c494c6)
	(_ent
		(_time 1461610471544)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 13(_ent (_in))))
				(_port (_int RST -1 0 13(_ent (_in))))
				(_port (_int CS -1 0 14(_ent (_out))))
				(_port (_int WE -1 0 14(_ent (_out))))
				(_port (_int ADDR 1 0 15(_ent (_out))))
				(_port (_int Mem_in 2 0 16(_ent (_out))))
				(_port (_int Mem_out 3 0 17(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 20(_ent (_in))))
				(_port (_int WE -1 0 20(_ent (_in))))
				(_port (_int Clk -1 0 20(_ent (_in))))
				(_port (_int ADDR 4 0 21(_ent (_in))))
				(_port (_int Mem_in 5 0 22(_ent (_in))))
				(_port (_int Mem_out 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 30(_comp MIPS)
		(_port
			((CLK)(CLOCK_50))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 31(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLOCK_50))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLOCK_50 -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_port (_int WE_tb -1 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 22(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 23(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 26(_arch(_uni))))
		(_sig (_int WE -1 0 26(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 27(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 27(_arch(_uni))))
		(_sig (_int Mem_in 7 0 27(_arch(_uni))))
		(_sig (_int Mem_out 7 0 27(_arch(_uni))))
		(_sig (_int clk_1 -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_alias((WE_tb)(WE)))(_simpleassign BUF)(_trgt(4))(_sens(6)))))
			(line__33(_arch 1 0 33(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(7)))))
			(line__34(_arch 2 0 34(_assignment (_alias((D_Out)(Mem_out)))(_trgt(3))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 3 -1)
)
I 000056 55 1557          1461610471615 TB_ARCHITECTURE
(_unit VHDL (complete_mips_tb 0 5(tb_architecture 0 8))
	(_version vc6)
	(_time 1461610471616 2016.04.25 14:54:31)
	(_source (\./../src/TestBench/complete_mips_TB.vhd\))
	(_parameters tan)
	(_code d0d280828687d0c7d285938a84d7d4d6d5d586d684)
	(_ent
		(_time 1461610471613)
	)
	(_comp
		(Complete_MIPS
			(_object
				(_port (_int CLOCK_50 -1 0 11(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int A_Out 0 0 13(_ent (_out))))
				(_port (_int D_Out 1 0 14(_ent (_out))))
				(_port (_int WE_tb -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Complete_MIPS)
		(_port
			((CLOCK_50)(CLOCK_50))
			((RST)(RST))
			((A_Out)(A_Out))
			((D_Out)(D_Out))
			((WE_tb)(WE_tb))
		)
		(_use (_ent . Complete_MIPS)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CLOCK_50 -1 0 19(_arch(_uni((i 2))))))
		(_sig (_int RST -1 0 20(_arch(_uni((i 3))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A_Out 2 0 22(_arch(_uni))))
		(_sig (_int D_Out 2 0 23(_arch(_uni))))
		(_sig (_int WE_tb -1 0 24(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment (_trgt(1)))))
			(line__42(_arch 1 0 42(_assignment (_trgt(0))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000046 55 421 0 testbench_for_complete_mips
(_configuration VHDL (testbench_for_complete_mips 0 47 (complete_mips_tb))
	(_version vc6)
	(_time 1461610471628 2016.04.25 14:54:31)
	(_source (\./../src/TestBench/complete_mips_TB.vhd\))
	(_parameters tan)
	(_code e0e3b7b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Complete_MIPS model
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000049 55 4088          1461691885389 Internal
(_unit VHDL (memory 0 5(internal 0 12))
	(_version vc6)
	(_time 1461691885390 2016.04.26 13:31:25)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 2e297b2a7e792e387d213c7576287a282b287a2878)
	(_ent
		(_time 1461610471196)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 13(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 18(_arch(_uni((0(_string \"00100001000010000000000100000000"\))(1(_string \"00100001001010010000000100000001"\))(2(_string \"00100001010010100000000100000010"\))(3(_string \"00100001011010110000000100000011"\))(4(_string \"00100001100011000000000100000100"\))(5(_string \"00100001101011010000001000000000"\))(6(_string \"00100001110011100000001000000001"\))(7(_string \"00100001111011110000001000000010"\))(8(_string \"00100011000110000000001000000011"\))(9(_string \"00100011001110010000001000000100"\))(10(_string \"10001101000010000000000000000000"\))(11(_string \"10001101001010010000000000000000"\))(12(_string \"10001101010010100000000000000000"\))(13(_string \"10001101011010110000000000000000"\))(14(_string \"10001101100011000000000000000000"\))(15(_string \"10001101101011010000000000000000"\))(16(_string \"10001101110011100000000000000000"\))(17(_string \"10001101111011110000000000000000"\))(18(_string \"10001111000110000000000000000000"\))(19(_string \"10001111001110010000000000000000"\))(20(_string \"00000001000011010000000000011000"\))(21(_string \"00000000000000000100000000010010"\))(22(_string \"00000001001011100000000000011000"\))(23(_string \"00000000000000000100100000010010"\))(24(_string \"00000001010011110000000000011000"\))(25(_string \"00000000000000000101000000010010"\))(26(_string \"00000001011110000000000000011000"\))(27(_string \"00000000000000000101100000010010"\))(28(_string \"00000001100110010000000000011000"\))(29(_string \"00000000000000000110000000010010"\))(30(_string \"00000001000010010100000000100000"\))(31(_string \"00000001000010100100000000100000"\))(32(_string \"00000001000010110100000000100000"\))(33(_string \"00000001000011000100000000100000"\))(34(_string \"00000001101011100110100000100000"\))(35(_string \"00000001101011110110100000100000"\))(36(_string \"00000001101110000110100000100000"\))(37(_string \"00000001101110010110100000100000"\))(38(_string \"00000001000011010000000000011010"\))(39(_string \"00000000000000000100000000010010"\))(40(_string \"00110011001110010000000000000000"\))(41(_string \"00100011001110010000000011111111"\))(42(_string \"10101111001010000000000000000000"\))(256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 75(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 75(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
V 000051 55 1523          1461691885667 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1461691885668 2016.04.26 13:31:25)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code 47414745451014504410521d114045414241404045)
	(_ent
		(_time 1461610471364)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
V 000050 55 7644          1461691885757 structure
(_unit VHDL (mips 0 5(structure 0 13))
	(_version vc6)
	(_time 1461691885758 2016.04.26 13:31:25)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 9592c39a99c3c182c49bd1cfcd9295929693c1939c)
	(_ent
		(_time 1461610471443)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int RegW -1 0 16(_ent (_in))))
				(_port (_int DR 3 0 17(_ent (_in))))
				(_port (_int SR1 3 0 17(_ent (_in))))
				(_port (_int SR2 3 0 17(_ent (_in))))
				(_port (_int Reg_In 4 0 18(_ent (_in))))
				(_port (_int ReadReg1 5 0 19(_ent (_out))))
				(_port (_int ReadReg2 5 0 19(_ent (_out))))
			)
		)
	)
	(_inst A1 0 56(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 21(_enum1 and1 or1 add sub slt shr shl jr div divu mult multu mfhi mflo (_to i 0 i 13))))
		(_sig (_int Op 6 0 22(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 22(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 23(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 24(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 25(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 25(_arch(_uni))))
		(_sig (_int PC 8 0 26(_arch(_uni))))
		(_sig (_int nPC 8 0 26(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 26(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 26(_arch(_uni))))
		(_sig (_int Reg_In 8 0 26(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 27(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 27(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 28(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 30(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 31(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 31(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 32(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 32(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 32(_arch(_uni((i 0))))))
		(_sig (_int Rhi 8 0 33(_arch(_uni((_others(i 2)))))))
		(_sig (_int Rlo 8 0 33(_arch(_uni((_others(i 2)))))))
		(_type (_int ~INTEGER~range~0~to~10000~13 0 34(_scalar (_to i 0 i 10000))))
		(_sig (_int largeNumber 11 0 34(_arch(_uni))))
		(_sig (_int tmod 8 0 36(_arch(_uni))))
		(_sig (_int tdiv 8 0 37(_arch(_uni))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 38(_array -1 ((_dto i 63 i 0)))))
		(_sig (_int tmult 12 0 38(_arch(_uni))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 13 0 40(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 14 0 41(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 42(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 15 0 42(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 43(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 16 0 43(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 44(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 17 0 44(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 45(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 18 0 45(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 46(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 19 0 46(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 47(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 20 0 47(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 49(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 21 0 49(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 22 0 50(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 23 0 51(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 52(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 24 0 52(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 53(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 25 0 53(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 26 0 54(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~1337 0 70(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 27 0 70(_prcs 8)))
		(_prcs
			(line__57(_arch 0 0 57(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__59(_arch 1 0 59(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__61(_arch 2 0 61(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__62(_arch 3 0 62(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__63(_arch 4 0 63(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__64(_arch 5 0 64(_assignment (_trgt(9))(_sens(37))(_mon))))
			(line__65(_arch 6 0 65(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__66(_arch 7 0 66(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__68(_arch 8 0 68(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30)(33))(_sens(7)(8)(9)(10)(11)(12)(17)(18)(29)(31)(32)(37)(40))(_mon)(_read(41)))))
			(line__152(_arch 9 0 152(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29)(31)(32))(_sens(0)(1)(6)(7)(8)(13)(19)(21)(25)(29)(30)(34)(35)(36(d_31_0))(36(d_63_32)))(_dssslsensitivity 1))))
			(line__182(_arch 10 0 182(_assignment (_trgt(34))(_sens(17)(18))(_mon))))
			(line__183(_arch 11 0 183(_assignment (_trgt(35))(_sens(17)(18))(_mon))))
			(line__184(_arch 12 0 184(_assignment (_trgt(36))(_sens(17)(18)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 13 -1)
)
V 000046 55 2900          1461691885936 model
(_unit VHDL (complete_mips 0 5(model 0 11))
	(_version vc6)
	(_time 1461691885937 2016.04.26 13:31:25)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 51565152060651465355120b055655575454075705)
	(_ent
		(_time 1461610471543)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 13(_ent (_in))))
				(_port (_int RST -1 0 13(_ent (_in))))
				(_port (_int CS -1 0 14(_ent (_out))))
				(_port (_int WE -1 0 14(_ent (_out))))
				(_port (_int ADDR 1 0 15(_ent (_out))))
				(_port (_int Mem_in 2 0 16(_ent (_out))))
				(_port (_int Mem_out 3 0 17(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 20(_ent (_in))))
				(_port (_int WE -1 0 20(_ent (_in))))
				(_port (_int Clk -1 0 20(_ent (_in))))
				(_port (_int ADDR 4 0 21(_ent (_in))))
				(_port (_int Mem_in 5 0 22(_ent (_in))))
				(_port (_int Mem_out 6 0 23(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 30(_comp MIPS)
		(_port
			((CLK)(CLOCK_50))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 31(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLOCK_50))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLOCK_50 -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_port (_int WE_tb -1 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 22(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 23(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 26(_arch(_uni))))
		(_sig (_int WE -1 0 26(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 27(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 27(_arch(_uni))))
		(_sig (_int Mem_in 7 0 27(_arch(_uni))))
		(_sig (_int Mem_out 7 0 27(_arch(_uni))))
		(_sig (_int clk_1 -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_alias((WE_tb)(WE)))(_simpleassign BUF)(_trgt(4))(_sens(6)))))
			(line__33(_arch 1 0 33(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(7)))))
			(line__34(_arch 2 0 34(_assignment (_alias((D_Out)(Mem_out)))(_trgt(3))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 3 -1)
)
V 000056 55 1557          1461691886038 TB_ARCHITECTURE
(_unit VHDL (complete_mips_tb 0 5(tb_architecture 0 8))
	(_version vc6)
	(_time 1461691886039 2016.04.26 13:31:26)
	(_source (\./../src/TestBench/complete_mips_TB.vhd\))
	(_parameters tan)
	(_code beb9beeabde9bea9bcebfde4eab9bab8bbbbe8b8ea)
	(_ent
		(_time 1461610471612)
	)
	(_comp
		(Complete_MIPS
			(_object
				(_port (_int CLOCK_50 -1 0 11(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int A_Out 0 0 13(_ent (_out))))
				(_port (_int D_Out 1 0 14(_ent (_out))))
				(_port (_int WE_tb -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Complete_MIPS)
		(_port
			((CLOCK_50)(CLOCK_50))
			((RST)(RST))
			((A_Out)(A_Out))
			((D_Out)(D_Out))
			((WE_tb)(WE_tb))
		)
		(_use (_ent . Complete_MIPS)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CLOCK_50 -1 0 19(_arch(_uni((i 2))))))
		(_sig (_int RST -1 0 20(_arch(_uni((i 3))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A_Out 2 0 22(_arch(_uni))))
		(_sig (_int D_Out 2 0 23(_arch(_uni))))
		(_sig (_int WE_tb -1 0 24(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment (_trgt(1)))))
			(line__42(_arch 1 0 42(_assignment (_trgt(0))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000046 55 421 0 testbench_for_complete_mips
(_configuration VHDL (testbench_for_complete_mips 0 47 (complete_mips_tb))
	(_version vc6)
	(_time 1461691886054 2016.04.26 13:31:26)
	(_source (\./../src/TestBench/complete_mips_TB.vhd\))
	(_parameters tan)
	(_code beb8b9eaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Complete_MIPS model
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
