Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct  7 16:14:33 2022
| Host         : DESKTOP-O778VJE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file add_4bits_timing_summary_routed.rpt -pb add_4bits_timing_summary_routed.pb -rpx add_4bits_timing_summary_routed.rpx -warn_on_violation
| Design       : add_4bits
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.832ns  (logic 5.456ns (50.369%)  route 5.376ns (49.631%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           1.658     3.119    sw_IBUF[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.124     3.243 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.444     3.687    tcout2
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.150     3.837 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.274     7.111    led_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.721    10.832 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.832    led[4]
    E1                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.098ns  (logic 5.230ns (51.797%)  route 4.867ns (48.203%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           1.658     3.119    sw_IBUF[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.124     3.243 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.444     3.687    tcout2
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.124     3.811 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.765     6.576    led_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522    10.098 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.098    led[3]
    F2                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.920ns  (logic 5.231ns (52.733%)  route 4.689ns (47.267%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           1.658     3.119    sw_IBUF[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.124     3.243 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.165     3.408    tcout2
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.532 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.866     6.398    led_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523     9.920 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.920    led[2]
    F1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.557ns  (logic 5.341ns (55.880%)  route 4.217ns (44.120%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           1.658     3.119    sw_IBUF[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.152     3.271 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.558     5.829    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.728     9.557 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.557    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 5.107ns (56.616%)  route 3.913ns (43.384%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P1                   IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sw_IBUF[8]_inst/O
                         net (fo=3, routed)           1.247     2.709    sw_IBUF[8]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.124     2.833 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.667     5.500    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520     9.020 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.020    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.568ns (60.534%)  route 1.022ns (39.466%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sw_IBUF[8]_inst/O
                         net (fo=3, routed)           0.336     0.566    sw_IBUF[8]
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.049     0.615 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.686     1.302    led_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.288     2.590 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.590    led[1]
    G2                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.497ns (54.847%)  route 1.232ns (45.153%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sw_IBUF[8]_inst/O
                         net (fo=3, routed)           0.475     0.705    sw_IBUF[8]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.750 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.758     1.508    led_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.221     2.729 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.729    led[0]
    G1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.481ns (54.057%)  route 1.259ns (45.943%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.485     0.698    sw_IBUF[3]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.743 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.774     1.518    led_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         1.223     2.740 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.740    led[3]
    F2                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.544ns (55.556%)  route 1.235ns (44.444%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  sw_IBUF[8]_inst/O
                         net (fo=3, routed)           0.336     0.566    sw_IBUF[8]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.611 r  led_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.063     0.674    tcout2
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.719 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.837     1.556    led_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.223     2.779 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.779    led[2]
    F1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.031ns  (logic 1.544ns (50.947%)  route 1.487ns (49.053%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.485     0.698    sw_IBUF[3]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.048     0.746 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.002     1.748    led_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         1.282     3.031 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.031    led[4]
    E1                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





