 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : Booth2SmallArea
Version: L-2016.03-SP1
Date   : Thu Dec 16 23:55:46 2021
****************************************

Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
Wire Load Model Mode: segmented

  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       2.00       2.00
  input external delay                                              4.00       6.00 f
  io_dinB[0] (in)                                         1.00      0.00       6.00 f
  io_dinB[0] (net)                              1                   0.00       6.00 f
  U56/ZN (INVD1BWP7T35P140)                               0.15      0.12       6.12 r
  n32 (net)                                     1                   0.00       6.12 r
  U57/ZN (INVD1BWP7T35P140)                               0.05      0.04       6.16 f
  n33 (net)                                     5                   0.00       6.16 f
  U71/ZN (ND2D1BWP7T35P140)                               0.02      0.02       6.18 r
  n38 (net)                                     1                   0.00       6.18 r
  U72/Z (XOR2D0BWP7T35P140)                               0.06      0.04       6.22 f
  n46 (net)                                     3                   0.00       6.22 f
  U85/ZN (MAOI222D0BWP7T35P140)                           0.10      0.07       6.29 r
  n50 (net)                                     3                   0.00       6.29 r
  U90/ZN (MAOI222D0BWP7T35P140)                           0.15      0.07       6.37 f
  n59 (net)                                     3                   0.00       6.37 f
  U101/ZN (MAOI222D0BWP7T35P140)                          0.12      0.10       6.47 r
  n63 (net)                                     3                   0.00       6.47 r
  U106/ZN (MAOI222D0BWP7T35P140)                          0.15      0.07       6.54 f
  n74 (net)                                     3                   0.00       6.54 f
  U117/ZN (MAOI222D0BWP7T35P140)                          0.12      0.10       6.64 r
  n81 (net)                                     3                   0.00       6.64 r
  U124/ZN (MAOI222D0BWP7T35P140)                          0.14      0.05       6.70 f
  n83 (net)                                     1                   0.00       6.70 f
  U125/Z (XOR2D0BWP7T35P140)                              0.16      0.07       6.77 f
  n84 (net)                                     1                   0.00       6.77 f
  U126/ZN (XNR2D0BWP7T35P140)                             0.07      0.09       6.85 f
  n86 (net)                                     1                   0.00       6.85 f
  U127/ZN (MUX2ND1BWP7T35P140)                            0.10      0.05       6.90 f
  n95 (net)                                     2                   0.00       6.90 f
  U129/ZN (MUX2ND1BWP7T35P140)                            0.05      0.06       6.96 r
  n14 (net)                                     1                   0.00       6.96 r
  shiftReg_reg_16_/D (DFCNQD1BWP7T35P140)                 0.05      0.00       6.96 r
  data arrival time                                                            6.96

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       2.00      12.00
  clock uncertainty                                                -1.00      11.00
  shiftReg_reg_16_/CP (DFCNQD1BWP7T35P140)                          0.00      11.00 r
  library setup time                                               -0.03      10.97
  data required time                                                          10.97
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          10.97
  data arrival time                                                           -6.96
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.01


  Startpoint: shiftReg_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[14]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       2.00       2.00
  shiftReg_reg_15_/CP (DFCNQD1BWP7T35P140)                1.00      0.00       2.00 r
  shiftReg_reg_15_/Q (DFCNQD1BWP7T35P140)                 0.44      0.37       2.37 r
  io_dout[14] (net)                             4                   0.00       2.37 r
  io_dout[14] (out)                                       0.44      0.00       2.37 r
  data arrival time                                                            2.37

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       2.00      12.00
  clock uncertainty                                                -1.00      11.00
  output external delay                                            -6.00       5.00
  data required time                                                           5.00
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.00
  data arrival time                                                           -2.37
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.63


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 1.00      0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.43      0.37       2.37 r
  io_dout[0] (net)                              3                   0.00       2.37 r
  U69/ZN (INVD1BWP7T35P140)                               0.08      0.02       2.39 f
  n39 (net)                                     2                   0.00       2.39 f
  U70/ZN (NR2D1BWP7T35P140)                               0.05      0.05       2.44 r
  n79 (net)                                     4                   0.00       2.44 r
  U71/ZN (ND2D1BWP7T35P140)                               0.02      0.02       2.46 f
  n38 (net)                                     1                   0.00       2.46 f
  U72/Z (XOR2D0BWP7T35P140)                               0.06      0.06       2.52 f
  n46 (net)                                     3                   0.00       2.52 f
  U85/ZN (MAOI222D0BWP7T35P140)                           0.10      0.07       2.59 r
  n50 (net)                                     3                   0.00       2.59 r
  U90/ZN (MAOI222D0BWP7T35P140)                           0.15      0.07       2.66 f
  n59 (net)                                     3                   0.00       2.66 f
  U101/ZN (MAOI222D0BWP7T35P140)                          0.12      0.10       2.76 r
  n63 (net)                                     3                   0.00       2.76 r
  U106/ZN (MAOI222D0BWP7T35P140)                          0.15      0.07       2.84 f
  n74 (net)                                     3                   0.00       2.84 f
  U117/ZN (MAOI222D0BWP7T35P140)                          0.12      0.10       2.94 r
  n81 (net)                                     3                   0.00       2.94 r
  U124/ZN (MAOI222D0BWP7T35P140)                          0.14      0.05       2.99 f
  n83 (net)                                     1                   0.00       2.99 f
  U125/Z (XOR2D0BWP7T35P140)                              0.16      0.07       3.06 f
  n84 (net)                                     1                   0.00       3.06 f
  U126/ZN (XNR2D0BWP7T35P140)                             0.07      0.09       3.15 f
  n86 (net)                                     1                   0.00       3.15 f
  U127/ZN (MUX2ND1BWP7T35P140)                            0.10      0.05       3.20 f
  n95 (net)                                     2                   0.00       3.20 f
  U129/ZN (MUX2ND1BWP7T35P140)                            0.05      0.06       3.26 r
  n14 (net)                                     1                   0.00       3.26 r
  shiftReg_reg_16_/D (DFCNQD1BWP7T35P140)                 0.05      0.00       3.26 r
  data arrival time                                                            3.26

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       2.00      12.00
  clock uncertainty                                                -1.00      11.00
  shiftReg_reg_16_/CP (DFCNQD1BWP7T35P140)                          0.00      11.00 r
  library setup time                                               -0.03      10.97
  data required time                                                          10.97
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          10.97
  data arrival time                                                           -3.26
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  7.71


1
