

================================================================
== Vivado HLS Report for 'ov7670_diretto'
================================================================
* Date:           Thu Oct  8 16:53:43 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        lettura_diretta
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  41.67|      1.96|        0.01|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    3|    2|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    168|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     93|    -|
|Register         |        -|      -|     100|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     136|    301|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |             Instance            |             Module            | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |ov7670_diretto_AXILiteS_s_axi_U  |ov7670_diretto_AXILiteS_s_axi  |        0|      0|  36|  40|
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |Total                            |                               |        0|      0|  36|  40|
    +---------------------------------+-------------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_206_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_8_fu_194_p2                 |     +    |      0|  0|  39|          32|           1|
    |ap_block_state4_io              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_196                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_295                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op63_write_state4  |    and   |      0|  0|   2|           1|           1|
    |data_out_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |data_out_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_166_p2              |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_154_p2               |    and   |      0|  0|   2|           1|           1|
    |data_out_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_148_p2                 |   icmp   |      0|  0|  20|          32|           9|
    |tmp_3_fu_160_p2                 |   icmp   |      0|  0|  20|          32|           9|
    |tmp_7_fu_182_p2                 |   icmp   |      0|  0|  20|          32|          11|
    |brmerge_fu_130_p2               |    or    |      0|  0|   2|           1|           1|
    |p_not1_fu_124_p2                |    xor   |      0|  0|   2|           1|           2|
    |p_not_fu_142_p2                 |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 168|         173|          45|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |count_lines             |   9|          2|   32|         64|
    |count_readings          |   9|          2|   32|         64|
    |data_out_V_1_data_out   |   9|          2|    8|         16|
    |data_out_V_1_state      |  15|          3|    2|          6|
    |data_out_V_TDATA_blk_n  |   9|          2|    1|          2|
    |frame_valid_V           |  15|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  93|         19|   77|        160|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   4|   0|    4|          0|
    |brmerge_reg_228         |   1|   0|    1|          0|
    |count_lines             |  32|   0|   32|          0|
    |count_readings          |  32|   0|   32|          0|
    |data_in_assign_fu_60    |   8|   0|    8|          0|
    |data_out_V_1_payload_A  |   8|   0|    8|          0|
    |data_out_V_1_payload_B  |   8|   0|    8|          0|
    |data_out_V_1_sel_rd     |   1|   0|    1|          0|
    |data_out_V_1_sel_wr     |   1|   0|    1|          0|
    |data_out_V_1_state      |   2|   0|    2|          0|
    |first                   |   1|   0|    1|          0|
    |frame_valid_V_preg      |   1|   0|    1|          0|
    |or_cond_reg_232         |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 100|   0|  100|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | ov7670_diretto | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | ov7670_diretto | return value |
|interrupt               | out |    1| ap_ctrl_hs | ov7670_diretto | return value |
|data_in                 |  in |    8|   ap_none  |     data_in    |    scalar    |
|href_V                  |  in |    1|   ap_none  |     href_V     |    scalar    |
|vsync_V                 |  in |    1|   ap_none  |     vsync_V    |    scalar    |
|data_out_V_TDATA        | out |    8|    axis    |   data_out_V   |    pointer   |
|data_out_V_TVALID       | out |    1|    axis    |   data_out_V   |    pointer   |
|data_out_V_TREADY       |  in |    1|    axis    |   data_out_V   |    pointer   |
|line_valid_V            | out |    1|   ap_none  |  line_valid_V  |    pointer   |
|frame_valid_V           | out |    1|   ap_none  |  frame_valid_V |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!brmerge) | (!or_cond) | (!href_V_read)
	3  / (brmerge & or_cond & href_V_read)
3 --> 
	4  / true
4 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_in_read = call i8 @_ssdm_op_Read.ap_none.i8(i8 %data_in)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_in_assign = alloca i8, align 1"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "store volatile i8 %data_in_read, i8* %data_in_assign, align 1"

 <State 2> : 1.96ns
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in), !map !42"
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %href_V), !map !48"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %vsync_V), !map !52"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_out_V), !map !56"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %line_valid_V), !map !60"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %frame_valid_V), !map !64"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @ov7670_diretto_str) nounwind"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%vsync_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %vsync_V)"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%href_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %href_V)"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_in_assign_load = load volatile i8* %data_in_assign, align 1" [lettura_diretta/lettura_diretta.cpp:9]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %data_in, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:9]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %href_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:10]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %vsync_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:11]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %line_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:13]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %frame_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:14]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_out_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:16]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:17]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%count_lines_load = load i32* @count_lines, align 4" [lettura_diretta/lettura_diretta.cpp:23]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_lines, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:23]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_readings, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:24]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1" [lettura_diretta/lettura_diretta.cpp:25]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @first, i32 1, [1 x i8]* @p_str1) nounwind" [lettura_diretta/lettura_diretta.cpp:25]
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%p_not1 = xor i1 %first_load, true" [lettura_diretta/lettura_diretta.cpp:27]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.33ns) (out node of the LUT)   --->   "%brmerge = or i1 %vsync_V_read, %p_not1" [lettura_diretta/lettura_diretta.cpp:27]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %brmerge, label %._crit_edge, label %1" [lettura_diretta/lettura_diretta.cpp:27]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:29]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:30]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br label %12" [lettura_diretta/lettura_diretta.cpp:32]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i1 false, i1* @first, align 1" [lettura_diretta/lettura_diretta.cpp:34]
ST_2 : Operation 37 [1/1] (0.33ns)   --->   "%p_not = xor i1 %vsync_V_read, true" [lettura_diretta/lettura_diretta.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.11ns)   --->   "%tmp_2 = icmp ult i32 %count_lines_load, 480" [lettura_diretta/lettura_diretta.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.33ns)   --->   "%or_cond = and i1 %tmp_2, %p_not" [lettura_diretta/lettura_diretta.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %8" [lettura_diretta/lettura_diretta.cpp:36]
ST_2 : Operation 41 [1/1] (1.11ns)   --->   "%tmp_3 = icmp eq i32 %count_lines_load, 480" [lettura_diretta/lettura_diretta.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.33ns)   --->   "%or_cond1 = and i1 %tmp_3, %p_not" [lettura_diretta/lettura_diretta.cpp:57]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:59]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %10, label %9" [lettura_diretta/lettura_diretta.cpp:57]
ST_2 : Operation 45 [1/1] (0.75ns)   --->   "store i32 0, i32* @count_lines, align 4" [lettura_diretta/lettura_diretta.cpp:64]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %10"
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %11"
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 true)" [lettura_diretta/lettura_diretta.cpp:39]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%count_readings_load = load i32* @count_readings, align 4" [lettura_diretta/lettura_diretta.cpp:46]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %href_V_read, label %3, label %4" [lettura_diretta/lettura_diretta.cpp:40]
ST_2 : Operation 51 [1/1] (1.11ns)   --->   "%tmp_7 = icmp eq i32 %count_readings_load, 1280" [lettura_diretta/lettura_diretta.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [lettura_diretta/lettura_diretta.cpp:50]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %5, label %6" [lettura_diretta/lettura_diretta.cpp:48]
ST_2 : Operation 54 [1/1] (0.75ns)   --->   "store i32 0, i32* @count_readings, align 4" [lettura_diretta/lettura_diretta.cpp:51]
ST_2 : Operation 55 [1/1] (1.20ns)   --->   "%tmp_8 = add i32 %count_lines_load, 1" [lettura_diretta/lettura_diretta.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.75ns)   --->   "store i32 %tmp_8, i32* @count_lines, align 4" [lettura_diretta/lettura_diretta.cpp:52]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %6" [lettura_diretta/lettura_diretta.cpp:53]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %7"
ST_2 : Operation 59 [1/1] (1.20ns)   --->   "%tmp_6 = add i32 %count_readings_load, 1" [lettura_diretta/lettura_diretta.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.75ns)   --->   "store i32 %tmp_6, i32* @count_readings, align 4" [lettura_diretta/lettura_diretta.cpp:46]

 <State 3> : 0.00ns
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = load volatile i8* %data_in_assign, align 1" [lettura_diretta/lettura_diretta.cpp:42]
ST_3 : Operation 62 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %data_out_V, i8 %tmp)" [lettura_diretta/lettura_diretta.cpp:42]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 63 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %data_out_V, i8 %tmp)" [lettura_diretta/lettura_diretta.cpp:42]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 true)" [lettura_diretta/lettura_diretta.cpp:45]
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %7" [lettura_diretta/lettura_diretta.cpp:47]
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %11" [lettura_diretta/lettura_diretta.cpp:56]
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %12" [lettura_diretta/lettura_diretta.cpp:66]
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [lettura_diretta/lettura_diretta.cpp:67]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ href_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsync_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ line_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count_lines]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count_readings]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_in_read        (read         ) [ 00000]
data_in_assign      (alloca       ) [ 01110]
StgValue_7          (store        ) [ 00000]
StgValue_8          (specbitsmap  ) [ 00000]
StgValue_9          (specbitsmap  ) [ 00000]
StgValue_10         (specbitsmap  ) [ 00000]
StgValue_11         (specbitsmap  ) [ 00000]
StgValue_12         (specbitsmap  ) [ 00000]
StgValue_13         (specbitsmap  ) [ 00000]
StgValue_14         (spectopmodule) [ 00000]
vsync_V_read        (read         ) [ 00000]
href_V_read         (read         ) [ 00111]
data_in_assign_load (load         ) [ 00000]
StgValue_18         (specinterface) [ 00000]
StgValue_19         (specinterface) [ 00000]
StgValue_20         (specinterface) [ 00000]
StgValue_21         (specinterface) [ 00000]
StgValue_22         (specinterface) [ 00000]
StgValue_23         (specinterface) [ 00000]
StgValue_24         (specinterface) [ 00000]
count_lines_load    (load         ) [ 00000]
StgValue_26         (specreset    ) [ 00000]
StgValue_27         (specreset    ) [ 00000]
first_load          (load         ) [ 00000]
StgValue_29         (specreset    ) [ 00000]
p_not1              (xor          ) [ 00000]
brmerge             (or           ) [ 00111]
StgValue_32         (br           ) [ 00000]
StgValue_33         (write        ) [ 00000]
StgValue_34         (write        ) [ 00000]
StgValue_35         (br           ) [ 00000]
StgValue_36         (store        ) [ 00000]
p_not               (xor          ) [ 00000]
tmp_2               (icmp         ) [ 00000]
or_cond             (and          ) [ 00111]
StgValue_40         (br           ) [ 00000]
tmp_3               (icmp         ) [ 00000]
or_cond1            (and          ) [ 00100]
StgValue_43         (write        ) [ 00000]
StgValue_44         (br           ) [ 00000]
StgValue_45         (store        ) [ 00000]
StgValue_46         (br           ) [ 00000]
StgValue_47         (br           ) [ 00000]
StgValue_48         (write        ) [ 00000]
count_readings_load (load         ) [ 00000]
StgValue_50         (br           ) [ 00000]
tmp_7               (icmp         ) [ 00100]
StgValue_52         (write        ) [ 00000]
StgValue_53         (br           ) [ 00000]
StgValue_54         (store        ) [ 00000]
tmp_8               (add          ) [ 00000]
StgValue_56         (store        ) [ 00000]
StgValue_57         (br           ) [ 00000]
StgValue_58         (br           ) [ 00000]
tmp_6               (add          ) [ 00000]
StgValue_60         (store        ) [ 00000]
tmp                 (load         ) [ 00001]
StgValue_63         (write        ) [ 00000]
StgValue_64         (write        ) [ 00000]
StgValue_65         (br           ) [ 00000]
StgValue_66         (br           ) [ 00000]
StgValue_67         (br           ) [ 00000]
StgValue_68         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="href_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="href_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vsync_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsync_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_valid_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_valid_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_valid_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_valid_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="count_lines">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_lines"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="first">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="count_readings">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_readings"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ov7670_diretto_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="data_in_assign_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_assign/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_in_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="vsync_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsync_V_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="href_V_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="href_V_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/2 StgValue_43/2 StgValue_48/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/2 StgValue_52/2 StgValue_64/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_62/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="1"/>
<pin id="109" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_assign_load/2 tmp/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="StgValue_7_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="count_lines_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_lines_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="first_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_not1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="brmerge_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_36_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_not_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="or_cond_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_cond1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_45_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="count_readings_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_readings_load/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="StgValue_54_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_8_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_56_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="StgValue_60_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="data_in_assign_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="data_in_assign "/>
</bind>
</comp>

<comp id="224" class="1005" name="href_V_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="2"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="href_V_read "/>
</bind>
</comp>

<comp id="228" class="1005" name="brmerge_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="2"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="232" class="1005" name="or_cond_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="2"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="50" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="52" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="104"><net_src comp="58" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="110"><net_src comp="107" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="115"><net_src comp="64" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="70" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="124" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="70" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="116" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="142" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="116" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="142" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="116" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="178" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="60" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="227"><net_src comp="76" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="130" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="154" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="245"><net_src comp="107" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="99" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V | {4 }
	Port: line_valid_V | {2 4 }
	Port: frame_valid_V | {2 }
	Port: count_lines | {2 }
	Port: first | {2 }
	Port: count_readings | {2 }
 - Input state : 
	Port: ov7670_diretto : data_in | {1 }
	Port: ov7670_diretto : href_V | {2 }
	Port: ov7670_diretto : vsync_V | {2 }
	Port: ov7670_diretto : count_lines | {2 }
	Port: ov7670_diretto : first | {2 }
	Port: ov7670_diretto : count_readings | {2 }
  - Chain level:
	State 1
		StgValue_7 : 1
	State 2
		p_not1 : 1
		brmerge : 1
		StgValue_32 : 1
		tmp_2 : 1
		or_cond : 2
		StgValue_40 : 2
		tmp_3 : 1
		or_cond1 : 2
		StgValue_44 : 2
		tmp_7 : 1
		StgValue_53 : 2
		tmp_8 : 1
		StgValue_56 : 2
		tmp_6 : 1
		StgValue_60 : 2
	State 3
		StgValue_62 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |       tmp_8_fu_194      |    0    |    39   |
|          |       tmp_6_fu_206      |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |       tmp_2_fu_148      |    0    |    20   |
|   icmp   |       tmp_3_fu_160      |    0    |    20   |
|          |       tmp_7_fu_182      |    0    |    20   |
|----------|-------------------------|---------|---------|
|    xor   |      p_not1_fu_124      |    0    |    2    |
|          |       p_not_fu_142      |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |      or_cond_fu_154     |    0    |    2    |
|          |     or_cond1_fu_166     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |      brmerge_fu_130     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          | data_in_read_read_fu_64 |    0    |    0    |
|   read   | vsync_V_read_read_fu_70 |    0    |    0    |
|          |  href_V_read_read_fu_76 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     grp_write_fu_82     |    0    |    0    |
|   write  |     grp_write_fu_90     |    0    |    0    |
|          |     grp_write_fu_99     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   148   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    brmerge_reg_228   |    1   |
|data_in_assign_reg_218|    8   |
|  href_V_read_reg_224 |    1   |
|    or_cond_reg_232   |    1   |
|      tmp_reg_242     |    8   |
+----------------------+--------+
|         Total        |   19   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_82 |  p2  |   2  |   1  |    2   |
| grp_write_fu_90 |  p2  |   2  |   1  |    2   |
| grp_write_fu_99 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   20   ||  2.265  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   148  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |    9   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   19   |   157  |
+-----------+--------+--------+--------+
