

================================================================
== Vitis HLS Report for 'dense_relu'
================================================================
* Date:           Thu Dec 11 00:00:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.277 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      625|      625|  6.250 us|  6.250 us|  625|  625|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- D1_U    |      624|      624|        39|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [../ecg_cnn.cpp:144]   --->   Operation 5 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_15_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_15_val"   --->   Operation 6 'read' 'input_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_14_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_14_val"   --->   Operation 7 'read' 'input_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_13_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_13_val"   --->   Operation 8 'read' 'input_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_12_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_12_val"   --->   Operation 9 'read' 'input_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_11_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_11_val"   --->   Operation 10 'read' 'input_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_10_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_10_val"   --->   Operation 11 'read' 'input_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_9_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_9_val"   --->   Operation 12 'read' 'input_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_8_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_8_val"   --->   Operation 13 'read' 'input_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_7_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_7_val"   --->   Operation 14 'read' 'input_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_6_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_6_val"   --->   Operation 15 'read' 'input_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_5_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_5_val"   --->   Operation 16 'read' 'input_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_4_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_4_val"   --->   Operation 17 'read' 'input_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_3_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_3_val"   --->   Operation 18 'read' 'input_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_2_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_2_val"   --->   Operation 19 'read' 'input_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_1_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_1_val"   --->   Operation 20 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %input_0_val"   --->   Operation 21 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%phi_ln148_loc = alloca i64 1"   --->   Operation 22 'alloca' 'phi_ln148_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln144 = store i5 0, i5 %u" [../ecg_cnn.cpp:144]   --->   Operation 23 'store' 'store_ln144' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln144 = br void %VITIS_LOOP_146_2" [../ecg_cnn.cpp:144]   --->   Operation 24 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%u_1 = load i5 %u" [../ecg_cnn.cpp:144]   --->   Operation 25 'load' 'u_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.86ns)   --->   "%icmp_ln144 = icmp_eq  i5 %u_1, i5 16" [../ecg_cnn.cpp:144]   --->   Operation 26 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.86ns)   --->   "%add_ln144 = add i5 %u_1, i5 1" [../ecg_cnn.cpp:144]   --->   Operation 27 'add' 'add_ln144' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %VITIS_LOOP_146_2.split, void %for.end45" [../ecg_cnn.cpp:144]   --->   Operation 28 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i5 %u_1" [../ecg_cnn.cpp:144]   --->   Operation 29 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.06ns)   --->   "%acc = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.16i8.i8.i4, i4 0, i8 0, i4 1, i8 107, i4 2, i8 54, i4 3, i8 230, i4 4, i8 82, i4 5, i8 244, i4 6, i8 246, i4 7, i8 236, i4 8, i8 81, i4 9, i8 8, i4 10, i8 87, i4 11, i8 74, i4 12, i8 236, i4 13, i8 81, i4 14, i8 38, i4 15, i8 216, i8 0, i4 %trunc_ln144" [../ecg_cnn.cpp:145]   --->   Operation 30 'sparsemux' 'acc' <Predicate = (!icmp_ln144)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/2] (2.15ns)   --->   "%call_ln145 = call void @dense_relu_Pipeline_VITIS_LOOP_146_2, i8 %acc, i4 %trunc_ln144, i12 %input_0_val_read, i12 %input_1_val_read, i12 %input_2_val_read, i12 %input_3_val_read, i12 %input_4_val_read, i12 %input_5_val_read, i12 %input_6_val_read, i12 %input_7_val_read, i12 %input_8_val_read, i12 %input_9_val_read, i12 %input_10_val_read, i12 %input_11_val_read, i12 %input_12_val_read, i12 %input_13_val_read, i12 %input_14_val_read, i12 %input_15_val_read, i12 %phi_ln148_loc, i12 %w_local_82_0, i12 %w_local_82_1, i12 %w_local_82_2, i11 %w_local_82_3" [../ecg_cnn.cpp:145]   --->   Operation 31 'call' 'call_ln145' <Predicate = (!icmp_ln144)> <Delay = 2.15> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln152 = ret" [../ecg_cnn.cpp:152]   --->   Operation 32 'ret' 'ret_ln152' <Predicate = (icmp_ln144)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln145 = call void @dense_relu_Pipeline_VITIS_LOOP_146_2, i8 %acc, i4 %trunc_ln144, i12 %input_0_val_read, i12 %input_1_val_read, i12 %input_2_val_read, i12 %input_3_val_read, i12 %input_4_val_read, i12 %input_5_val_read, i12 %input_6_val_read, i12 %input_7_val_read, i12 %input_8_val_read, i12 %input_9_val_read, i12 %input_10_val_read, i12 %input_11_val_read, i12 %input_12_val_read, i12 %input_13_val_read, i12 %input_14_val_read, i12 %input_15_val_read, i12 %phi_ln148_loc, i12 %w_local_82_0, i12 %w_local_82_1, i12 %w_local_82_2, i11 %w_local_82_3" [../ecg_cnn.cpp:145]   --->   Operation 33 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.03>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln144 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../ecg_cnn.cpp:144]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../ecg_cnn.cpp:144]   --->   Operation 35 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%phi_ln148_loc_load = load i12 %phi_ln148_loc"   --->   Operation 36 'load' 'phi_ln148_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i12 %phi_ln148_loc_load" [../ecg_cnn.cpp:146]   --->   Operation 37 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln150 = icmp_sgt  i12 %phi_ln148_loc_load, i12 0" [../ecg_cnn.cpp:150]   --->   Operation 38 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.90ns)   --->   "%select_ln150 = select i1 %icmp_ln150, i11 %trunc_ln146, i11 0" [../ecg_cnn.cpp:150]   --->   Operation 39 'select' 'select_ln150' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.77ns)   --->   "%switch_ln150 = switch i4 %trunc_ln144, void %arrayidx422.case.15, i4 0, void %arrayidx422.case.0, i4 1, void %arrayidx422.case.1, i4 2, void %arrayidx422.case.2, i4 3, void %arrayidx422.case.3, i4 4, void %arrayidx422.case.4, i4 5, void %arrayidx422.case.5, i4 6, void %arrayidx422.case.6, i4 7, void %arrayidx422.case.7, i4 8, void %arrayidx422.case.8, i4 9, void %arrayidx422.case.9, i4 10, void %arrayidx422.case.10, i4 11, void %arrayidx422.case.11, i4 12, void %arrayidx422.case.12, i4 13, void %arrayidx422.case.13, i4 14, void %arrayidx422.case.14" [../ecg_cnn.cpp:150]   --->   Operation 40 'switch' 'switch_ln150' <Predicate = true> <Delay = 1.77>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_14, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 41 'write' 'write_ln150' <Predicate = (trunc_ln144 == 14)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 42 'br' 'br_ln150' <Predicate = (trunc_ln144 == 14)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_13, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 43 'write' 'write_ln150' <Predicate = (trunc_ln144 == 13)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 44 'br' 'br_ln150' <Predicate = (trunc_ln144 == 13)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_12, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 45 'write' 'write_ln150' <Predicate = (trunc_ln144 == 12)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 46 'br' 'br_ln150' <Predicate = (trunc_ln144 == 12)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_11, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 47 'write' 'write_ln150' <Predicate = (trunc_ln144 == 11)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 48 'br' 'br_ln150' <Predicate = (trunc_ln144 == 11)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_10, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 49 'write' 'write_ln150' <Predicate = (trunc_ln144 == 10)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 50 'br' 'br_ln150' <Predicate = (trunc_ln144 == 10)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_9, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 51 'write' 'write_ln150' <Predicate = (trunc_ln144 == 9)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 52 'br' 'br_ln150' <Predicate = (trunc_ln144 == 9)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_8, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 53 'write' 'write_ln150' <Predicate = (trunc_ln144 == 8)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 54 'br' 'br_ln150' <Predicate = (trunc_ln144 == 8)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_7, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 55 'write' 'write_ln150' <Predicate = (trunc_ln144 == 7)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 56 'br' 'br_ln150' <Predicate = (trunc_ln144 == 7)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_6, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 57 'write' 'write_ln150' <Predicate = (trunc_ln144 == 6)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 58 'br' 'br_ln150' <Predicate = (trunc_ln144 == 6)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_5, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 59 'write' 'write_ln150' <Predicate = (trunc_ln144 == 5)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 60 'br' 'br_ln150' <Predicate = (trunc_ln144 == 5)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_4, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 61 'write' 'write_ln150' <Predicate = (trunc_ln144 == 4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 62 'br' 'br_ln150' <Predicate = (trunc_ln144 == 4)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_3, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 63 'write' 'write_ln150' <Predicate = (trunc_ln144 == 3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 64 'br' 'br_ln150' <Predicate = (trunc_ln144 == 3)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_2, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 65 'write' 'write_ln150' <Predicate = (trunc_ln144 == 2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 66 'br' 'br_ln150' <Predicate = (trunc_ln144 == 2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_1, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 67 'write' 'write_ln150' <Predicate = (trunc_ln144 == 1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 68 'br' 'br_ln150' <Predicate = (trunc_ln144 == 1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_0, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 69 'write' 'write_ln150' <Predicate = (trunc_ln144 == 0)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 70 'br' 'br_ln150' <Predicate = (trunc_ln144 == 0)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %output_15, i11 %select_ln150" [../ecg_cnn.cpp:150]   --->   Operation 71 'write' 'write_ln150' <Predicate = (trunc_ln144 == 15)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx422.exit" [../ecg_cnn.cpp:150]   --->   Operation 72 'br' 'br_ln150' <Predicate = (trunc_ln144 == 15)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.61ns)   --->   "%store_ln144 = store i5 %add_ln144, i5 %u" [../ecg_cnn.cpp:144]   --->   Operation 73 'store' 'store_ln144' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln144 = br void %VITIS_LOOP_146_2" [../ecg_cnn.cpp:144]   --->   Operation 74 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation 5 bit ('u', ../ecg_cnn.cpp:144) [37]  (0.000 ns)
	'store' operation 0 bit ('store_ln144', ../ecg_cnn.cpp:144) of constant 0 on local variable 'u', ../ecg_cnn.cpp:144 [55]  (1.610 ns)

 <State 2>: 4.216ns
The critical path consists of the following:
	'load' operation 5 bit ('u', ../ecg_cnn.cpp:144) on local variable 'u', ../ecg_cnn.cpp:144 [58]  (0.000 ns)
	'sparsemux' operation 8 bit ('acc', ../ecg_cnn.cpp:145) [66]  (2.064 ns)
	'call' operation 0 bit ('call_ln145', ../ecg_cnn.cpp:145) to 'dense_relu_Pipeline_VITIS_LOOP_146_2' [67]  (2.152 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 3.035ns
The critical path consists of the following:
	'load' operation 12 bit ('phi_ln148_loc_load') on local variable 'phi_ln148_loc' [68]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln150', ../ecg_cnn.cpp:150) [70]  (2.131 ns)
	'select' operation 11 bit ('select_ln150', ../ecg_cnn.cpp:150) [71]  (0.905 ns)
	wire write operation ('write_ln150', ../ecg_cnn.cpp:150) on port 'output_13' (../ecg_cnn.cpp:150) [77]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
