Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: clkDivider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clkDivider.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clkDivider"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : clkDivider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clkDivider.v" in library work
Module <clkDivider> compiled
No errors in compilation
Analysis of file <"clkDivider.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <clkDivider> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <clkDivider>.
Module <clkDivider> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkDivider>.
    Related source file is "clkDivider.v".
    Found 4x32-bit ROM for signal <state$mux0000>.
    Found 32-bit up accumulator for signal <counter>.
    Found 32-bit adder for signal <counter$addsub0000>.
    Found 32-bit register for signal <state>.
    Found 33-bit comparator greatequal for signal <state$cmp_ge0001> created at line 43.
    Found 1-bit register for signal <Tmp_Out>.
    Found 33-bit comparator less for signal <Tmp_Out$cmp_lt0000> created at line 43.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Accumulator(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <clkDivider> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x32-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 2
 1-bit register                                        : 1
 32-bit register                                       : 1
# Comparators                                          : 2
 33-bit comparator greatequal                          : 1
 33-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkDivider>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_state_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <clkDivider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x32-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 2
 33-bit comparator greatequal                          : 1
 33-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <state_31> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_30> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_29> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_28> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_27> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_26> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_25> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_24> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_23> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_22> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_21> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_20> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_19> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_18> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_17> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_16> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_15> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_14> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_13> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_12> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_11> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_10> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_9> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_8> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_7> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_6> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_5> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_4> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_3> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_2> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_1> has a constant value of 0 in block <clkDivider>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <clkDivider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clkDivider, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : clkDivider.ngr
Top Level Output File Name         : clkDivider
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 222
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 16
#      LUT3                        : 4
#      LUT4                        : 30
#      MUXCY                       : 73
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 34
#      FDRE                        : 34
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 6
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                       42  out of    960     4%  
 Number of Slice Flip Flops:             34  out of   1920     1%  
 Number of 4 input LUTs:                 83  out of   1920     4%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of     66    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_Ref                            | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.669ns (Maximum Frequency: 93.726MHz)
   Minimum input arrival time before clock: 8.695ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_Ref'
  Clock period: 10.669ns (frequency: 93.726MHz)
  Total number of paths / destination ports: 286200 / 68
-------------------------------------------------------------------------
Delay:               10.669ns (Levels of Logic = 44)
  Source:            counter_1 (FF)
  Destination:       counter_31 (FF)
  Source Clock:      Clk_Ref rising
  Destination Clock: Clk_Ref rising

  Data Path: counter_1 to counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.514   0.532  counter_1 (counter_1)
     LUT1:I0->O            1   0.612   0.000  Madd__old_counter_1_cy<1>_rt (Madd__old_counter_1_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd__old_counter_1_cy<1> (Madd__old_counter_1_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<2> (Madd__old_counter_1_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<3> (Madd__old_counter_1_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<4> (Madd__old_counter_1_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<5> (Madd__old_counter_1_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<6> (Madd__old_counter_1_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<7> (Madd__old_counter_1_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<8> (Madd__old_counter_1_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<9> (Madd__old_counter_1_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<10> (Madd__old_counter_1_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<11> (Madd__old_counter_1_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<12> (Madd__old_counter_1_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Madd__old_counter_1_cy<13> (Madd__old_counter_1_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<14> (Madd__old_counter_1_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<15> (Madd__old_counter_1_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<16> (Madd__old_counter_1_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<17> (Madd__old_counter_1_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<18> (Madd__old_counter_1_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<19> (Madd__old_counter_1_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<20> (Madd__old_counter_1_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<21> (Madd__old_counter_1_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<22> (Madd__old_counter_1_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<23> (Madd__old_counter_1_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<24> (Madd__old_counter_1_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<25> (Madd__old_counter_1_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<26> (Madd__old_counter_1_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<27> (Madd__old_counter_1_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<28> (Madd__old_counter_1_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_1_cy<29> (Madd__old_counter_1_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Madd__old_counter_1_cy<30> (Madd__old_counter_1_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Madd__old_counter_1_xor<31> (_old_counter_1<31>)
     LUT4:I3->O            1   0.612   0.000  Mcompar_state_cmp_ge0001_lut<10> (Mcompar_state_cmp_ge0001_lut<10>)
     MUXCY:S->O           27   0.752   1.075  Mcompar_state_cmp_ge0001_cy<10> (state_cmp_ge0001)
     LUT4:I3->O            8   0.612   0.712  counter_mux0000<10>1 (counter_mux0000<10>)
     LUT2:I1->O            1   0.612   0.000  Maccum_counter_lut<24> (Maccum_counter_lut<24>)
     MUXCY:S->O            1   0.404   0.000  Maccum_counter_cy<24> (Maccum_counter_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_counter_cy<25> (Maccum_counter_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_counter_cy<26> (Maccum_counter_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_counter_cy<27> (Maccum_counter_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_counter_cy<28> (Maccum_counter_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_counter_cy<29> (Maccum_counter_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Maccum_counter_cy<30> (Maccum_counter_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Maccum_counter_xor<31> (Result<31>)
     FDRE:D                    0.268          counter_31
    ----------------------------------------
    Total                     10.669ns (7.991ns logic, 2.679ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_Ref'
  Total number of paths / destination ports: 3617 / 101
-------------------------------------------------------------------------
Offset:              8.695ns (Levels of Logic = 20)
  Source:            Div_Fact<3> (PAD)
  Destination:       counter_31 (FF)
  Destination Clock: Clk_Ref rising

  Data Path: Div_Fact<3> to counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.106   1.174  Div_Fact_3_IBUF (Div_Fact_3_IBUF)
     LUT2:I0->O            1   0.612   0.000  Mcompar_state_cmp_ge0001_lut<3> (Mcompar_state_cmp_ge0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_state_cmp_ge0001_cy<3> (Mcompar_state_cmp_ge0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_state_cmp_ge0001_cy<4> (Mcompar_state_cmp_ge0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_state_cmp_ge0001_cy<5> (Mcompar_state_cmp_ge0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_state_cmp_ge0001_cy<6> (Mcompar_state_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_state_cmp_ge0001_cy<7> (Mcompar_state_cmp_ge0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_state_cmp_ge0001_cy<8> (Mcompar_state_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_state_cmp_ge0001_cy<9> (Mcompar_state_cmp_ge0001_cy<9>)
     MUXCY:CI->O          27   0.399   1.075  Mcompar_state_cmp_ge0001_cy<10> (state_cmp_ge0001)
     LUT4:I3->O            8   0.612   0.712  counter_mux0000<10>1 (counter_mux0000<10>)
     LUT2:I1->O            1   0.612   0.000  Maccum_counter_lut<24> (Maccum_counter_lut<24>)
     MUXCY:S->O            1   0.404   0.000  Maccum_counter_cy<24> (Maccum_counter_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_counter_cy<25> (Maccum_counter_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_counter_cy<26> (Maccum_counter_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_counter_cy<27> (Maccum_counter_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_counter_cy<28> (Maccum_counter_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_counter_cy<29> (Maccum_counter_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Maccum_counter_cy<30> (Maccum_counter_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Maccum_counter_xor<31> (Result<31>)
     FDRE:D                    0.268          counter_31
    ----------------------------------------
    Total                      8.695ns (5.734ns logic, 2.961ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_Ref'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            Tmp_Out (FF)
  Destination:       Clk_Out (PAD)
  Source Clock:      Clk_Ref rising

  Data Path: Tmp_Out to Clk_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.514   0.380  Tmp_Out (Tmp_Out)
     OBUF:I->O                 3.169          Clk_Out_OBUF (Clk_Out)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.13 secs
 
--> 

Total memory usage is 256812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    1 (   0 filtered)

