Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)

@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":31:19:31:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_100khz.v":30:19:30:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":33:20:33:33|Found 10-bit incrementor, 'un2_min_counter[9:0]'
@N: MF179 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":176:8:176:30|Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[32] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[34] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[35] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[36] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[38] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[40] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[42] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[44] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[46] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[78] reduced to a combinational gate by constant propagation
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[46] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[44] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[42] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[40] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[38] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[36] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[35] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[34] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[32] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[1] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[3] is always 0, optimizing ...
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found counter in view:work.read_address_traversal(verilog) inst address[17:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[0] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[2] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[6] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.position[0] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.position[1] reduced to a combinational gate by constant propagation
@N: BN115 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":50:21:50:31|Removing instance un1_position_2 of view:VhdlGenLib.ADD__const_cin_w2(fbk) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[8] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[9] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[10] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[11] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[12] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[13] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[14] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[15] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[0] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[1] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[2] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[3] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[4] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[5] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[6] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_a[7] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_a[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[15] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[14] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[13] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[12] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[11] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[10] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[9] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[8] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[7] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[6] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[5] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[4] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[3] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[2] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[1] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Removing sequential instance buffer_b[0] of view:PrimLib.dffr(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Boundary register buffer_b[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\timestamp.v":19:0:19:5|Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found counter in view:work.write_address_traversal(verilog) inst address[17:0]

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 131MB peak: 131MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[0] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[1] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[2] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[3] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[4] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[5] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[6] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[7] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[8] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[9] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[10] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[11] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[12] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[13] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[14] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_interface.v":161:0:161:5|Removing sequential instance sram_interface_0.dread[15] of view:PrimLib.dffr(prim) in hierarchy view:work.sram_test(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 131MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 131MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 131MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 137MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 137MB peak: 139MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                     Fanout, notes                   
-------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                        561 : 560 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q     43                              
sram_test_sim_0.mag_data[29] / Q               56                              
sram_interface_0.weVAL / Q                     32                              
memory_controller_0.write_m1_e / Y             84                              
memory_controller_0.m103 / Y                   78                              
memory_controller_0.m4 / Y                     55                              
memory_controller_0.m100 / Y                   80                              
memory_controller_0.un1_MAG_DATA_NE / Y        110                             
geig_data_handling_0.m8 / Y                    41                              
memory_controller_0.schedule_m3_0_o2_0 / Y     125                             
===============================================================================

@N: FP130 |Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net memory_controller_0_NEXT_WRITE on CLKINT  memory_controller_0.next_write_inferred_clock 
@N: FP130 |Promoting Net memory_controller_0_NEXT_READ on CLKINT  memory_controller_0.next_read_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT on CLKINT  clock_div_1MHZ_100KHZ_0.clk_out_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 137MB peak: 139MB)

Replicating Combinational Instance memory_controller_0.schedule_m3_0_o2_0, fanout 125 segments 6
Replicating Combinational Instance geig_data_handling_0.m8, fanout 41 segments 2
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE, fanout 110 segments 5
Replicating Combinational Instance memory_controller_0.m100, fanout 80 segments 4
Replicating Combinational Instance memory_controller_0.m4, fanout 55 segments 3
Replicating Combinational Instance memory_controller_0.m103, fanout 78 segments 4
Replicating Combinational Instance memory_controller_0.write_m1_e, fanout 84 segments 4
Replicating Sequential Instance sram_interface_0.weVAL, fanout 32 segments 2
Replicating Sequential Instance sram_test_sim_0.mag_data[29], fanout 56 segments 3
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 43 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 565 segments 24
Buffering RESET_IN_L8_c, fanout 25 segments 2
Buffering CLK_48MHZ_c, fanout 25 segments 2

Added 2 Buffers
Added 48 Cells via replication
	Added 4 Sequential Cells via replication
	Added 44 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 137MB peak: 139MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
6 gated/generated clock tree(s) driving 564 clock pin(s) of sequential element(s)
0 instances converted, 564 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_div_1MHZ_10HZ_0.clk_out       DFN1P0                 104        timestamp_0.TIMESTAMP[23]                 No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0002       CLK_1MHZ_0.Core                     PLL                    36         clock_div_1MHZ_100KHZ_0.counter[16]       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       memory_controller_0.next_read       DFN1E1C0               19         read_address_traversal_0.chip_select      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0004       memory_controller_0.next_write      DFN1E1C0               19         write_address_traversal_0.chip_select     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       clock_div_1MHZ_100KHZ_0.clk_out     DFN1P0                 17         geig_data_handling_0.geig_counts[15]      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0006       reset_pulse_0.CLK_OUT_48MHZ         NOR2B                  369        sram_interface_0.read_counter[1]          No clocks found on inputs                                                                                                     
================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 134MB peak: 139MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\sram_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 135MB peak: 139MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 136MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 135MB peak: 139MB)

@W: MT420 |Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"

@W: MT420 |Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"

@W: MT420 |Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"

@W: MT420 |Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"

@W: MT420 |Found inferred clock CLK_1MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_1MHZ_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar 11 12:39:04 2016
#


Top view:               sram_test
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -9.757

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                      100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_5
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     84.1 MHz      10.000        11.891        -1.891     inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     89.4 MHz      10.000        11.180        -1.180     inferred     Inferred_clkgroup_3
memory_controller|next_read_inferred_clock       100.0 MHz     94.5 MHz      10.000        10.580        -0.580     inferred     Inferred_clkgroup_2
memory_controller|next_write_inferred_clock      100.0 MHz     107.2 MHz     10.000        9.332         0.668      inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     50.6 MHz      10.000        19.757        -9.757     inferred     Inferred_clkgroup_4
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock   memory_controller|next_write_inferred_clock   |  10.000      0.668   |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -1.891  |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    memory_controller|next_read_inferred_clock    |  10.000      -0.580  |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  10.000      -1.180  |  No paths    -      |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  10.000      -9.757  |  10.000      0.886  |  5.000       -3.688  |  5.000       -3.292
CLK_1MHZ|GLA_inferred_clock                   CLK_1MHZ|GLA_inferred_clock                   |  10.000      2.237   |  No paths    -      |  No paths    -       |  No paths    -     
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_1MHZ|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                          Arrival          
Instance                               Reference                       Type       Pin     Net            Time        Slack
                                       Clock                                                                              
--------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[4]     0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[5]     0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]       CLK_1MHZ|GLA_inferred_clock     DFN1P0     Q       counter[0]     0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.381
clock_div_1MHZ_100KHZ_0.counter[1]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.724
clock_div_1MHZ_100KHZ_0.counter[2]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.756
clock_div_1MHZ_100KHZ_0.counter[0]     CLK_1MHZ|GLA_inferred_clock     DFN1P0     Q       counter[0]     0.797       2.773
clock_div_1MHZ_100KHZ_0.counter[3]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.775
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                             Required          
Instance                                Reference                       Type       Pin     Net               Time         Slack
                                        Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out           CLK_1MHZ|GLA_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_100KHZ_0.counter[12]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_35_0            9.417        2.724
clock_div_1MHZ_100KHZ_0.clk_out         CLK_1MHZ|GLA_inferred_clock     DFN1P0     D       clk_out_RNO_0     9.417        2.775
clock_div_1MHZ_10HZ_0.counter[9]        CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_100KHZ_0.counter[11]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_32_0            9.417        2.901
clock_div_1MHZ_10HZ_0.counter[11]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_37              9.417        2.901
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]      0.797       -1.891
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -1.755
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]      0.797       -1.632
timestamp_0.TIMESTAMP[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[8]      0.797       -0.833
timestamp_0.TIMESTAMP[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[7]      0.797       -0.815
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[12]     0.797       -0.694
timestamp_0.TIMESTAMP[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[9]      0.797       -0.606
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[13]     0.797       -0.587
timestamp_0.TIMESTAMP[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[4]      0.797       -0.514
timestamp_0.TIMESTAMP[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[3]      0.797       -0.392
================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        -1.891
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        -1.523
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        -1.002
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n13     9.417        -0.701
timestamp_0.TIMESTAMP[18]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n18     9.417        -0.650
timestamp_0.TIMESTAMP[17]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n17     9.417        -0.282
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        -0.181
timestamp_0.TIMESTAMP[16]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n16     9.417        0.239 
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n11     9.417        0.655 
timestamp_0.TIMESTAMP[10]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n10     9.417        1.071 
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.308
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.891

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.829       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.485       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         3.070       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.725       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.584       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.277       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.862       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.418       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         7.003       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.559       -         
TIMESTAMP_c15                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      B        In      -         8.417       -         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      Y        Out     0.656     9.073       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.658       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.314      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.547      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     11.075      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.308      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.891 is 6.338(53.3%) logic and 5.553(46.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.172
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.755

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      C        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.694     2.349       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.933       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.589       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.447       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.141       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.726       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.282       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.867       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.423       -         
TIMESTAMP_c15                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      B        In      -         8.281       -         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      Y        Out     0.656     8.937       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.522       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.178      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.411      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     10.939      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.172      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.755 is 6.376(54.2%) logic and 5.379(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.050
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.632

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      A        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.502     2.226       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.811       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.467       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.325       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.019       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.603       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.160       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.744       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.301       -         
TIMESTAMP_c15                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      B        In      -         8.159       -         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      Y        Out     0.656     8.815       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.399       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.055      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.288      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     10.817      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.050      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.632 is 6.184(53.2%) logic and 5.448(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.940
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.523

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[20] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.829       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.485       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         3.070       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.725       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.584       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.277       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.862       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.418       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         7.003       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.559       -         
TIMESTAMP_c15                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      B        In      -         8.417       -         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      Y        Out     0.656     9.073       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       B        In      -         9.658       -         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       Y        Out     1.049     10.707      -         
TIMESTAMP_n20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[20]              DFN1C0     D        In      -         10.940      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.523 is 6.203(53.8%) logic and 5.320(46.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.804
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.386

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[20] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      C        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.694     2.349       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.933       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.589       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.447       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.141       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.726       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.282       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.867       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.423       -         
TIMESTAMP_c15                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      B        In      -         8.281       -         
timestamp_0.TIMESTAMP_RNI14H24[16]     NOR3C      Y        Out     0.656     8.937       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       B        In      -         9.522       -         
timestamp_0.TIMESTAMP_RNO[20]          AX1C       Y        Out     1.049     10.571      -         
TIMESTAMP_n20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[20]              DFN1C0     D        In      -         10.804      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.386 is 6.241(54.8%) logic and 5.146(45.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -1.180
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -0.957
geig_data_handling_0.geig_counts[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[2]     0.797       -0.875
geig_data_handling_0.geig_counts[4]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[4]     0.797       -0.561
geig_data_handling_0.geig_counts[5]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[5]     0.797       -0.369
geig_data_handling_0.geig_counts[6]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[6]     0.797       -0.250
geig_data_handling_0.geig_counts[3]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[3]     0.797       0.488 
geig_data_handling_0.geig_counts[7]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[7]     0.797       1.081 
geig_data_handling_0.geig_counts[8]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[8]     0.797       1.305 
geig_data_handling_0.geig_counts[9]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[9]     0.797       1.386 
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                  Required           
Instance                                 Reference                                        Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[14]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n14     9.417        -1.180
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15     9.417        -0.757
geig_data_handling_0.geig_counts[13]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n13     9.455        -0.158
geig_data_handling_0.geig_counts[12]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n12     9.455        0.983 
geig_data_handling_0.geig_counts[11]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n11     9.455        1.819 
geig_data_handling_0.geig_counts[10]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n10     9.455        2.656 
geig_data_handling_0.geig_counts[9]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n9      9.455        2.687 
geig_data_handling_0.geig_counts[8]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n8      9.455        2.824 
geig_data_handling_0.geig_counts[6]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n6      9.417        3.578 
geig_data_handling_0.geig_counts[7]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n7      9.455        3.614 
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.598
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.180

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        B        In      -         3.239       -         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        Y        Out     0.656     3.894       -         
geig_counts_c6                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         4.753       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     5.431       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         5.711       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.267       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         6.547       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.103       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         7.383       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     7.939       -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         B        In      -         8.524       -         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         Y        Out     1.049     9.573       -         
geig_counts_n14_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        A        In      -         9.806       -         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        Y        Out     0.558     10.364      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         10.598      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.180 is 6.647(59.5%) logic and 4.534(40.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.957

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.157       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        B        In      -         3.015       -         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        Y        Out     0.656     3.671       -         
geig_counts_c6                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         4.529       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     5.208       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         5.487       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.044       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         6.324       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     6.880       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         7.160       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     7.716       -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         B        In      -         8.301       -         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         Y        Out     1.049     9.350       -         
geig_counts_n14_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        A        In      -         9.583       -         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        Y        Out     0.558     10.141      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         10.374      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.957 is 6.493(59.3%) logic and 4.464(40.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.875

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[2] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[2]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        C        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.694     2.075       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        B        In      -         2.933       -         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        Y        Out     0.656     3.589       -         
geig_counts_c6                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         4.447       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     5.126       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         5.406       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     5.962       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         6.242       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     6.798       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         7.078       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     7.634       -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         B        In      -         8.219       -         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         Y        Out     1.049     9.268       -         
geig_counts_n14_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        A        In      -         9.501       -         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        Y        Out     0.558     10.059      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         10.292      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.875 is 6.684(61.5%) logic and 4.191(38.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.175
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.757

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        B        In      -         3.239       -         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        Y        Out     0.656     3.894       -         
geig_counts_c6                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         4.753       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     5.431       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         5.711       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.267       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         6.547       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.103       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         7.383       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     7.939       -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[15]        NOR3C        B        In      -         8.524       -         
geig_data_handling_0.geig_counts_RNO_0[15]        NOR3C        Y        Out     0.656     9.180       -         
N_80                                              Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[15]          AX1          C        In      -         9.413       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1          Y        Out     0.528     9.941       -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.175      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.757 is 6.224(57.9%) logic and 4.534(42.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.978
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.561

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[4] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[4]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[4]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIEN6F[6]       NOR3C        C        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNIEN6F[6]       NOR3C        Y        Out     0.694     2.349       -         
geig_counts_c6_1                                  Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        C        In      -         2.582       -         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        Y        Out     0.694     3.275       -         
geig_counts_c6                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         4.133       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     4.812       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         5.092       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     5.648       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         5.928       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     6.484       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         6.764       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     7.320       -         
geig_counts_c12                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         B        In      -         7.905       -         
geig_data_handling_0.geig_counts_RNO_0[14]        AX1C         Y        Out     1.049     8.954       -         
geig_counts_n14_tz                                Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        A        In      -         9.187       -         
geig_data_handling_0.geig_counts_RNO[14]          NOR2A        Y        Out     0.558     9.745       -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         9.978       -         
================================================================================================================
Total path delay (propagation time + setup) of 10.561 is 6.722(63.6%) logic and 3.839(36.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_read_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                                                           Arrival           
Instance                                 Reference                                      Type         Pin     Net                                            Time        Slack 
                                         Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[0]      0.628       -0.580
read_address_traversal_0.address[1]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[1]      0.628       -0.481
read_address_traversal_0.address[2]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[2]      0.628       0.681 
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[9]      0.628       1.036 
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[10]     0.628       1.150 
read_address_traversal_0.address[3]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[3]      0.628       1.168 
read_address_traversal_0.address[4]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[4]      0.628       1.242 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[6]      0.628       1.349 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[5]      0.628       1.380 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[8]      0.628       2.096 
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required           
Instance                                 Reference                                      Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_29                9.342        -0.580
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_28                9.342        0.352 
read_address_traversal_0.chip_select     memory_controller|next_read_inferred_clock     DFN1C0       D       chip_select_RNO     9.417        1.036 
read_address_traversal_0.address[17]     memory_controller|next_read_inferred_clock     DFN1C0       D       address_n17         9.380        1.214 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_27                9.342        1.331 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_26                9.342        2.310 
read_address_traversal_0.address[16]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_35                9.342        2.483 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_25                9.342        3.289 
read_address_traversal_0.address[14]     memory_controller|next_read_inferred_clock     DFN1C0       D       address_n14         9.417        3.306 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       D       N_41_i              9.417        3.511 
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.580

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.555       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.114       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.698       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.397       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.982       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.794       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.074       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.773       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.053       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.752       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.032       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.731       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.011       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.710       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         8.990       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.689       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         9.922       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.580 is 6.852(64.8%) logic and 3.728(35.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.823
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.481

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       0.858     -           4         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.486       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.014       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.599       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.298       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.883       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.695       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         4.974       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.674       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         5.953       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.653       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         6.932       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.632       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         7.911       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.611       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         8.890       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.590       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         9.823       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.481 is 6.822(65.1%) logic and 3.659(34.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.990
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.352

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.555       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.114       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.698       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.397       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.982       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.794       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.074       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.773       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.053       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.752       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.032       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.731       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.011       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.710       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         8.990       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.648 is 6.153(63.8%) logic and 3.495(36.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.452

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       0.858     -           4         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.486       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.014       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.599       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.298       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.883       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.695       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         4.974       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.674       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         5.953       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.653       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         6.932       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.632       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         7.911       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.611       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         8.890       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.548 is 6.123(64.1%) logic and 3.426(35.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.681

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[2] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[2]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[2]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_n3_0_o2       OR2A         A        In      -         1.555       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.581     2.136       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         2.721       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     3.533       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         3.812       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     4.512       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         4.791       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     5.491       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         5.770       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     6.470       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         6.749       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     7.449       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         7.728       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     8.428       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         8.661       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.319 is 6.175(66.3%) logic and 3.144(33.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_write_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                             Arrival          
Instance                                  Reference                                       Type         Pin     Net                                             Time        Slack
                                          Clock                                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[0]      0.628       0.668
write_address_traversal_0.address[1]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[1]      0.628       0.708
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[7]      0.628       1.404
write_address_traversal_0.address[3]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[3]      0.628       1.595
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[11]     0.628       1.629
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[10]     0.628       1.631
write_address_traversal_0.address[4]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[4]      0.628       1.639
write_address_traversal_0.address[2]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[2]      0.628       2.138
write_address_traversal_0.address[5]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[5]      0.628       2.448
write_address_traversal_0.address[9]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[9]      0.628       2.477
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                   Required          
Instance                                  Reference                                       Type         Pin     Net                   Time         Slack
                                          Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[15]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_34                  9.342        0.668
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_27                  9.342        0.792
write_address_traversal_0.chip_select     memory_controller|next_write_inferred_clock     DFN1C0       D       chip_select_RNO_0     9.380        1.271
write_address_traversal_0.address[17]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n17           9.417        1.369
write_address_traversal_0.address[14]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_33                  9.342        1.601
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_26                  9.342        1.724
write_address_traversal_0.address[16]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n16           9.417        2.209
write_address_traversal_0.address[12]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n12           9.417        2.216
write_address_traversal_0.address[13]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_32                  9.342        2.580
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_25                  9.342        2.703
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.674
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.668

    Number of logic level(s):                6
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[15] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]           DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]     Net          -        -       0.927     -           5         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]       OR2B         A        In      -         1.555       -         
read_buffer_0.init_stage_ns_i_a2_0_o2[1]       OR2B         Y        Out     0.528     2.083       -         
N_8                                            Net          -        -       0.927     -           5         
write_address_traversal_0.address_n3_0_o2      OR2A         B        In      -         3.011       -         
write_address_traversal_0.address_n3_0_o2      OR2A         Y        Out     0.699     3.710       -         
N_22                                           Net          -        -       0.858     -           4         
write_address_traversal_0.address_m6_0_a2      NOR3B        C        In      -         4.568       -         
write_address_traversal_0.address_m6_0_a2      NOR3B        Y        Out     0.528     5.096       -         
address_N_13_mux                               Net          -        -       0.858     -           4         
write_address_traversal_0.address_n13_0_o2     OR2B         A        In      -         5.955       -         
write_address_traversal_0.address_n13_0_o2     OR2B         Y        Out     0.528     6.483       -         
N_32                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n14_0_o2     OR2A         B        In      -         6.762       -         
write_address_traversal_0.address_n14_0_o2     OR2A         Y        Out     0.699     7.462       -         
N_33                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n15_0_o2     OR2A         B        In      -         7.741       -         
write_address_traversal_0.address_n15_0_o2     OR2A         Y        Out     0.699     8.441       -         
N_34                                           Net          -        -       0.233     -           1         
write_address_traversal_0.address[15]          DFN1E0C0     E        In      -         8.674       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.332 is 4.968(53.2%) logic and 4.364(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                                    Type       Pin     Net               Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[19]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[19]     0.797       -9.757
memory_controller_0.geig_prev[30]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[30]     0.797       -9.751
memory_controller_0.geig_prev[41]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[41]     0.797       -9.711
memory_controller_0.geig_prev[25]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[25]     0.797       -9.606
memory_controller_0.geig_prev[35]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[35]     0.797       -9.467
memory_controller_0.geig_prev[46]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[46]     0.797       -9.467
memory_controller_0.geig_prev[12]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[12]     0.797       -9.443
memory_controller_0.geig_prev[31]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[31]     0.797       -9.437
memory_controller_0.geig_prev[8]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[8]      0.797       -9.397
memory_controller_0.geig_prev[20]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[20]     0.797       -9.292
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                  Required           
Instance                                Reference                                    Type         Pin     Net                     Time         Slack 
                                        Clock                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.busy_hold           reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     E       un1_next_write8_3       9.342        -9.757
memory_controller_0.schedule_0[6]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[6]          9.380        -9.329
memory_controller_0.schedule_0[7]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[7]          9.380        -9.329
memory_controller_0.data_buffer[44]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       data_buffer_RNO[44]     9.417        -9.172
memory_controller_0.data_buffer[28]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[28]       9.417        -9.155
memory_controller_0.schedule[5]         reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[5]          9.417        -9.132
memory_controller_0.schedule_1[2]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[2]          9.417        -9.132
memory_controller_0.schedule_1[3]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[3]          9.417        -9.132
memory_controller_0.schedule_2[0]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[0]          9.417        -9.132
memory_controller_0.schedule_2[1]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[1]          9.417        -9.132
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      19.099
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.757

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.geig_prev[19] / Q
    Ending point:                            memory_controller_0.busy_hold / E
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[19]                       DFN1C0       Q        Out     0.797     0.797       -         
geig_prev[19]                                           Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIGRS1[19]               XOR2         A        In      -         1.030       -         
memory_controller_0.geig_prev_RNIGRS1[19]               XOR2         Y        Out     0.442     1.472       -         
un1_GEIG_DATA_19                                        Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNII8P3[12]               XO1          C        In      -         1.705       -         
memory_controller_0.geig_prev_RNII8P3[12]               XO1          Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_3                                   Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIS8I7[12]               OR3          C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIS8I7[12]               OR3          Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_9                                   Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI66BF[24]               OR3          C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI66BF[24]               OR3          Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_12                                  Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIK36V[24]               OR2          B        In      -         4.559       -         
memory_controller_0.geig_prev_RNIK36V[24]               OR2          Y        Out     0.699     5.258       -         
un1_GEIG_DATA_NE_37                                     Net          -        -       1.445     -           12        
memory_controller_0.geig_prev_RNIS18Q2[24]              OR2          B        In      -         6.703       -         
memory_controller_0.geig_prev_RNIS18Q2[24]              OR2          Y        Out     0.699     7.402       -         
geig_buffer4                                            Net          -        -       1.706     -           20        
memory_controller_0.schedule_1_RNIRQNO3[2]              XOR2         A        In      -         9.108       -         
memory_controller_0.schedule_1_RNIRQNO3[2]              XOR2         Y        Out     0.528     9.636       -         
schedule_N_8_i                                          Net          -        -       0.280     -           2         
memory_controller_0.read_prev_RNIJS4GP                  NOR3C        C        In      -         9.916       -         
memory_controller_0.read_prev_RNIJS4GP                  NOR3C        Y        Out     0.720     10.636      -         
schedule_m10_i_a5_1_1                                   Net          -        -       0.233     -           1         
memory_controller_0.read_prev_RNIITLDH2                 OA1B         A        In      -         10.869      -         
memory_controller_0.read_prev_RNIITLDH2                 OA1B         Y        Out     0.974     11.843      -         
schedule_m10_i_1                                        Net          -        -       0.233     -           1         
memory_controller_0.read_prev_RNI24V0L3                 OR2          B        In      -         12.076      -         
memory_controller_0.read_prev_RNI24V0L3                 OR2          Y        Out     0.556     12.633      -         
schedule_21[0]                                          Net          -        -       1.239     -           10        
memory_controller_0.address_out_1_sqmuxa                NOR2B        B        In      -         13.871      -         
memory_controller_0.address_out_1_sqmuxa                NOR2B        Y        Out     0.558     14.429      -         
address_out_1_sqmuxa                                    Net          -        -       0.927     -           5         
memory_controller_0.address_out_1_sqmuxa_RNIHOJOU_0     OA1          A        In      -         15.357      -         
memory_controller_0.address_out_1_sqmuxa_RNIHOJOU_0     OA1          Y        Out     1.064     16.421      -         
un1_next_write8_1                                       Net          -        -       1.706     -           20        
memory_controller_0.busy_hold_RNO                       NOR3         C        In      -         18.127      -         
memory_controller_0.busy_hold_RNO                       NOR3         Y        Out     0.739     18.866      -         
un1_next_write8_3                                       Net          -        -       0.233     -           1         
memory_controller_0.busy_hold                           DFN1E0C0     E        In      -         19.099      -         
======================================================================================================================
Total path delay (propagation time + setup) of 19.757 is 10.589(53.6%) logic and 9.168(46.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      19.093
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.751

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.geig_prev[30] / Q
    Ending point:                            memory_controller_0.busy_hold / E
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[30]                       DFN1C0       Q        Out     0.797     0.797       -         
geig_prev[30]                                           Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI2H02[30]               XOR2         A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI2H02[30]               XOR2         Y        Out     0.442     1.472       -         
un1_GEIG_DATA_30                                        Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI6414[31]               XO1          C        In      -         1.705       -         
memory_controller_0.geig_prev_RNI6414[31]               XO1          Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_38_11                                  Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIKSV9[28]               OR3          C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIKSV9[28]               OR3          Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_38_18                                  Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNISS5L[44]               OR3          C        In      -         3.513       -         
memory_controller_0.geig_prev_RNISS5L[44]               OR3          Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_38_21                                  Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI8U1R1[16]              OR3          C        In      -         4.559       -         
memory_controller_0.geig_prev_RNI8U1R1[16]              OR3          Y        Out     0.812     5.371       -         
un1_GEIG_DATA_NE_38                                     Net          -        -       1.477     -           13        
memory_controller_0.geig_prev_RNIS18Q2[24]              OR2          A        In      -         6.847       -         
memory_controller_0.geig_prev_RNIS18Q2[24]              OR2          Y        Out     0.549     7.396       -         
geig_buffer4                                            Net          -        -       1.706     -           20        
memory_controller_0.schedule_1_RNIRQNO3[2]              XOR2         A        In      -         9.102       -         
memory_controller_0.schedule_1_RNIRQNO3[2]              XOR2         Y        Out     0.528     9.630       -         
schedule_N_8_i                                          Net          -        -       0.280     -           2         
memory_controller_0.read_prev_RNIJS4GP                  NOR3C        C        In      -         9.910       -         
memory_controller_0.read_prev_RNIJS4GP                  NOR3C        Y        Out     0.720     10.630      -         
schedule_m10_i_a5_1_1                                   Net          -        -       0.233     -           1         
memory_controller_0.read_prev_RNIITLDH2                 OA1B         A        In      -         10.863      -         
memory_controller_0.read_prev_RNIITLDH2                 OA1B         Y        Out     0.974     11.837      -         
schedule_m10_i_1                                        Net          -        -       0.233     -           1         
memory_controller_0.read_prev_RNI24V0L3                 OR2          B        In      -         12.070      -         
memory_controller_0.read_prev_RNI24V0L3                 OR2          Y        Out     0.556     12.626      -         
schedule_21[0]                                          Net          -        -       1.239     -           10        
memory_controller_0.address_out_1_sqmuxa                NOR2B        B        In      -         13.865      -         
memory_controller_0.address_out_1_sqmuxa                NOR2B        Y        Out     0.558     14.423      -         
address_out_1_sqmuxa                                    Net          -        -       0.927     -           5         
memory_controller_0.address_out_1_sqmuxa_RNIHOJOU_0     OA1          A        In      -         15.351      -         
memory_controller_0.address_out_1_sqmuxa_RNIHOJOU_0     OA1          Y        Out     1.064     16.415      -         
un1_next_write8_1                                       Net          -        -       1.706     -           20        
memory_controller_0.busy_hold_RNO                       NOR3         C        In      -         18.121      -         
memory_controller_0.busy_hold_RNO                       NOR3         Y        Out     0.739     18.860      -         
un1_next_write8_3                                       Net          -        -       0.233     -           1         
memory_controller_0.busy_hold                           DFN1E0C0     E        In      -         19.093      -         
======================================================================================================================
Total path delay (propagation time + setup) of 19.751 is 10.551(53.4%) logic and 9.199(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      19.053
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.711

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.geig_prev[41] / Q
    Ending point:                            memory_controller_0.busy_hold / E
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[41]                       DFN1C0       Q        Out     0.797     0.797       -         
geig_prev[41]                                           Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI6N22[41]               XOR2         A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI6N22[41]               XOR2         Y        Out     0.442     1.472       -         
un1_GEIG_DATA_41                                        Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNII707[8]                XO1          C        In      -         1.705       -         
memory_controller_0.geig_prev_RNII707[8]                XO1          Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_38_4                                   Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIU2QD[10]               OR3          C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIU2QD[10]               OR3          Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_38_14                                  Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI2KCL[16]               OR3          C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI2KCL[16]               OR3          Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_38_19                                  Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI8U1R1[16]              OR3          B        In      -         4.559       -         
memory_controller_0.geig_prev_RNI8U1R1[16]              OR3          Y        Out     0.773     5.331       -         
un1_GEIG_DATA_NE_38                                     Net          -        -       1.477     -           13        
memory_controller_0.geig_prev_RNIS18Q2[24]              OR2          A        In      -         6.808       -         
memory_controller_0.geig_prev_RNIS18Q2[24]              OR2          Y        Out     0.549     7.357       -         
geig_buffer4                                            Net          -        -       1.706     -           20        
memory_controller_0.schedule_1_RNIRQNO3[2]              XOR2         A        In      -         9.063       -         
memory_controller_0.schedule_1_RNIRQNO3[2]              XOR2         Y        Out     0.528     9.591       -         
schedule_N_8_i                                          Net          -        -       0.280     -           2         
memory_controller_0.read_prev_RNIJS4GP                  NOR3C        C        In      -         9.871       -         
memory_controller_0.read_prev_RNIJS4GP                  NOR3C        Y        Out     0.720     10.591      -         
schedule_m10_i_a5_1_1                                   Net          -        -       0.233     -           1         
memory_controller_0.read_prev_RNIITLDH2                 OA1B         A        In      -         10.824      -         
memory_controller_0.read_prev_RNIITLDH2                 OA1B         Y        Out     0.974     11.797      -         
schedule_m10_i_1                                        Net          -        -       0.233     -           1         
memory_controller_0.read_prev_RNI24V0L3                 OR2          B        In      -         12.031      -         
memory_controller_0.read_prev_RNI24V0L3                 OR2          Y        Out     0.556     12.587      -         
schedule_21[0]                                          Net          -        -       1.239     -           10        
memory_controller_0.address_out_1_sqmuxa                NOR2B        B        In      -         13.826      -         
memory_controller_0.address_out_1_sqmuxa                NOR2B        Y        Out     0.558     14.384      -         
address_out_1_sqmuxa                                    Net          -        -       0.927     -           5         
memory_controller_0.address_out_1_sqmuxa_RNIHOJOU_0     OA1          A        In      -         15.311      -         
memory_controller_0.address_out_1_sqmuxa_RNIHOJOU_0     OA1          Y        Out     1.064     16.375      -         
un1_next_write8_1                                       Net          -        -       1.706     -           20        
memory_controller_0.busy_hold_RNO                       NOR3         C        In      -         18.081      -         
memory_controller_0.busy_hold_RNO                       NOR3         Y        Out     0.739     18.820      -         
un1_next_write8_3                                       Net          -        -       0.233     -           1         
memory_controller_0.busy_hold                           DFN1E0C0     E        In      -         19.053      -         
======================================================================================================================
Total path delay (propagation time + setup) of 19.711 is 10.512(53.3%) logic and 9.199(46.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      18.948
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.606

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.geig_prev[25] / Q
    Ending point:                            memory_controller_0.busy_hold / E
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[25]                       DFN1C0       Q        Out     0.797     0.797       -         
geig_prev[25]                                           Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIANU1[25]               XOR2         A        In      -         1.030       -         
memory_controller_0.geig_prev_RNIANU1[25]               XOR2         Y        Out     0.442     1.472       -         
un1_GEIG_DATA_25                                        Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIA4T3[20]               XO1          C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIA4T3[20]               XO1          Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_7                                   Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIG4Q7[20]               OR3          C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIG4Q7[20]               OR3          Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_11                                  Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIETQF[32]               OR3          C        In      -         3.513       -         
memory_controller_0.geig_prev_RNIETQF[32]               OR3          Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_13                                  Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIK36V[24]               OR2          A        In      -         4.559       -         
memory_controller_0.geig_prev_RNIK36V[24]               OR2          Y        Out     0.549     5.107       -         
un1_GEIG_DATA_NE_37                                     Net          -        -       1.445     -           12        
memory_controller_0.geig_prev_RNIS18Q2[24]              OR2          B        In      -         6.553       -         
memory_controller_0.geig_prev_RNIS18Q2[24]              OR2          Y        Out     0.699     7.252       -         
geig_buffer4                                            Net          -        -       1.706     -           20        
memory_controller_0.schedule_1_RNIRQNO3[2]              XOR2         A        In      -         8.958       -         
memory_controller_0.schedule_1_RNIRQNO3[2]              XOR2         Y        Out     0.528     9.486       -         
schedule_N_8_i                                          Net          -        -       0.280     -           2         
memory_controller_0.read_prev_RNIJS4GP                  NOR3C        C        In      -         9.766       -         
memory_controller_0.read_prev_RNIJS4GP                  NOR3C        Y        Out     0.720     10.486      -         
schedule_m10_i_a5_1_1                                   Net          -        -       0.233     -           1         
memory_controller_0.read_prev_RNIITLDH2                 OA1B         A        In      -         10.719      -         
memory_controller_0.read_prev_RNIITLDH2                 OA1B         Y        Out     0.974     11.693      -         
schedule_m10_i_1                                        Net          -        -       0.233     -           1         
memory_controller_0.read_prev_RNI24V0L3                 OR2          B        In      -         11.926      -         
memory_controller_0.read_prev_RNI24V0L3                 OR2          Y        Out     0.556     12.482      -         
schedule_21[0]                                          Net          -        -       1.239     -           10        
memory_controller_0.address_out_1_sqmuxa                NOR2B        B        In      -         13.721      -         
memory_controller_0.address_out_1_sqmuxa                NOR2B        Y        Out     0.558     14.279      -         
address_out_1_sqmuxa                                    Net          -        -       0.927     -           5         
memory_controller_0.address_out_1_sqmuxa_RNIHOJOU_0     OA1          A        In      -         15.206      -         
memory_controller_0.address_out_1_sqmuxa_RNIHOJOU_0     OA1          Y        Out     1.064     16.270      -         
un1_next_write8_1                                       Net          -        -       1.706     -           20        
memory_controller_0.busy_hold_RNO                       NOR3         C        In      -         17.976      -         
memory_controller_0.busy_hold_RNO                       NOR3         Y        Out     0.739     18.715      -         
un1_next_write8_3                                       Net          -        -       0.233     -           1         
memory_controller_0.busy_hold                           DFN1E0C0     E        In      -         18.948      -         
======================================================================================================================
Total path delay (propagation time + setup) of 19.606 is 10.438(53.2%) logic and 9.168(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      18.809
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.467

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.geig_prev[35] / Q
    Ending point:                            memory_controller_0.busy_hold / E
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[35]                       DFN1C0       Q        Out     0.797     0.797       -         
geig_prev[35]                                           Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNICR02[35]               XOR2         A        In      -         1.030       -         
memory_controller_0.geig_prev_RNICR02[35]               XOR2         Y        Out     0.442     1.472       -         
un1_GEIG_DATA_35                                        Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNISOV3[28]               XO1          C        In      -         1.705       -         
memory_controller_0.geig_prev_RNISOV3[28]               XO1          Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_38_0                                   Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIKSV9[28]               OR3          A        In      -         2.468       -         
memory_controller_0.geig_prev_RNIKSV9[28]               OR3          Y        Out     0.528     2.996       -         
un1_GEIG_DATA_NE_38_18                                  Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNISS5L[44]               OR3          C        In      -         3.229       -         
memory_controller_0.geig_prev_RNISS5L[44]               OR3          Y        Out     0.812     4.042       -         
un1_GEIG_DATA_NE_38_21                                  Net          -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI8U1R1[16]              OR3          C        In      -         4.275       -         
memory_controller_0.geig_prev_RNI8U1R1[16]              OR3          Y        Out     0.812     5.087       -         
un1_GEIG_DATA_NE_38                                     Net          -        -       1.477     -           13        
memory_controller_0.geig_prev_RNIS18Q2[24]              OR2          A        In      -         6.563       -         
memory_controller_0.geig_prev_RNIS18Q2[24]              OR2          Y        Out     0.549     7.112       -         
geig_buffer4                                            Net          -        -       1.706     -           20        
memory_controller_0.schedule_1_RNIRQNO3[2]              XOR2         A        In      -         8.818       -         
memory_controller_0.schedule_1_RNIRQNO3[2]              XOR2         Y        Out     0.528     9.347       -         
schedule_N_8_i                                          Net          -        -       0.280     -           2         
memory_controller_0.read_prev_RNIJS4GP                  NOR3C        C        In      -         9.626       -         
memory_controller_0.read_prev_RNIJS4GP                  NOR3C        Y        Out     0.720     10.346      -         
schedule_m10_i_a5_1_1                                   Net          -        -       0.233     -           1         
memory_controller_0.read_prev_RNIITLDH2                 OA1B         A        In      -         10.579      -         
memory_controller_0.read_prev_RNIITLDH2                 OA1B         Y        Out     0.974     11.553      -         
schedule_m10_i_1                                        Net          -        -       0.233     -           1         
memory_controller_0.read_prev_RNI24V0L3                 OR2          B        In      -         11.786      -         
memory_controller_0.read_prev_RNI24V0L3                 OR2          Y        Out     0.556     12.342      -         
schedule_21[0]                                          Net          -        -       1.239     -           10        
memory_controller_0.address_out_1_sqmuxa                NOR2B        B        In      -         13.581      -         
memory_controller_0.address_out_1_sqmuxa                NOR2B        Y        Out     0.558     14.139      -         
address_out_1_sqmuxa                                    Net          -        -       0.927     -           5         
memory_controller_0.address_out_1_sqmuxa_RNIHOJOU_0     OA1          A        In      -         15.067      -         
memory_controller_0.address_out_1_sqmuxa_RNIHOJOU_0     OA1          Y        Out     1.064     16.131      -         
un1_next_write8_1                                       Net          -        -       1.706     -           20        
memory_controller_0.busy_hold_RNO                       NOR3         C        In      -         17.837      -         
memory_controller_0.busy_hold_RNO                       NOR3         Y        Out     0.739     18.576      -         
un1_next_write8_3                                       Net          -        -       0.233     -           1         
memory_controller_0.busy_hold                           DFN1E0C0     E        In      -         18.809      -         
======================================================================================================================
Total path delay (propagation time + setup) of 19.467 is 10.267(52.7%) logic and 9.199(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 135MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 135MB peak: 139MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
Report for cell sram_test.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    12      1.0       12.0
             AND2A     1      1.0        1.0
              AND3    44      1.0       44.0
               AO1     9      1.0        9.0
              AO1A     8      1.0        8.0
              AO1B     2      1.0        2.0
              AO1D     3      1.0        3.0
              AOI1     2      1.0        2.0
             AOI1A     1      1.0        1.0
             AOI1B    13      1.0       13.0
               AX1     6      1.0        6.0
              AX1C    17      1.0       17.0
              AXO6     1      1.0        1.0
             AXOI3     1      1.0        1.0
              BUFF     2      1.0        2.0
            CLKINT     5      0.0        0.0
               GND    13      0.0        0.0
               INV    28      1.0       28.0
               MX2   303      1.0      303.0
              MX2A     7      1.0        7.0
              MX2B    10      1.0       10.0
              MX2C     7      1.0        7.0
              NOR2    32      1.0       32.0
             NOR2A    87      1.0       87.0
             NOR2B    53      1.0       53.0
              NOR3     5      1.0        5.0
             NOR3A    23      1.0       23.0
             NOR3B    20      1.0       20.0
             NOR3C    48      1.0       48.0
               OA1     5      1.0        5.0
              OA1A     5      1.0        5.0
              OA1B     5      1.0        5.0
              OA1C     3      1.0        3.0
              OAI1     1      1.0        1.0
               OR2    42      1.0       42.0
              OR2A    23      1.0       23.0
              OR2B     5      1.0        5.0
               OR3    31      1.0       31.0
              OR3A     1      1.0        1.0
              OR3B     4      1.0        4.0
              OR3C     2      1.0        2.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    13      0.0        0.0
              XA1B    10      1.0       10.0
             XAI1A     7      1.0        7.0
             XNOR2    17      1.0       17.0
               XO1    27      1.0       27.0
              XOR2   114      1.0      114.0


            DFN0C0     5      1.0        5.0
          DFN0E0C0    20      1.0       20.0
          DFN0E0P0     4      1.0        4.0
          DFN0E1C0    18      1.0       18.0
            DFN1C0   227      1.0      227.0
          DFN1E0C0    20      1.0       20.0
          DFN1E1C0   260      1.0      260.0
          DFN1E1P0     2      1.0        2.0
            DFN1P0     8      1.0        8.0
                   -----          ----------
             TOTAL  1644              1611.0


  IO Cell usage:
              cell count
             INBUF     2
            OUTBUF    33
           TRIBUFF    32
                   -----
             TOTAL    67


Core Cells         : 1611 of 24576 (7%)
IO Cells           : 67

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 55MB peak: 139MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime
# Fri Mar 11 12:39:04 2016

###########################################################]
